{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711399768932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711399768932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 17:49:28 2024 " "Processing started: Mon Mar 25 17:49:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711399768932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399768932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neorv32_top -c neorv32_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off neorv32_top -c neorv32_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399768932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711399769457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711399769457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "../neorv32/rtl/core/neorv32_application_image.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_approm-neorv32_test_setup_approm_rtl " "Found design unit 1: neorv32_test_setup_approm-neorv32_test_setup_approm_rtl" {  } { { "../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778588 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_approm " "Found entity 1: neorv32_test_setup_approm" {  } { { "../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../neorv32/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xirq.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778597 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xirq.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd" 497 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778601 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778601 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xip.vhd" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_xbus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_xbus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xbus-neorv32_xbus_rtl " "Found design unit 1: neorv32_xbus-neorv32_xbus_rtl" {  } { { "../neorv32/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xbus.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778605 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xbus " "Found entity 1: neorv32_xbus" {  } { { "../neorv32/rtl/core/neorv32_xbus.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_xbus.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_wdt.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778605 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_wdt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778609 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../neorv32/rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_uart.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_twi.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../neorv32/rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_twi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd" 464 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_trng.vhd" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778619 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_sysinfo.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778621 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_sysinfo.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../neorv32/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_spi.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778625 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../neorv32/rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_spi.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../neorv32/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_slink.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778625 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../neorv32/rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_slink.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "../neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_sdi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778629 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "../neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_sdi.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_pwm.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778633 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_pwm.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd" 918 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image " "Found design unit 3: neorv32_bootloader_image" {  } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd" 1192 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image " "Found design unit 4: neorv32_application_image" {  } { { "../neorv32/rtl/core/neorv32_package.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_package.vhd" 1209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "../neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_onewire.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778641 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "../neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_onewire.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_neoled.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778645 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_neoled.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_mtime.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_mtime.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_intercon.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_switch-neorv32_bus_switch_rtl " "Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_bus_gateway-neorv32_bus_gateway_rtl " "Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bus_io_switch-neorv32_bus_io_switch_rtl " "Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 497 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl " "Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 688 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_switch " "Found entity 1: neorv32_bus_switch" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_bus_gateway " "Found entity 2: neorv32_bus_gateway" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_bus_io_switch " "Found entity 3: neorv32_bus_io_switch" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_bus_reservation_set " "Found entity 4: neorv32_bus_reservation_set" {  } { { "../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_intercon.vhd" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../neorv32/rtl/core/neorv32_imem.entity.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_imem.entity.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778653 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../neorv32/rtl/core/neorv32_icache.vhd " "Can't analyze file -- file ../neorv32/rtl/core/neorv32_icache.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711399778657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_gptmr.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778661 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_gptmr.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_gpio.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778661 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_gpio.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778665 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../neorv32/rtl/core/neorv32_dmem.entity.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_dmem.entity.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "../neorv32/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_dma.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778673 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "../neorv32/rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_dma.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dtm.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778676 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dtm.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dm.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778680 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_debug_dm.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_crc-neorv32_crc_rtl " "Found design unit 1: neorv32_crc-neorv32_crc_rtl" {  } { { "../neorv32/rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_crc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778680 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_crc " "Found entity 1: neorv32_crc" {  } { { "../neorv32/rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_crc.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778684 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_pmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_pmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_pmp-neorv32_cpu_pmp_rtl " "Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778684 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_pmp " "Found entity 1: neorv32_cpu_pmp" {  } { { "../neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_lsu-neorv32_cpu_lsu_rtl " "Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778688 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_lsu " "Found entity 1: neorv32_cpu_lsu" {  } { { "../neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778692 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778692 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778697 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778701 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778701 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 2088 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778701 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778701 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778701 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 2063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl " "Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778705 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cond " "Found entity 1: neorv32_cpu_cp_cond" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778709 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778709 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778717 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../neorv32/rtl/core/neorv32_cpu_bus.vhd " "Can't analyze file -- file ../neorv32/rtl/core/neorv32_cpu_bus.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711399778717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778721 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778725 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_clockgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_clockgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_clockgate-neorv32_clockgate_rtl " "Found design unit 1: neorv32_clockgate-neorv32_clockgate_rtl" {  } { { "../neorv32/rtl/core/neorv32_clockgate.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_clockgate.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778725 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_clockgate " "Found entity 1: neorv32_clockgate" {  } { { "../neorv32/rtl/core/neorv32_clockgate.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_clockgate.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cfs.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778729 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cfs.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cache.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cache-neorv32_cache_rtl " "Found design unit 1: neorv32_cache-neorv32_cache_rtl" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cache_host-neorv32_cache_host_rtl " "Found design unit 2: neorv32_cache_host-neorv32_cache_host_rtl" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cache_memory-neorv32_cache_memory_rtl " "Found design unit 3: neorv32_cache_memory-neorv32_cache_memory_rtl" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_cache_bus-neorv32_cache_bus_rtl " "Found design unit 4: neorv32_cache_bus-neorv32_cache_bus_rtl" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 881 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cache " "Found entity 1: neorv32_cache" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cache_host " "Found entity 2: neorv32_cache_host" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cache_memory " "Found entity 3: neorv32_cache_memory" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_cache_bus " "Found entity 4: neorv32_cache_bus" {  } { { "../neorv32/rtl/core/neorv32_cache.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cache.vhd" 847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778733 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../neorv32/rtl/core/neorv32_busswitch.vhd " "Can't analyze file -- file ../neorv32/rtl/core/neorv32_busswitch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711399778741 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../neorv32/rtl/core/neorv32_bus_keeper.vhd " "Can't analyze file -- file ../neorv32/rtl/core/neorv32_bus_keeper.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711399778741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "../neorv32/rtl/core/neorv32_bootloader_image.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/andre/onedrive/documentos/ufmg/7∞ perÕodo/laborat”rio de arquitetura e organiza«√o de computadores/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_boot_rom.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778749 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_boot_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399778749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399778749 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_approm " "Elaborating entity \"neorv32_test_setup_approm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711399779050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "neorv32_top_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_cause neorv32_top.vhd(291) " "Verilog HDL or VHDL warning at neorv32_top.vhd(291): object \"rst_cause\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_gen neorv32_top.vhd(296) " "Verilog HDL or VHDL warning at neorv32_top.vhd(296): object \"clk_gen\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_debug neorv32_top.vhd(306) " "Verilog HDL or VHDL warning at neorv32_top.vhd(306): object \"cpu_debug\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_sleep neorv32_top.vhd(306) " "Verilog HDL or VHDL warning at neorv32_top.vhd(306): object \"cpu_sleep\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_req neorv32_top.vhd(328) " "Verilog HDL or VHDL warning at neorv32_top.vhd(328): object \"xip_req\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "boot_req neorv32_top.vhd(328) " "Verilog HDL or VHDL warning at neorv32_top.vhd(328): object \"boot_req\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xbus_req neorv32_top.vhd(328) " "Verilog HDL or VHDL warning at neorv32_top.vhd(328): object \"xbus_req\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779078 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] The NEORV32 RISC-V Processor (version 0x01090705), github.com/stnolting/neorv32\" neorv32_top.vhd(364) " "VHDL Assertion Statement at neorv32_top.vhd(364): assertion is false - report \"\[NEORV32\] The NEORV32 RISC-V Processor (version 0x01090705), github.com/stnolting/neorv32\" (NOTE)" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 364 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1711399779082 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Processor Configuration: IMEM DMEM GPIO MTIME SYSINFO \" neorv32_top.vhd(370) " "VHDL Assertion Statement at neorv32_top.vhd(370): assertion is false - report \"\[NEORV32\] Processor Configuration: IMEM DMEM GPIO MTIME SYSINFO \" (NOTE)" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 370 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1711399779082 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_cpu_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch_pc neorv32_cpu.vhd(132) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(132): object \"fetch_pc\" assigned a value but never read" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711399779185 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU ISA: rv32imc_zicsr_zicntr_zifencei\" neorv32_cpu.vhd(143) " "VHDL Assertion Statement at neorv32_cpu.vhd(143): assertion is false - report \"\[NEORV32\] CPU ISA: rv32imc_zicsr_zicntr_zifencei\" (NOTE)" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 143 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1711399779185 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] CPU tuning options: \" neorv32_cpu.vhd(164) " "VHDL Assertion Statement at neorv32_cpu.vhd(164): assertion is false - report \"\[NEORV32\] CPU tuning options: \" (NOTE)" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 164 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1711399779185 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_alu.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_lsu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst " "Elaborating entity \"neorv32_cpu_lsu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst\"" {  } { { "../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_lsu_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_switch neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst " "Elaborating entity \"neorv32_bus_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_core_bus_switch_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_gateway neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst " "Elaborating entity \"neorv32_bus_gateway\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "neorv32_bus_gateway_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779676 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"\[NEORV32\] Implementing DEFAULT processor-internal IMEM as pre-initialized ROM.\" neorv32_imem.default.vhd(72) " "VHDL Assertion Statement at neorv32_imem.default.vhd(72): assertion is false - report \"\[NEORV32\] Implementing DEFAULT processor-internal IMEM as pre-initialized ROM.\" (NOTE)" {  } { { "../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 72 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1711399779719 "|neorv32_test_setup_approm|neorv32_top:neorv32_top_inst|neorv32_imem:memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_io_switch neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst " "Elaborating entity \"neorv32_bus_io_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bus_io_switch_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399779956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399780024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399780044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst\"" {  } { { "../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_sysinfo_inst" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399780068 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\|fifo_mem " "RAM logic \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\|fifo_mem\" is uninferred due to inappropriate RAM size" {  } { { "../neorv32/rtl/core/neorv32_fifo.vhd" "fifo_mem" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711399781483 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:1:prefetch_buffer_inst\|fifo_mem " "RAM logic \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:1:prefetch_buffer_inst\|fifo_mem\" is uninferred due to inappropriate RAM size" {  } { { "../neorv32/rtl/core/neorv32_fifo.vhd" "fifo_mem" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_fifo.vhd" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1711399781483 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711399781483 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711399784038 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711399784038 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711399784038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399784110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784110 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399784110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8nt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8nt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8nt1 " "Found entity 1: altsyncram_8nt1" {  } { { "db/altsyncram_8nt1.tdf" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/db/altsyncram_8nt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399784154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399784154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399784162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711399784162 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711399784162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vp71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vp71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vp71 " "Found entity 1: altsyncram_vp71" {  } { { "db/altsyncram_vp71.tdf" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/db/altsyncram_vp71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711399784202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399784202 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd" 142 -1 0 } } { "../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_cpu_control.vhd" 289 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711399784763 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711399784763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711399786760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711399794009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711399794009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3883 " "Implemented 3883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711399794331 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711399794331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3809 " "Implemented 3809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711399794331 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711399794331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711399794331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711399794367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 17:49:54 2024 " "Processing ended: Mon Mar 25 17:49:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711399794367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711399794367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711399794367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711399794367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711399795916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711399795917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 17:49:55 2024 " "Processing started: Mon Mar 25 17:49:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711399795917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711399795917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off neorv32_top -c neorv32_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off neorv32_top -c neorv32_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711399795917 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711399796087 ""}
{ "Info" "0" "" "Project  = neorv32_top" {  } {  } 0 0 "Project  = neorv32_top" 0 0 "Fitter" 0 0 1711399796087 ""}
{ "Info" "0" "" "Revision = neorv32_top" {  } {  } 0 0 "Revision = neorv32_top" 0 0 "Fitter" 0 0 1711399796087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711399796255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711399796255 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "neorv32_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"neorv32_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711399796306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711399796347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711399796347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711399796620 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711399796628 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711399796833 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711399796833 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711399796845 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711399796845 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711399796845 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711399796845 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711399796845 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711399796845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711399796845 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711399797154 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711399797440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neorv32_top.sdc " "Synopsys Design Constraints File file not found: 'neorv32_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711399798128 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711399798128 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711399798176 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1711399798176 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711399798176 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk_i~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711399798519 ""}  } { { "../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711399798519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstn_i~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rstn_i~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711399798519 ""}  } { { "../neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 7366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711399798519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "neorv32_top:neorv32_top_inst\|rstn_sys  " "Automatically promoted node neorv32_top:neorv32_top_inst\|rstn_sys " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711399798519 ""}  } { { "../neorv32/rtl/core/neorv32_top.vhd" "" { Text "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/neorv32/rtl/core/neorv32_top.vhd" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/andre/OneDrive/Documentos/UFMG/7∞ PERÕODO/LABORAT”RIO DE ARQUITETURA E ORGANIZA«√O DE COMPUTADORES/Lab_AOC/" { { 0 { 0 ""} 0 2030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711399798519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711399799178 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711399799182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711399799182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711399799186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711399799190 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711399799198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711399799198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711399799202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711399799392 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711399799401 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711399799401 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711399799412 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711399799412 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711399799412 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711399799416 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711399799416 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711399799416 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711399799805 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711399799847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711399801442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711399802232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711399802292 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711399816666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711399816666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711399817689 ""}
