Info Session started: Sun Nov 12 23:00:00 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vb
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sun Nov 12 23:00:00 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003b04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000aec 0x00000aec R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001b04 0x00001b04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002600
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002600 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002600
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002a00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002600 bytes 1 0x28
Info (ICV_FN) Finishing coverage at 0x80000ad0
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VSETVLI-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vb
Info   Threshold             : 1
Info   Instructions counted  : 192
Info   Unique instructions   : 3/48 :   6.25%
Info   Coverage points hit   : 76/3762 :   2.02%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
87579e28
439fdf3e
21229b52
92a9d6fe
be906d66
05672610
e420fb65
c838ae3b
92a9d6fe
be906d66
05672610
e420fb65
c838ae3b
7c4d8d1f
0692dadf
2c63c847
e420fb65
c838ae3b
e64d8d1f
7da761dc
2c63c847
fbba7ae7
195b62bf
f600a3d1
7da761dc
0793dbe0
fbbac948
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
fcbb7be8
1a5c63c0
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
35b910d5
342660f5
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
691555c1
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
824df2c6
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
c93c3d31
d2bd7ed9
aa69aa80
63f7cc6e
5c096888
3975f9a6
6176c2a3
961f8722
63f7cc6e
5c096888
3975f9a6
6176c2a3
961f8722
9bf19479
b32a4c52
03d5081b
6176c2a3
961f8722
50f19479
9c337ca9
03d5081b
17a2fb1a
0b56ed8c
484605f6
9c337ca9
b42b4d53
17a2091c
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
18a3fc1b
0c57ee8d
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
b6afefb6
8dd58590
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
9c1b8143
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6320a2d
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
94b16779
0dcad7c9
3c9c3edd
179ebde9
06262633
a3177c53
a0cce680
ea30684c
179ebde9
06262633
a3177c53
a0cce680
ea30684c
8b066693
4e1181e9
445da8cc
a0cce680
ea30684c
98066693
8cfdae16
445da8cc
ea35fe19
527e81e3
79e910dd
8cfdae16
4f1282ea
ea35a9cd
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
eb36ff1a
537f82e4
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
0ce894b4
24e05e72
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
48c7f739
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
4daaa21d
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
6a160292
f2bdd94e
744c995e
363409fc
4d46130c
fee324d9
dcef5f95
992cc437
363409fc
4d46130c
fee324d9
dcef5f95
992cc437
b6e4c80d
86604880
700a8d4e
dcef5f95
992cc437
66e4c80d
b74c72f7
700a8d4e
63b91dcd
04b11e73
355e64a2
b74c72f7
87614981
63b98e4f
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
64ba1ece
05b21f74
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 682
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.02 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sun Nov 12 23:00:00 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sun Nov 12 23:00:00 2023

