==============================================================
File generated on Sun Dec 06 09:51:36 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mnist_lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_lstm_hls/mnist_lstm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.051 ; gain = 17.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.051 ; gain = 17.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (mnist_lstm_hls/mnist_lstm.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (mnist_lstm_hls/mnist_lstm.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 245.117 ; gain = 159.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:218) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'tanh' (mnist_lstm_hls/rnn.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (mnist_lstm_hls/rnn.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (mnist_lstm_hls/rnn.cpp:98) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (mnist_lstm_hls/rnn.cpp:99) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 311.352 ; gain = 226.078
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (mnist_lstm_hls/mnist_lstm.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (mnist_lstm_hls/mnist_lstm.cpp:31).
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:218) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'tanh' (mnist_lstm_hls/rnn.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (mnist_lstm_hls/rnn.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (mnist_lstm_hls/rnn.cpp:98) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (mnist_lstm_hls/rnn.cpp:99) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:107:8) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:113:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:82:10) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:8:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184:19) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:367:3) in function 'exp_reduce_::exp_generic<double>'... converting 20 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 411.434 ; gain = 326.160
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (mnist_lstm_hls/mnist_lstm.cpp:7:26)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 515.602 ; gain = 430.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.202 seconds; current allocated memory: 441.765 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 441.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 442.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 442.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 442.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 442.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[46] ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [43]  (3.36 ns)
	'add' operation of DSP[46] ('ret.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [46]  (3.02 ns)
	'icmp' operation ('tmp_52', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [50]  (2.43 ns)
	'select' operation ('tmp_9', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [52]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [53]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 443.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 444.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 444.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 445.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 445.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 445.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 446.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 447.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 447.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 447.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 448.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 448.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 448.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 448.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_1_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_1_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fexp_32ns_32ns_32_9_full_dsp_1' to 'LSTM_Top_fexp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 449.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_72ns_13s_84_5_1' to 'LSTM_Top_mul_72nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_36ns_43ns_79_2_1' to 'LSTM_Top_mul_36nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_44ns_49ns_93_2_1' to 'LSTM_Top_mul_44nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_50ns_50ns_100_2_1' to 'LSTM_Top_mul_50nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mac_muladd_16ns_16s_19s_31_1_1' to 'LSTM_Top_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_36nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_44nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_50nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_72nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 450.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_faddfsubpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fcmp_32ns_32ns_1_1_1' to 'LSTM_Top_fcmp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_faddfsubpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fcmp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 452.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 452.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul==============================================================
File generated on Sun Dec 06 09:52:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mnist_lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mnist_lstm_hls/mnist_lstm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.582 ; gain = 18.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.582 ; gain = 18.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (mnist_lstm_hls/mnist_lstm.cpp:13).
INFO: [XFORM 203-603] Inlining function 'std::_Iter_base<float*, false>::_S_base' into 'std::__niter_base<float*>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:292).
INFO: [XFORM 203-603] Inlining function 'std::__niter_base<float*>' into 'std::fill_n<float*, int, double>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 1, 1, 1>' into 'mnist_lstm<float, 1, 1, 1>' (mnist_lstm_hls/mnist_lstm.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 245.164 ; gain = 159.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:218) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'tanh' (mnist_lstm_hls/rnn.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (mnist_lstm_hls/rnn.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (mnist_lstm_hls/rnn.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (mnist_lstm_hls/rnn.cpp:97) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 311.812 ; gain = 226.348
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (mnist_lstm_hls/mnist_lstm.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (mnist_lstm_hls/mnist_lstm.cpp:31).
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>' into 'std::fill_n<float*, int, double>.1' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:218) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:89) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'tanh' (mnist_lstm_hls/rnn.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'std::__fill_n_a<float*, int, double>.1' into 'std::fill_n<float*, int, double>' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:798) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'infer' (mnist_lstm_hls/rnn.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fill_n<float*, int, double>' into 'infer' (mnist_lstm_hls/rnn.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'geva' into 'infer' (mnist_lstm_hls/rnn.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:107:8) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:113:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:82:10) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:8:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184:19) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:367:3) in function 'exp_reduce_::exp_generic<double>'... converting 20 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 411.070 ; gain = 325.605
WARNING: [XFORM 203-631] Renaming function 'std::fill_n<float*, int, double>.1' to 'fill_n' (D:/Software/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:762:23)
WARNING: [XFORM 203-631] Renaming function 'mnist_lstm<float, 1, 1, 1>' to 'mnist_lstm' (mnist_lstm_hls/mnist_lstm.cpp:7:26)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 515.570 ; gain = 430.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'geva.1' to 'geva_1'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.621 seconds; current allocated memory: 441.741 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 441.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 442.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 442.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 442.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 442.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[46] ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [43]  (3.36 ns)
	'add' operation of DSP[46] ('ret.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [46]  (3.02 ns)
	'icmp' operation ('tmp_52', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [50]  (2.43 ns)
	'select' operation ('tmp_9', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [52]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271) [53]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 443.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 444.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 444.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 445.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 445.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 445.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 446.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 447.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 447.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 447.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 448.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 448.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_n'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 448.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'geva_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_fadd_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'geva_1'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 448.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fptrunc_64ns_32_1_1' to 'LSTM_Top_fptrunc_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fpext_32ns_64_1_1' to 'LSTM_Top_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fexp_32ns_32ns_32_9_full_dsp_1' to 'LSTM_Top_fexp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_dadd_64ns_64ns_64_5_full_dsp_1' to 'LSTM_Top_dadd_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_ddiv_64ns_64ns_64_31_1' to 'LSTM_Top_ddiv_64ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_ddiv_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fexp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 449.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_72ns_13s_84_5_1' to 'LSTM_Top_mul_72nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_36ns_43ns_79_2_1' to 'LSTM_Top_mul_36nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_44ns_49ns_93_2_1' to 'LSTM_Top_mul_44nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mul_50ns_50ns_100_2_1' to 'LSTM_Top_mul_50nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_mac_muladd_16ns_16s_19s_31_1_1' to 'LSTM_Top_mac_mulaocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mac_mulaocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_36nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_44nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_50nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_mul_72nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 450.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'LSTM_Top_faddfsubpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1' to 'LSTM_Top_fmul_32nqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fdiv_32ns_32ns_32_16_1' to 'LSTM_Top_fdiv_32nrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'LSTM_Top_fcmp_32ns_32ns_1_1_1' to 'LSTM_Top_fcmp_32nsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_dadd_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_faddfsubpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fcmp_32nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fpext_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fptrunc_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 452.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hprod' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hprod'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 452.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fmul_32nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 455.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'LSTM_Top_fdiv_32nrcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mnist_lstm'.
INFO: [HLS 200-111]  Elapsed time: 1.005 seconds; current allocated memory: 456.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'Bias0_f' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_i' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_c' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'Bias0_o' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 457.659 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_72nskbM_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_36nslbW_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_44nsmb6_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'LSTM_Top_mul_50nsncg_MulnS_3'
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_f_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_f' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_f_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_i_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_i' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_i_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_c_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_c' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_c_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight0_o_rom' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'infer_Bias0_o' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias0_o_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Weight_lc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'infer_Bias_lc_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'infer_gate0_f_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'infer_vec0_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_img_dat_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mnist_lstm_res_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 550.680 ; gain = 465.215
INFO: [SYSC 207-301] Generating SystemC RTL for LSTM_Top.
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-112] Total elapsed time: 38.542 seconds; peak allocated memory: 457.659 MB.
==============================================================
File generated on Sun Dec 06 09:56:13 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Sun Dec 06 16:34:22 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Dec 06 16:46:39 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Dec 06 16:48:45 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Dec 06 16:50:42 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Dec 06 16:52:05 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Dec 06 16:54:24 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Sun Dec 06 16:55:19 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Sun Dec 06 16:57:54 +0800 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 02:54:23; Allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.898 MB.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
ERROR: [HLS 207-3335] functions that differ only in their return type cannot be overloaded (lstm_hls/rnn.cpp:46:5)
INFO: [HLS 207-70] previous declaration is here (lstm_hls/rnn.h:20:6)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.898 MB.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.76 seconds. CPU system time: 1 seconds. Elapsed time: 4.87 seconds; current allocated memory: 291.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,468 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:13:14)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:26:11)
ERROR: [HLS 214-244] in function 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)': Failed to implement stream interface on variable 'in'. Each array element of 'in' must: (a) be accessed only once, (b) read or write the whole array element in one operation and (c) be accessed in sequential order. (lstm_hls/utils.h:32:32)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 11.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.898 MB.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
ERROR: [HLS 207-3434] typedef redefinition with different types ('hls::stream<axi_data_t>' (aka 'stream<axis<ap_uint<32>, 1, 1, 1> >') vs 'ap_axiu<32, 1, 1, 1>' (aka 'hls::axis<ap_uint<32>, 1, 1, 1, '8', false>')) (lstm_hls/rnn_top.cpp:7:33)
INFO: [HLS 207-71] previous definition is here (lstm_hls/utils.h:7:30)
ERROR: [HLS 207-2972] no member named 'read' in 'hls::axis<ap_uint<32>, 1, 1, 1, '8', false>' (lstm_hls/rnn_top.cpp:24:22)
ERROR: [HLS 207-2972] no member named 'write' in 'hls::axis<ap_uint<32>, 1, 1, 1, '8', false>' (lstm_hls/rnn_top.cpp:45:13)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:03; Allocated memory: 1.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.898 MB.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.01 seconds. CPU system time: 1 seconds. Elapsed time: 5 seconds; current allocated memory: 291.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,468 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:13:14)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:26:11)
ERROR: [HLS 214-244] in function 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)': Failed to implement stream interface on variable 'in'. Each array element of 'in' must: (a) be accessed only once, (b) read or write the whole array element in one operation and (c) be accessed in sequential order. (lstm_hls/utils.h:32:32)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 11.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 289.898 MB.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.94 seconds. Elapsed time: 4.74 seconds; current allocated memory: 291.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,477 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,798 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,580 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,392 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,268 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,051 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,051 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,272 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,272 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,267 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,062 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,780 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:17:21)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:30:11)
INFO: [HLS 214-178] Inlining function 'float* std::__niter_base<float*>(float*)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, float*>::__type std::__fill_n_a<float*, int, double>(float*, int, double const&)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.36.46.55.66)' into 'fp_struct<float>::to_float() const (.33.43.52.63)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.33.43.52.63)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.97.107.117.135)' into 'fp_struct<double>::to_double() const (.94.104.114.132)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.94.104.114.132)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function 'float* std::fill_n<float*, int, double>(float*, int, double const&)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'geva(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'tanh(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'hprod(float*, float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' into 'LSTM_Top(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 214-248] Applying array_partition to 'out': Complete partitioning on dimension 1. (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_1> at lstm_hls/rnn.cpp:41:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_1> at lstm_hls/rnn.cpp:27:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at lstm_hls/rnn.cpp:127:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_1> at lstm_hls/rnn.cpp:34:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_1> at lstm_hls/rnn.cpp:20:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_117_11> at lstm_hls/rnn.cpp:117:110 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_110_9> at lstm_hls/rnn.cpp:110:109 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_103_7> at lstm_hls/rnn.cpp:103:108 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_5> at lstm_hls/rnn.cpp:96:106 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_3> at lstm_hls/rnn.cpp:91:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_2> at lstm_hls/rnn.cpp:90:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_141_13> at lstm_hls/rnn.cpp:141:98 
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_0' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_1' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_2' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_3' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_4' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_5' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_6' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_7' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_8' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_9' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_10' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_11' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_12' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_13' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_14' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_15' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_16' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_17' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_18' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_19' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_20' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_21' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_22' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_23' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_24' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_25' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_26' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_27' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_28' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_29' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_30' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_31' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_32' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_33' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_34' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_35' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_36' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_37' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_38' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_39' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_40' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_41' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_42' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_43' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_44' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_45' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_46' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_47' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_48' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_49' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_50' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_51' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_52' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_53' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_54' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_55' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_56' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_57' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_58' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_59' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_60' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_61' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_62' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_63' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_64' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_65' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_66' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_67' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_68' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_69' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_70' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_71' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_72' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_73' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_74' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_75' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_76' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_77' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_78' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_79' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_80' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_81' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_82' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_83' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_84' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_85' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_86' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_87' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_88' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_89' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_90' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_91' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_92' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_93' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_94' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_95' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_96' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_97' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_98' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_99' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_100' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_101' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_102' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_103' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_104' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_105' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_106' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_107' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_108' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_109' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_110' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_111' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_112' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_113' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_114' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_115' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_116' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_117' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_118' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_119' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_120' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_121' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_122' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_123' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_124' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_125' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_126' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_127' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_128' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_129' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_130' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_131' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_132' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_133' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_134' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_135' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_136' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_137' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_138' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_139' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_140' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_141' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_142' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_143' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_144' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_145' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_146' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_147' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_148' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_149' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_150' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_151' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_152' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_153' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_154' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_155' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_156' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_157' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_158' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_159' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_160' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_161' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_162' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_163' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_164' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_165' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_166' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_167' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_168' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_169' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_170' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_171' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_172' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_173' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_174' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_175' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_176' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_177' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_178' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_179' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_180' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_181' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_182' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_183' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_184' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_185' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_186' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_187' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_188' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_189' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_190' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_191' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_192' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_193' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_194' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_195' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_196' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_197' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_198' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_199' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_200' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_201' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_202' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_203' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_204' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_205' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_206' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_207' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_208' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_209' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_210' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_211' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_212' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_213' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_214' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_215' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_216' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_217' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_218' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_219' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_220' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_221' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_222' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_223' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_224' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_225' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_226' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_227' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_228' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_229' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_230' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_231' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_232' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_233' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_234' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_235' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_236' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_237' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_238' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_239' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_240' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_241' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_242' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_243' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_244' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_245' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_246' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_247' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_248' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_249' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_250' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_251' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_252' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_253' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_254' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_255' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_256' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_257' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_258' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_259' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_260' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_261' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_262' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_263' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_264' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_265' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_266' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_267' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_268' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_269' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_270' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_271' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_272' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_273' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_274' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_275' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_276' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_277' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_278' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_279' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_280' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_281' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_282' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_283' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_284' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_285' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_286' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_287' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_288' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_289' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_290' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_291' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_292' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_293' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_294' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_295' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_296' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_297' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_298' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_299' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_300' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_301' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_302' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_303' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_304' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_305' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_306' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_307' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_308' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_309' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_310' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_311' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_312' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_313' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_314' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_315' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_316' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_317' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_318' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_319' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_320' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_321' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_322' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_323' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_324' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_325' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_326' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_327' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_328' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_329' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_330' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_331' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_332' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_333' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_334' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_335' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_336' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_337' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_338' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_339' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_340' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_341' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_342' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_343' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_344' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_345' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_346' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_347' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_348' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_349' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_350' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_351' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_352' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_353' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_354' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_355' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_356' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_357' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_358' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_359' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_360' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_361' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_362' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_363' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_364' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_365' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_366' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_367' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_368' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_369' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_370' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_371' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_372' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_373' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_374' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_375' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_376' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_377' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_378' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_379' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_380' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_381' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_382' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_383' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_384' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_385' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_386' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_387' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_388' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_389' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_390' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_391' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_392' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_393' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_394' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_395' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_396' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_397' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_398' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_399' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_400' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_401' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_402' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_403' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_404' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_405' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_406' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_407' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_408' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_409' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_410' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_411' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_412' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_413' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_414' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_415' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_416' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_417' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_418' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_419' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_420' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_421' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_422' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_423' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_424' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_425' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_426' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_427' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_428' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_429' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_430' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_431' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_432' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_433' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_434' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_435' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_436' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_437' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_438' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_439' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_440' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_441' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_442' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_443' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_444' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_445' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_446' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_447' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_448' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_449' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_450' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_451' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_452' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_453' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_454' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_455' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_456' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_457' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_458' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_459' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_460' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_461' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_462' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_463' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_464' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_465' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_466' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_467' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_468' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_469' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_470' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_471' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_472' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_473' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_474' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_475' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_476' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_477' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_478' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_479' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_480' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_481' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_482' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_483' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_484' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_485' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_486' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_487' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_488' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_489' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_490' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_491' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_492' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_493' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_494' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_495' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_496' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_497' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_498' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_499' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_500' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_501' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_502' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_503' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_504' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_505' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_506' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_507' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_508' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_509' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_510' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_511' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_512' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_513' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_514' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_515' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_516' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_517' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_518' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_519' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_520' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_521' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_522' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_523' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_524' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_525' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_526' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_527' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_528' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_529' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_530' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_531' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_532' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_533' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_534' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_535' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_536' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_537' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_538' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_539' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_540' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_541' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_542' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_543' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_544' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_545' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_546' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_547' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_548' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_549' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_550' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_551' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_552' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_553' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_554' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_555' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_556' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_557' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_558' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_559' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_560' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_561' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_562' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_563' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_564' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_565' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_566' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_567' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_568' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_569' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_570' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_571' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_572' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_573' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_574' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_575' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_576' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_577' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_578' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_579' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_580' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_581' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_582' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_583' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_584' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_585' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_586' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_587' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_588' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_589' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_590' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_591' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_592' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_593' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_594' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_595' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_596' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_597' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_598' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_599' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_600' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_601' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_602' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_603' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_604' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_605' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_606' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_607' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_608' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_609' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_610' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_611' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_612' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_613' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_614' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_615' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_616' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_617' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_618' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_619' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_620' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_621' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_622' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_623' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_624' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_625' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_626' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_627' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_628' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_629' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_630' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_631' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_632' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_633' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_634' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_635' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_636' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_637' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_638' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_639' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_640' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_641' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_642' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_643' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_644' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_645' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_646' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_647' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_648' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_649' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_650' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_651' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_652' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_653' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_654' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_655' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_656' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_657' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_658' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_659' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_660' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_661' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_662' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_663' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_664' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_665' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_666' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_667' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_668' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_669' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_670' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_671' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_672' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_673' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_674' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_675' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_676' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_677' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_678' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_679' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_680' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_681' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_682' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_683' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_684' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_685' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_686' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_687' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_688' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_689' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_690' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_691' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_692' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_693' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_694' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_695' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_696' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_697' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_698' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_699' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_700' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_701' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_702' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_703' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_704' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_705' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_706' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_707' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_708' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_709' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_710' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_711' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_712' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_713' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_714' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_715' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_716' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_717' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_718' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_719' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_720' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_721' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_722' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_723' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_724' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_725' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_726' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_727' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_728' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_729' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_730' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_731' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_732' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_733' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_734' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_735' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_736' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_737' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_738' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_739' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_740' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_741' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_742' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_743' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_744' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_745' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_746' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_747' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_748' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_749' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_750' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_751' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_752' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_753' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_754' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_755' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_756' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_757' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_758' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_759' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_760' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_761' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_762' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_763' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_764' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_765' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_766' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_767' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_768' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_769' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_770' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_771' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_772' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_773' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_774' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_775' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_776' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_777' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_778' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_779' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_780' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_781' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_782' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_783' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_0' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_1' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_2' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_3' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_4' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_5' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_6' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_7' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_8' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_9' (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 187.19 seconds. CPU system time: 1.13 seconds. Elapsed time: 192.25 seconds; current allocated memory: 312.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 312.910 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 343.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 349.199 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158:9) to (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.42 seconds; current allocated memory: 396.098 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_96_4'(lstm_hls/rnn.cpp:96:59) and 'VITIS_LOOP_96_5'(lstm_hls/rnn.cpp:96:106) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_6'(lstm_hls/rnn.cpp:103:60) and 'VITIS_LOOP_103_7'(lstm_hls/rnn.cpp:103:108) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_110_8'(lstm_hls/rnn.cpp:110:61) and 'VITIS_LOOP_110_9'(lstm_hls/rnn.cpp:110:109) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_10'(lstm_hls/rnn.cpp:117:61) and 'VITIS_LOOP_117_11'(lstm_hls/rnn.cpp:117:110) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_141_12'(lstm_hls/rnn.cpp:141:50) and 'VITIS_LOOP_141_13'(lstm_hls/rnn.cpp:141:98) in function 'infer' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_4' (lstm_hls/rnn.cpp:96:59) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_6' (lstm_hls/rnn.cpp:103:60) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_8' (lstm_hls/rnn.cpp:110:61) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_10' (lstm_hls/rnn.cpp:117:61) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_12' (lstm_hls/rnn.cpp:141:50) in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19.65 seconds. CPU system time: 0.14 seconds. Elapsed time: 19.81 seconds; current allocated memory: 807.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.75 seconds. CPU system time: 0.16 seconds. Elapsed time: 51.95 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 81.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 81.54 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_27_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Outline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 907.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 911.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.18 seconds; current allocated memory: 1019.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_91_3' pipeline 'VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_91_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' pipeline 'VITIS_LOOP_96_4_VITIS_LOOP_96_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_1'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' pipeline 'VITIS_LOOP_103_6_VITIS_LOOP_103_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_11' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_12' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' pipeline 'VITIS_LOOP_110_8_VITIS_LOOP_110_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_13' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_13'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_tanh_float_s' is 5146 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' pipeline 'VITIS_LOOP_117_10_VITIS_LOOP_117_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_14' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_14'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_15' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_16' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_17' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_29' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_27_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_27_18' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_27_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_19' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Outline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'infer_Outline_VITIS_LOOP_63_1/grp_fu_173_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Outline_VITIS_LOOP_63_1'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' pipeline 'VITIS_LOOP_141_12_VITIS_LOOP_141_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_110' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_110'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_gate_f_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_C_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_8' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_9' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_10' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_11' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_12' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_13' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_14' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_15' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_16' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_17' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_18' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_19' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_20' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_21' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_22' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_23' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_24' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_25' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_26' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_27' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_28' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_29' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_30' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_31' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_32' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_33' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_34' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_35' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_36' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_37' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_38' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_39' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_40' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_41' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_42' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_43' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_44' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_45' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_46' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_47' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_48' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_49' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_50' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_51' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_52' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_53' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_54' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_55' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_56' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_57' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_58' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_59' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_60' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_61' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_62' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_63' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_64' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_65' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_66' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_67' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_68' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_69' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_70' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_71' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_72' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_73' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_74' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_75' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_76' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_77' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_78' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_79' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_80' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_81' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_82' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_83' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_84' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_85' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_86' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_87' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_88' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_89' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_90' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_91' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_92' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_93' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_94' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_95' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_96' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_97' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_98' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_99' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_100' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_101' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_102' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_103' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_104' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_105' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_106' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_107' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_108' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_109' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_110' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_111' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_112' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_113' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_114' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_115' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_116' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_117' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_118' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_119' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_120' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_121' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_122' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_123' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_124' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_125' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_126' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_127' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_128' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_129' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_130' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_131' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_132' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_133' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_134' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_135' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_136' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_137' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_138' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_139' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_140' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_141' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_142' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_143' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_144' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_145' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_146' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_147' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_148' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_149' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_150' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_151' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_152' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_153' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_154' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_155' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_156' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_157' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_158' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_159' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_160' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_161' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_162' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_163' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_164' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_165' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_166' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_167' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_168' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_169' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_170' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_171' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_172' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_173' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_174' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_175' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_176' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_177' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_178' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_179' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_180' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_181' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_182' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_183' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_184' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_185' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_186' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_187' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_188' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_189' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_190' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_191' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_192' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_193' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_194' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_195' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_196' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_197' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_198' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_199' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_200' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_201' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_202' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_203' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_204' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_205' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_206' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_207' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_208' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_209' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_210' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_211' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_212' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_213' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_214' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_215' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_216' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_217' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_218' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_219' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_220' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_221' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_222' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_223' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_224' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_225' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_226' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_227' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_228' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_229' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_230' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_231' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_232' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_233' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_234' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_235' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_236' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_237' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_238' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_239' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_240' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_241' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_242' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_243' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_244' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_245' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_246' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_247' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_248' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_249' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_250' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_251' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_252' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_253' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_254' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_255' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_256' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_257' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_258' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_259' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_260' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_261' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_262' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_263' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_264' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_265' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_266' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_267' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_268' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_269' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_270' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_271' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_272' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_273' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_274' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_275' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_276' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_277' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_278' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_279' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_280' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_281' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_282' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_283' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_284' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_285' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_286' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_287' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_288' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_289' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_290' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_291' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_292' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_293' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_294' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_295' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_296' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_297' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_298' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_299' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_300' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_301' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_302' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_303' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_304' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_305' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_306' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_307' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_308' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_309' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_310' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_311' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_312' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_313' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_314' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_315' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_316' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_317' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_318' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_319' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_320' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_321' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_322' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_323' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_324' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_325' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_326' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_327' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_328' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_329' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_330' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_331' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_332' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_333' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_334' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_335' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_336' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_337' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_338' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_339' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_340' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_341' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_342' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_343' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_344' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_345' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_346' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_347' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_348' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_349' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_350' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_351' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_352' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_353' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_354' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_355' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_356' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_357' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_358' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_359' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_360' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_361' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_362' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_363' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_364' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_365' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_366' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_367' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_368' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_369' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_370' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_371' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_372' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_373' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_374' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_375' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_376' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_377' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_378' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_379' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_380' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_381' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_382' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_383' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_384' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_385' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_386' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_387' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_388' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_389' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_390' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_391' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_392' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_393' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_394' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_395' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_396' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_397' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_398' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_399' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_400' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_401' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_402' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_403' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_404' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_405' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_406' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_407' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_408' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_409' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_410' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_411' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_412' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_413' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_414' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_415' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_416' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_417' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_418' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_419' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_420' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_421' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_422' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_423' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_424' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_425' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_426' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_427' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_428' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_429' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_430' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_431' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_432' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_433' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_434' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_435' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_436' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_437' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_438' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_439' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_440' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_441' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_442' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_443' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_444' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_445' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_446' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_447' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_448' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_449' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_450' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_451' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_452' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_453' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_454' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_455' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_456' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_457' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_458' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_459' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_460' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_461' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_462' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_463' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_464' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_465' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_466' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_467' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_468' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_469' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_470' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_471' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_472' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_473' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_474' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_475' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_476' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_477' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_478' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_479' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_480' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_481' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_482' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_483' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_484' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_485' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_486' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_487' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_488' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_489' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_490' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_491' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_492' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_493' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_494' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_495' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_496' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_497' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_498' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_499' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_500' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_501' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_502' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_503' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_504' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_505' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_506' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_507' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_508' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_509' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_510' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_511' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_512' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_513' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_514' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_515' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_516' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_517' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_518' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_519' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_520' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_521' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_522' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_523' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_524' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_525' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_526' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_527' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_528' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_529' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_530' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_531' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_532' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_533' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_534' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_535' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_536' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_537' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_538' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_539' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_540' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_541' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_542' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_543' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_544' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_545' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_546' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_547' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_548' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_549' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_550' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_551' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_552' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_553' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_554' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_555' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_556' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_557' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_558' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_559' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_560' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_561' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_562' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_563' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_564' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_565' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_566' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_567' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_568' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_569' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_570' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_571' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_572' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_573' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_574' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_575' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_576' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_577' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_578' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_579' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_580' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_581' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_582' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_583' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_584' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_585' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_586' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_587' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_588' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_589' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_590' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_591' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_592' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_593' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_594' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_595' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_596' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_597' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_598' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_599' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_600' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_601' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_602' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_603' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_604' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_605' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_606' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_607' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_608' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_609' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_610' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_611' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_612' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_613' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_614' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_615' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_616' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_617' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_618' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_619' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_620' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_621' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_622' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_623' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_624' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_625' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_626' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_627' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_628' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_629' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_630' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_631' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_632' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_633' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_634' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_635' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_636' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_637' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_638' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_639' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_640' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_641' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_642' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_643' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_644' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_645' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_646' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_647' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_648' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_649' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_650' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_651' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_652' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_653' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_654' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_655' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_656' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_657' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_658' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_659' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_660' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_661' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_662' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_663' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_664' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_665' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_666' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_667' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_668' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_669' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_670' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_671' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_672' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_673' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_674' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_675' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_676' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_677' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_678' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_679' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_680' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_681' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_682' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_683' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_684' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_685' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_686' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_687' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_688' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_689' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_690' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_691' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_692' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_693' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_694' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_695' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_696' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_697' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_698' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_699' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_700' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_701' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_702' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_703' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_704' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_705' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_706' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_707' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_708' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_709' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_710' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_711' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_712' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_713' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_714' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_715' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_716' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_717' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_718' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_719' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_720' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_721' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_722' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_723' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_724' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_725' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_726' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_727' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_728' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_729' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_730' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_731' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_732' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_733' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_734' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_735' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_736' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_737' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_738' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_739' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_740' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_741' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_742' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_743' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_744' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_745' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_746' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_747' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_748' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_749' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_750' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_751' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_752' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_753' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_754' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_755' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_756' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_757' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_758' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_759' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_760' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_761' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_762' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_763' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_764' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_765' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_766' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_767' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_768' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_769' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_770' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_771' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_772' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_773' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_774' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_775' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_776' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_777' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_778' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_779' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_780' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_781' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_782' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_783' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_8' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_9' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_img_dat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_res_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.97 seconds. CPU system time: 0.8 seconds. Elapsed time: 9.8 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.77 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 69.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 69.27 seconds; current allocated memory: 1.181 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:07:32; Allocated memory: 922.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lstm_hls/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:12:50; Allocated memory: 76.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 290.055 MB.
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.95 seconds. Elapsed time: 4.92 seconds; current allocated memory: 291.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 29,475 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,798 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,580 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,392 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,022 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:17:21)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:30:11)
INFO: [HLS 214-178] Inlining function 'float* std::__niter_base<float*>(float*)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, float*>::__type std::__fill_n_a<float*, int, double>(float*, int, double const&)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.36.46.55.66)' into 'fp_struct<float>::to_float() const (.33.43.52.63)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.33.43.52.63)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.97.107.117.135)' into 'fp_struct<double>::to_double() const (.94.104.114.132)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.94.104.114.132)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function 'float* std::fill_n<float*, int, double>(float*, int, double const&)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'geva(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'tanh(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'hprod(float*, float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' into 'LSTM_Top(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_1> at lstm_hls/rnn.cpp:41:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_1> at lstm_hls/rnn.cpp:27:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at lstm_hls/rnn.cpp:127:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_1> at lstm_hls/rnn.cpp:34:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_1> at lstm_hls/rnn.cpp:20:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_117_11> at lstm_hls/rnn.cpp:117:110 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_110_9> at lstm_hls/rnn.cpp:110:109 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_103_7> at lstm_hls/rnn.cpp:103:108 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_5> at lstm_hls/rnn.cpp:96:106 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_3> at lstm_hls/rnn.cpp:91:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_2> at lstm_hls/rnn.cpp:90:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_141_13> at lstm_hls/rnn.cpp:141:98 
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_r' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_r' (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.73 seconds; current allocated memory: 303.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 303.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.637 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158:9) to (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 355.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_96_4'(lstm_hls/rnn.cpp:96:59) and 'VITIS_LOOP_96_5'(lstm_hls/rnn.cpp:96:106) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_6'(lstm_hls/rnn.cpp:103:60) and 'VITIS_LOOP_103_7'(lstm_hls/rnn.cpp:103:108) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_110_8'(lstm_hls/rnn.cpp:110:61) and 'VITIS_LOOP_110_9'(lstm_hls/rnn.cpp:110:109) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_10'(lstm_hls/rnn.cpp:117:61) and 'VITIS_LOOP_117_11'(lstm_hls/rnn.cpp:117:110) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_141_12'(lstm_hls/rnn.cpp:141:50) and 'VITIS_LOOP_141_13'(lstm_hls/rnn.cpp:141:98) in function 'infer' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_4' (lstm_hls/rnn.cpp:96:59) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_6' (lstm_hls/rnn.cpp:103:60) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_8' (lstm_hls/rnn.cpp:110:61) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_10' (lstm_hls/rnn.cpp:117:61) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_12' (lstm_hls/rnn.cpp:141:50) in function 'infer'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.35 seconds; current allocated memory: 724.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 725.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 725.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 726.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 726.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 726.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 728.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 728.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 728.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 729.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 729.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 729.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 729.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 730.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 731.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 731.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 732.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 732.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 733.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 733.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 733.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 733.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 735.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 735.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 736.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 737.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 737.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 738.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 738.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 739.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 739.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 739.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 739.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 740.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 740.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 741.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 741.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 741.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 741.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_27_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 743.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Outline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 743.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 744.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 744.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 746.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 746.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 746.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 746.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 746.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 747.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 748.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 749.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 750.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 751.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 751.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 752.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_91_3' pipeline 'VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_91_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 753.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' pipeline 'VITIS_LOOP_96_4_VITIS_LOOP_96_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 761.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_1'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 761.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 761.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 761.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' pipeline 'VITIS_LOOP_103_6_VITIS_LOOP_103_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 767.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_11' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_12' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 767.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' pipeline 'VITIS_LOOP_110_8_VITIS_LOOP_110_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 773.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_13' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_13'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 773.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 773.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_tanh_float_s' is 5146 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 777.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 781.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' pipeline 'VITIS_LOOP_117_10_VITIS_LOOP_117_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 789.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_14' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_14'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 789.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_15' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 789.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 789.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_16' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 790.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_17' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 791.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_29' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 792.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_27_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_27_18' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_27_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_19' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 796.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Outline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'infer_Outline_VITIS_LOOP_63_1/grp_fu_173_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Outline_VITIS_LOOP_63_1'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 799.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 801.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' pipeline 'VITIS_LOOP_141_12_VITIS_LOOP_141_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_110' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_110'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_gate_f_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_C_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 806.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_img_dat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_res_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 809.043 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 810.539 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 827.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:19; Allocated memory: 539.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:08; Allocated memory: 16.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lstm_hls/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:34; Allocated memory: 8.508 MB.
