Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Apr 27 18:06:39 2025
| Host         : thinkpad-t480 running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.771        0.000                      0                  298        0.168        0.000                      0                  298        4.020        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.771        0.000                      0                  296        0.168        0.000                      0                  296        4.020        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.018        0.000                      0                    2        0.682        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.086ns (23.381%)  route 3.559ns (76.619%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CE_TIME/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  CE_TIME/sig_count_reg[17]/Q
                         net (fo=3, routed)           1.018     6.726    CE_TIME/sig_count_reg[17]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.118     6.844 r  CE_TIME/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.790     7.634    CE_TIME/sig_count[0]_i_5__0_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.326     7.960 r  CE_TIME/sig_count[0]_i_3__1/O
                         net (fo=1, routed)           0.667     8.627    CE_TIME/sig_count[0]_i_3__1_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  CE_TIME/sig_count[0]_i_1__1/O
                         net (fo=27, routed)          1.084     9.835    CE_TIME/sig_count[0]_i_1__1_n_0
    SLICE_X6Y49          FDRE                                         r  CE_TIME/sig_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.521    14.893    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  CE_TIME/sig_count_reg[24]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    14.605    CE_TIME/sig_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.086ns (23.381%)  route 3.559ns (76.619%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CE_TIME/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  CE_TIME/sig_count_reg[17]/Q
                         net (fo=3, routed)           1.018     6.726    CE_TIME/sig_count_reg[17]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.118     6.844 r  CE_TIME/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.790     7.634    CE_TIME/sig_count[0]_i_5__0_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.326     7.960 r  CE_TIME/sig_count[0]_i_3__1/O
                         net (fo=1, routed)           0.667     8.627    CE_TIME/sig_count[0]_i_3__1_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  CE_TIME/sig_count[0]_i_1__1/O
                         net (fo=27, routed)          1.084     9.835    CE_TIME/sig_count[0]_i_1__1_n_0
    SLICE_X6Y49          FDRE                                         r  CE_TIME/sig_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.521    14.893    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  CE_TIME/sig_count_reg[25]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    14.605    CE_TIME/sig_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.086ns (23.381%)  route 3.559ns (76.619%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CE_TIME/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  CE_TIME/sig_count_reg[17]/Q
                         net (fo=3, routed)           1.018     6.726    CE_TIME/sig_count_reg[17]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.118     6.844 r  CE_TIME/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.790     7.634    CE_TIME/sig_count[0]_i_5__0_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.326     7.960 r  CE_TIME/sig_count[0]_i_3__1/O
                         net (fo=1, routed)           0.667     8.627    CE_TIME/sig_count[0]_i_3__1_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  CE_TIME/sig_count[0]_i_1__1/O
                         net (fo=27, routed)          1.084     9.835    CE_TIME/sig_count[0]_i_1__1_n_0
    SLICE_X6Y49          FDRE                                         r  CE_TIME/sig_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.521    14.893    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  CE_TIME/sig_count_reg[26]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y49          FDRE (Setup_fdre_C_R)       -0.524    14.605    CE_TIME/sig_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 CE_TOGGLER_500/sig_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TOGGLER_500/sig_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.856ns (19.380%)  route 3.561ns (80.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  CE_TOGGLER_500/sig_count_reg[20]/Q
                         net (fo=2, routed)           1.004     6.649    CE_TOGGLER_500/sig_count_reg[20]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  CE_TOGGLER_500/pulse_i_2__0/O
                         net (fo=1, routed)           1.012     7.785    CE_TOGGLER_500/pulse_i_2__0_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CE_TOGGLER_500/pulse_i_1__0/O
                         net (fo=2, routed)           0.813     8.723    BTND_DEBOUNCE/pulse
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  BTND_DEBOUNCE/sig_count[0]_i_1__0/O
                         net (fo=24, routed)          0.732     9.607    CE_TOGGLER_500/sig_count_reg[0]_0
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.519    14.891    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[0]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.637    14.490    CE_TOGGLER_500/sig_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 CE_TOGGLER_500/sig_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TOGGLER_500/sig_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.856ns (19.380%)  route 3.561ns (80.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  CE_TOGGLER_500/sig_count_reg[20]/Q
                         net (fo=2, routed)           1.004     6.649    CE_TOGGLER_500/sig_count_reg[20]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  CE_TOGGLER_500/pulse_i_2__0/O
                         net (fo=1, routed)           1.012     7.785    CE_TOGGLER_500/pulse_i_2__0_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CE_TOGGLER_500/pulse_i_1__0/O
                         net (fo=2, routed)           0.813     8.723    BTND_DEBOUNCE/pulse
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  BTND_DEBOUNCE/sig_count[0]_i_1__0/O
                         net (fo=24, routed)          0.732     9.607    CE_TOGGLER_500/sig_count_reg[0]_0
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.519    14.891    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[1]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.637    14.490    CE_TOGGLER_500/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 CE_TOGGLER_500/sig_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TOGGLER_500/sig_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.856ns (19.380%)  route 3.561ns (80.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  CE_TOGGLER_500/sig_count_reg[20]/Q
                         net (fo=2, routed)           1.004     6.649    CE_TOGGLER_500/sig_count_reg[20]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  CE_TOGGLER_500/pulse_i_2__0/O
                         net (fo=1, routed)           1.012     7.785    CE_TOGGLER_500/pulse_i_2__0_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CE_TOGGLER_500/pulse_i_1__0/O
                         net (fo=2, routed)           0.813     8.723    BTND_DEBOUNCE/pulse
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  BTND_DEBOUNCE/sig_count[0]_i_1__0/O
                         net (fo=24, routed)          0.732     9.607    CE_TOGGLER_500/sig_count_reg[0]_0
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.519    14.891    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[2]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.637    14.490    CE_TOGGLER_500/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 CE_TOGGLER_500/sig_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TOGGLER_500/sig_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.856ns (19.380%)  route 3.561ns (80.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  CE_TOGGLER_500/sig_count_reg[20]/Q
                         net (fo=2, routed)           1.004     6.649    CE_TOGGLER_500/sig_count_reg[20]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.124     6.773 r  CE_TOGGLER_500/pulse_i_2__0/O
                         net (fo=1, routed)           1.012     7.785    CE_TOGGLER_500/pulse_i_2__0_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     7.909 r  CE_TOGGLER_500/pulse_i_1__0/O
                         net (fo=2, routed)           0.813     8.723    BTND_DEBOUNCE/pulse
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  BTND_DEBOUNCE/sig_count[0]_i_1__0/O
                         net (fo=24, routed)          0.732     9.607    CE_TOGGLER_500/sig_count_reg[0]_0
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.519    14.891    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  CE_TOGGLER_500/sig_count_reg[3]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.637    14.490    CE_TOGGLER_500/sig_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.086ns (24.100%)  route 3.420ns (75.900%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CE_TIME/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  CE_TIME/sig_count_reg[17]/Q
                         net (fo=3, routed)           1.018     6.726    CE_TIME/sig_count_reg[17]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.118     6.844 r  CE_TIME/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.790     7.634    CE_TIME/sig_count[0]_i_5__0_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.326     7.960 r  CE_TIME/sig_count[0]_i_3__1/O
                         net (fo=1, routed)           0.667     8.627    CE_TIME/sig_count[0]_i_3__1_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  CE_TIME/sig_count[0]_i_1__1/O
                         net (fo=27, routed)          0.945     9.696    CE_TIME/sig_count[0]_i_1__1_n_0
    SLICE_X6Y48          FDRE                                         r  CE_TIME/sig_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.521    14.893    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  CE_TIME/sig_count_reg[20]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.524    14.605    CE_TIME/sig_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.086ns (24.100%)  route 3.420ns (75.900%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CE_TIME/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  CE_TIME/sig_count_reg[17]/Q
                         net (fo=3, routed)           1.018     6.726    CE_TIME/sig_count_reg[17]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.118     6.844 r  CE_TIME/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.790     7.634    CE_TIME/sig_count[0]_i_5__0_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.326     7.960 r  CE_TIME/sig_count[0]_i_3__1/O
                         net (fo=1, routed)           0.667     8.627    CE_TIME/sig_count[0]_i_3__1_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  CE_TIME/sig_count[0]_i_1__1/O
                         net (fo=27, routed)          0.945     9.696    CE_TIME/sig_count[0]_i_1__1_n_0
    SLICE_X6Y48          FDRE                                         r  CE_TIME/sig_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.521    14.893    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  CE_TIME/sig_count_reg[21]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.524    14.605    CE_TIME/sig_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 CE_TIME/sig_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_TIME/sig_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.086ns (24.100%)  route 3.420ns (75.900%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  CE_TIME/sig_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  CE_TIME/sig_count_reg[17]/Q
                         net (fo=3, routed)           1.018     6.726    CE_TIME/sig_count_reg[17]
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.118     6.844 r  CE_TIME/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.790     7.634    CE_TIME/sig_count[0]_i_5__0_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.326     7.960 r  CE_TIME/sig_count[0]_i_3__1/O
                         net (fo=1, routed)           0.667     8.627    CE_TIME/sig_count[0]_i_3__1_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  CE_TIME/sig_count[0]_i_1__1/O
                         net (fo=27, routed)          0.945     9.696    CE_TIME/sig_count[0]_i_1__1_n_0
    SLICE_X6Y48          FDRE                                         r  CE_TIME/sig_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.521    14.893    CE_TIME/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  CE_TIME/sig_count_reg[22]/C
                         clock pessimism              0.272    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X6Y48          FDRE (Setup_fdre_C_R)       -0.524    14.605    CE_TIME/sig_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/q6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BNTU_DEBOUNCE/outp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  BNTU_DEBOUNCE/q6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  BNTU_DEBOUNCE/q6_reg/Q
                         net (fo=1, routed)           0.086     1.737    BNTU_DEBOUNCE/q6
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  BNTU_DEBOUNCE/outp_i_1/O
                         net (fo=1, routed)           0.000     1.782    BNTU_DEBOUNCE/outp_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  BNTU_DEBOUNCE/outp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  BNTU_DEBOUNCE/outp_reg/C
                         clock pessimism             -0.503     1.523    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.091     1.614    BNTU_DEBOUNCE/outp_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/q4_reg_r/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTNR_DEBOUNCE/q5_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.186%)  route 0.108ns (36.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  BNTU_DEBOUNCE/q4_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BNTU_DEBOUNCE/q4_reg_r/Q
                         net (fo=4, routed)           0.108     1.760    BTNR_DEBOUNCE/q5_reg_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  BTNR_DEBOUNCE/q4_reg_gate/O
                         net (fo=1, routed)           0.000     1.805    BTNR_DEBOUNCE/q4_reg_gate_n_0
    SLICE_X3Y43          FDRE                                         r  BTNR_DEBOUNCE/q5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  BTNR_DEBOUNCE/q5_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.617    BTNR_DEBOUNCE/q5_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TIM_PAUSE/btn_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.128     1.638 r  TIM_PAUSE/btn_prev_reg/Q
                         net (fo=1, routed)           0.054     1.693    TIM_PAUSE/btn_prev
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.099     1.792 r  TIM_PAUSE/state_i_1/O
                         net (fo=1, routed)           0.000     1.792    TIM_PAUSE/state_i_1_n_0
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/state_reg/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.091     1.601    TIM_PAUSE/state_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CE_SM/sig_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE_SM/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.519%)  route 0.116ns (38.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.595     1.508    CE_SM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  CE_SM/sig_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  CE_SM/sig_count_reg[3]/Q
                         net (fo=3, routed)           0.116     1.766    CE_SM/sig_count_reg[3]
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  CE_SM/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.811    CE_SM/pulse
    SLICE_X5Y43          FDRE                                         r  CE_SM/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.866     2.024    CE_SM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  CE_SM/pulse_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.091     1.615    CE_SM/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SCORE_0_SYNC/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_0_SYNC/btn_prev_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.432%)  route 0.133ns (48.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.598     1.511    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  SCORE_0_SYNC/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  SCORE_0_SYNC/btn_reg_reg/Q
                         net (fo=3, routed)           0.133     1.786    SCORE_0_SYNC/sig_BTN_SYNC_0
    SLICE_X3Y49          FDRE                                         r  SCORE_0_SYNC/btn_prev_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     2.027    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  SCORE_0_SYNC/btn_prev_reg_reg/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.075     1.586    SCORE_0_SYNC/btn_prev_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CE_TOGGLER_500/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TOGGLE/sigHold_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    CE_TOGGLER_500/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  CE_TOGGLER_500/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  CE_TOGGLER_500/pulse_reg/Q
                         net (fo=1, routed)           0.141     1.816    CE_TOGGLER_500/pulse__0
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  CE_TOGGLER_500/sigHold_i_1/O
                         net (fo=1, routed)           0.000     1.861    TOGGLE/sigHold_reg_0
    SLICE_X2Y43          FDRE                                         r  TOGGLE/sigHold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    TOGGLE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  TOGGLE/sigHold_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.120     1.646    TOGGLE/sigHold_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 BNTU_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/btn_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  BNTU_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BNTU_DEBOUNCE/outp_reg/Q
                         net (fo=2, routed)           0.171     1.823    TIM_PAUSE/sigBTNU
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/btn_prev_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.075     1.601    TIM_PAUSE/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SCORE_1_COUNTER/counter2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCORE_1_COUNTER/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.475%)  route 0.179ns (48.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.598     1.511    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y48          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  SCORE_1_COUNTER/counter2_reg[1]/Q
                         net (fo=5, routed)           0.179     1.831    SCORE_1_COUNTER/counter2_reg[3]_0[1]
    SLICE_X4Y48          LUT5 (Prop_lut5_I1_O)        0.049     1.880 r  SCORE_1_COUNTER/counter2[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.880    SCORE_1_COUNTER/p_0_in__0[3]
    SLICE_X4Y48          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     2.025    SCORE_1_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  SCORE_1_COUNTER/counter2_reg[3]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.107     1.653    SCORE_1_COUNTER/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCE/q5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTND_DEBOUNCE/q6_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.509    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  BTND_DEBOUNCE/q5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  BTND_DEBOUNCE/q5_reg/Q
                         net (fo=2, routed)           0.179     1.830    BTND_DEBOUNCE/q5
    SLICE_X1Y43          FDRE                                         r  BTND_DEBOUNCE/q6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  BTND_DEBOUNCE/q6_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.075     1.601    BTND_DEBOUNCE/q6_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 TIMER_3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIMER_3/carry_next_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.509    TIMER_3/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  TIMER_3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  TIMER_3/cnt_reg[1]/Q
                         net (fo=5, routed)           0.175     1.825    TIMER_3/Q[1]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  TIMER_3/carry_next_i_1__2/O
                         net (fo=1, routed)           0.000     1.870    TIMER_3/carry_next_0
    SLICE_X3Y47          FDRE                                         r  TIMER_3/carry_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     2.027    TIMER_3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  TIMER_3/carry_next_reg/C
                         clock pessimism             -0.479     1.548    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.092     1.640    TIMER_3/carry_next_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y46     BNTU_DEBOUNCE/outp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y43     BNTU_DEBOUNCE/q1_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y43     BNTU_DEBOUNCE/q2_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y43     BNTU_DEBOUNCE/q3_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y40     BNTU_DEBOUNCE/q4_reg_BNTU_DEBOUNCE_q4_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y43     BNTU_DEBOUNCE/q4_reg_r/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y40     BNTU_DEBOUNCE/q5_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y46     BNTU_DEBOUNCE/q6_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y43     BTND_DEBOUNCE/outp_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y46     BNTU_DEBOUNCE/outp_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y46     BNTU_DEBOUNCE/outp_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y27     BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y40     BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y46     BNTU_DEBOUNCE/outp_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y46     BNTU_DEBOUNCE/outp_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.018ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/btn_prev_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.456ns (30.058%)  route 1.061ns (69.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          1.061     6.709    TIM_PAUSE/sigBTND
    SLICE_X3Y46          FDCE                                         f  TIM_PAUSE/btn_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.522    14.894    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/btn_prev_reg/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.726    TIM_PAUSE/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  8.018    

Slack (MET) :             8.018ns  (required time - arrival time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.456ns (30.058%)  route 1.061ns (69.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          1.061     6.709    TIM_PAUSE/sigBTND
    SLICE_X3Y46          FDCE                                         f  TIM_PAUSE/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.522    14.894    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/state_reg/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.726    TIM_PAUSE/state_reg
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  8.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/btn_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.265%)  route 0.465ns (76.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          0.465     2.116    TIM_PAUSE/sigBTND
    SLICE_X3Y46          FDCE                                         f  TIM_PAUSE/btn_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/btn_prev_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    TIM_PAUSE/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 BTND_DEBOUNCE/outp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TIM_PAUSE/state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.265%)  route 0.465ns (76.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  BTND_DEBOUNCE/outp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  BTND_DEBOUNCE/outp_reg/Q
                         net (fo=62, routed)          0.465     2.116    TIM_PAUSE/sigBTND
    SLICE_X3Y46          FDCE                                         f  TIM_PAUSE/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.868     2.026    TIM_PAUSE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  TIM_PAUSE/state_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X3Y46          FDCE (Remov_fdce_C_CLR)     -0.092     1.434    TIM_PAUSE/state_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.682    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TIMER_2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.153ns  (logic 4.770ns (46.985%)  route 5.383ns (53.015%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    TIMER_2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  TIMER_2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  TIMER_2/cnt_reg[2]/Q
                         net (fo=5, routed)           1.051     6.660    SM/CA_OBUF_inst_i_6_2[2]
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.296     6.956 r  SM/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     6.956    SM/CA_OBUF_inst_i_12_n_0
    SLICE_X3Y47          MUXF7 (Prop_muxf7_I1_O)      0.217     7.173 r  SM/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.035     8.208    SM/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I3_O)        0.299     8.507 r  SM/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.296    11.804    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    15.343 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.343    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 4.694ns (47.088%)  route 5.274ns (52.912%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          1.320     7.030    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  SM/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.154    SM/CA_OBUF_inst_i_14_n_0
    SLICE_X3Y48          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  SM/CA_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.776     8.147    SM/CA_OBUF_inst_i_6_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I2_O)        0.299     8.446 r  SM/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.178    11.624    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    15.159 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.159    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.557ns  (logic 4.694ns (49.122%)  route 4.862ns (50.878%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          1.320     7.030    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  SM/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.154    SM/CA_OBUF_inst_i_14_n_0
    SLICE_X3Y48          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  SM/CA_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.772     8.142    SM/CA_OBUF_inst_i_6_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I2_O)        0.299     8.441 r  SM/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.771    11.212    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    14.749 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.749    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TIMER_2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 5.003ns (52.594%)  route 4.509ns (47.406%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.638     5.190    TIMER_2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  TIMER_2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  TIMER_2/cnt_reg[2]/Q
                         net (fo=5, routed)           1.051     6.660    SM/CA_OBUF_inst_i_6_2[2]
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.296     6.956 r  SM/CA_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     6.956    SM/CA_OBUF_inst_i_12_n_0
    SLICE_X3Y47          MUXF7 (Prop_muxf7_I1_O)      0.217     7.173 r  SM/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.035     8.208    SM/CA_OBUF_inst_i_5_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I1_O)        0.327     8.535 r  SM/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.423    10.958    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.744    14.701 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    14.701    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.676ns (49.426%)  route 4.784ns (50.574%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          1.320     7.030    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.154 f  SM/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.154    SM/CA_OBUF_inst_i_14_n_0
    SLICE_X3Y48          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 f  SM/CA_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.951     8.321    SM/CA_OBUF_inst_i_6_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I2_O)        0.299     8.620 r  SM/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.514    11.134    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.518    14.652 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    14.652    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 4.897ns (55.288%)  route 3.961ns (44.712%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          1.320     7.030    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  SM/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.154    SM/CA_OBUF_inst_i_14_n_0
    SLICE_X3Y48          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  SM/CA_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.772     8.142    SM/CA_OBUF_inst_i_6_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.292     8.434 r  SM/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.869    10.303    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.746    14.050 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.050    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.367ns (49.597%)  route 4.438ns (50.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.917     6.627    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.117     6.744 r  SM/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.521    10.265    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.732    13.997 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.997    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.863ns (56.039%)  route 3.815ns (43.961%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          1.320     7.030    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  SM/CA_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.154    SM/CA_OBUF_inst_i_14_n_0
    SLICE_X3Y48          MUXF7 (Prop_muxf7_I1_O)      0.217     7.371 r  SM/CA_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.776     8.147    SM/CA_OBUF_inst_i_6_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I3_O)        0.295     8.442 r  SM/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.718    10.160    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.709    13.869 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    13.869    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.411ns (51.186%)  route 4.206ns (48.814%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.923     6.633    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.150     6.783 r  SM/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.283    10.066    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.743    13.808 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.808    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.188ns (49.596%)  route 4.256ns (50.404%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.640     5.192    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.917     6.627    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X3Y48          LUT3 (Prop_lut3_I2_O)        0.124     6.751 r  SM/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.339    10.090    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.636 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.636    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.465ns (68.638%)  route 0.669ns (31.362%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.256     1.930    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.045     1.975 r  SM/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.389    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.645 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TOGGLE/sigHold_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.441ns (66.756%)  route 0.717ns (33.244%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    TOGGLE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  TOGGLE/sigHold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  TOGGLE/sigHold_reg/Q
                         net (fo=3, routed)           0.174     1.849    TOGGLE/sigHold
    SLICE_X2Y43          LUT2 (Prop_lut2_I0_O)        0.045     1.894 r  TOGGLE/LED17_R_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.543     2.437    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.668 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.445ns (66.052%)  route 0.743ns (33.948%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.236     1.910    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.045     1.955 r  SM/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.462    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.698 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.698    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.456ns (65.338%)  route 0.772ns (34.662%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.257     1.931    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.976 r  SM/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.492    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.738 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.738    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.519ns (67.955%)  route 0.716ns (32.045%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.236     1.910    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.046     1.956 r  SM/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.437    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     3.746 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.456ns (64.519%)  route 0.801ns (35.481%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  SM/FSM_sequential_current_pos_reg[0]/Q
                         net (fo=20, routed)          0.315     1.989    SM/FSM_sequential_current_pos_reg[1]_0[0]
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.045     2.034 r  SM/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.486     2.520    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.767 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_0_COUNTER/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.651ns (68.335%)  route 0.765ns (31.665%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.598     1.511    SCORE_0_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  SCORE_0_COUNTER/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 f  SCORE_0_COUNTER/counter2_reg[0]/Q
                         net (fo=6, routed)           0.133     1.809    SCORE_0_COUNTER/sig_counter1[0]
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.045     1.854 f  SCORE_0_COUNTER/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     1.854    SM/CD_OBUF_inst_i_1_1
    SLICE_X2Y48          MUXF7 (Prop_muxf7_I0_O)      0.062     1.916 f  SM/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.271     2.187    SM/CA_OBUF_inst_i_4_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I2_O)        0.108     2.295 r  SM/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.360     2.655    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.272     3.927 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.927    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SM/FSM_sequential_current_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.512ns (61.300%)  route 0.954ns (38.700%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.597     1.510    SM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  SM/FSM_sequential_current_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  SM/FSM_sequential_current_pos_reg[1]/Q
                         net (fo=19, routed)          0.256     1.930    SM/FSM_sequential_current_pos_reg[1]_0[1]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.048     1.978 r  SM/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.699     2.677    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.300     3.977 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.977    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_0_COUNTER/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.684ns (67.438%)  route 0.813ns (32.562%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.598     1.511    SCORE_0_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  SCORE_0_COUNTER/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  SCORE_0_COUNTER/counter2_reg[0]/Q
                         net (fo=6, routed)           0.133     1.809    SCORE_0_COUNTER/sig_counter1[0]
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  SCORE_0_COUNTER/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     1.854    SM/CD_OBUF_inst_i_1_1
    SLICE_X2Y48          MUXF7 (Prop_muxf7_I0_O)      0.062     1.916 r  SM/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.265     2.181    SM/CA_OBUF_inst_i_4_n_0
    SLICE_X0Y46          LUT5 (Prop_lut5_I2_O)        0.107     2.288 r  SM/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.415     2.703    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.306     4.009 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.009    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SCORE_0_COUNTER/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.598ns (61.177%)  route 1.014ns (38.823%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.598     1.511    SCORE_0_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  SCORE_0_COUNTER/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  SCORE_0_COUNTER/counter2_reg[0]/Q
                         net (fo=6, routed)           0.133     1.809    SCORE_0_COUNTER/sig_counter1[0]
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  SCORE_0_COUNTER/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     1.854    SM/CD_OBUF_inst_i_1_1
    SLICE_X2Y48          MUXF7 (Prop_muxf7_I0_O)      0.062     1.916 r  SM/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.178     2.094    SM/CA_OBUF_inst_i_4_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.108     2.202 r  SM/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.703     2.904    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.219     4.123 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.123    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.794ns  (logic 1.464ns (52.407%)  route 1.330ns (47.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.330     2.794    BTNR_DEBOUNCE/BTNR_IBUF
    SLICE_X2Y40          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.520     4.892    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 1.478ns (58.940%)  route 1.030ns (41.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           1.030     2.508    BTNL_DEBOUNCE/BTNL_IBUF
    SLICE_X2Y27          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508     4.880    BTNL_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.430ns  (logic 1.477ns (60.761%)  route 0.954ns (39.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.954     2.430    BTND_DEBOUNCE/BTND_IBUF
    SLICE_X2Y27          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.508     4.880    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            SCORE_0_SYNC/sw_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.390ns  (logic 1.491ns (62.370%)  route 0.899ns (37.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF_inst/O
                         net (fo=1, routed)           0.899     2.390    SCORE_0_SYNC/SW_IBUF
    SLICE_X1Y49          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.523     4.895    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.381ns  (logic 1.479ns (62.112%)  route 0.902ns (37.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.902     2.381    BNTU_DEBOUNCE/BTNU_IBUF
    SLICE_X2Y40          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.520     4.892    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.247ns (42.271%)  route 0.337ns (57.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.584    BNTU_DEBOUNCE/BTNU_IBUF
    SLICE_X2Y40          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     2.025    BNTU_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  BNTU_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            SCORE_0_SYNC/sw_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.259ns (42.112%)  route 0.355ns (57.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF_inst/O
                         net (fo=1, routed)           0.355     0.614    SCORE_0_SYNC/SW_IBUF
    SLICE_X1Y49          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     2.027    SCORE_0_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  SCORE_0_SYNC/sw_reg_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.245ns (39.118%)  route 0.381ns (60.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.381     0.625    BTND_DEBOUNCE/BTND_IBUF
    SLICE_X2Y27          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     2.013    BTND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          SRL16E                                       r  BTND_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.246ns (38.347%)  route 0.396ns (61.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.642    BTNL_DEBOUNCE/BTNL_IBUF
    SLICE_X2Y27          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.855     2.013    BTNL_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y27          SRL16E                                       r  BTNL_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.232ns (31.651%)  route 0.502ns (68.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.502     0.734    BTNR_DEBOUNCE/BTNR_IBUF
    SLICE_X2Y40          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     2.025    BTNR_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y40          SRL16E                                       r  BTNR_DEBOUNCE/q3_reg_srl3___BNTU_DEBOUNCE_q3_reg_r/CLK





