// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt___rs_in_30__m_axi_wrapper_inner_1 (
    output wire [255:0] Knn_inner_inst_in_30__m_axi_read_data_dout,
    output wire         Knn_inner_inst_in_30__m_axi_read_data_empty_n,
    input wire          Knn_inner_inst_in_30__m_axi_read_data_read,
    input wire          Knn_inner_inst_in_30__m_axi_rst,
    input wire  [255:0] __rs_pt_Knn_inner_inst_in_30__m_axi_read_data_dout,
    input wire          __rs_pt_Knn_inner_inst_in_30__m_axi_read_data_empty_n,
    output wire         __rs_pt_Knn_inner_inst_in_30__m_axi_read_data_read,
    input wire          ap_clk
);




__rs_pass_through #(
    .WIDTH (256)
) __rs_pt___rs_in_30__m_axi_wrapper_inner_Knn_inner_inst_in_30__m_axi_read_data_dout_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_Knn_inner_inst_in_30__m_axi_read_data_dout),
    .dout (Knn_inner_inst_in_30__m_axi_read_data_dout)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_in_30__m_axi_wrapper_inner_Knn_inner_inst_in_30__m_axi_read_data_empty_n_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_Knn_inner_inst_in_30__m_axi_read_data_empty_n),
    .dout (Knn_inner_inst_in_30__m_axi_read_data_empty_n)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_in_30__m_axi_wrapper_inner_Knn_inner_inst_in_30__m_axi_read_data_read_inst /**   Generated by RapidStream   **/ (
    .din  (Knn_inner_inst_in_30__m_axi_read_data_read),
    .dout (__rs_pt_Knn_inner_inst_in_30__m_axi_read_data_read)
);

endmodule  // __rs_pt___rs_in_30__m_axi_wrapper_inner_1