Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: generazione_valori_RSA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "generazione_valori_RSA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "generazione_valori_RSA"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : generazione_valori_RSA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
CASE Implementation Style          : Parallel
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : NO
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/half_adder.vhd" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/full_adder.vhd" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/ripple_carry_adder.vhd" in Library work.
Architecture structural of Entity ripple_carry_adder is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/mux2_1.vhd" in Library work.
Architecture dataflow of Entity mux2_1 is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/serial_div_restoring.vhd" in Library work.
Architecture behavioral of Entity serial_div_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd" in Library work.
Architecture behavioral of Entity contatore_modulo_2n is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/shifter_a_sinistra.vhd" in Library work.
Architecture structural of Entity shifter_a_sinistra is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/latch_d.vhd" in Library work.
Architecture behavioral of Entity latch_d is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/add_sub.vhd" in Library work.
Architecture structural of Entity add_sub is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/Serial_Booth_PC_Moore.vhd" in Library work.
Entity <serial_booth_pc_moore> compiled.
Entity <serial_booth_pc_moore> (Architecture <behavioral>) compiled.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/boundary_scan_chain.vhd" in Library work.
Architecture structural of Entity boundary_scan_chain is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/counter_2n_down.vhd" in Library work.
Architecture behavioral of Entity counter_2n_down is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" in Library work.
Architecture structural of Entity booth_multiplier is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/divisore_restoring.vhd" in Library work.
Architecture structural of Entity divisore_restoring is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/mod_exp_gestore.vhd" in Library work.
Architecture behavioral of Entity mod_exp_gestore is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/gestore_RSA.vhd" in Library work.
Architecture behavioral of Entity gestore_hash is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" in Library work.
Architecture behavioral of Entity funzione_hash_moltiplicazione is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd" in Library work.
Architecture behavioral of Entity mod_exp is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/gestore_generatore_valori_RSA.vhd" in Library work.
Architecture behavioral of Entity gestore_generatore_valori_rsa is up to date.
Compiling vhdl file "/media/sf_ASE/VHDL/Milo/RSA/generazione_valori_RSA.vhd" in Library work.
Architecture behavioral of Entity generazione_valori_rsa is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <generazione_valori_RSA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <funzione_hash_moltiplicazione> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mod_exp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gestore_generatore_valori_RSA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <latch_d> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 4

Analyzing hierarchy for entity <gestore_hash> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Booth_multiplier> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <shifter_a_sinistra> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <counter_2n_down> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <divisore_restoring> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <mod_exp_gestore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <Serial_Booth_PC_Moore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 5

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 33

Analyzing hierarchy for entity <latch_d> in library <work> (architecture <behavioral>) with generics.
	width = 32

Analyzing hierarchy for entity <boundary_scan_chain> in library <work> (architecture <structural>) with generics.
	n = 32

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <serial_div_restoring> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contatore_modulo_2n> in library <work> (architecture <behavioral>) with generics.
	width = 6

Analyzing hierarchy for entity <shifter_a_sinistra> in library <work> (architecture <structural>) with generics.
	n = 64

Analyzing hierarchy for entity <latch_d> in library <work> (architecture <behavioral>) with generics.
	width = 64

Analyzing hierarchy for entity <shifter_a_sinistra> in library <work> (architecture <structural>) with generics.
	n = 64

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 32

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <mux2_1> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 1

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 64

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <generazione_valori_RSA> in library <work> (Architecture <behavioral>).
Entity <generazione_valori_RSA> analyzed. Unit <generazione_valori_RSA> generated.

Analyzing generic Entity <edge_triggered_d_n.1> in library <work> (Architecture <behavioral>).
	width = 8
Entity <edge_triggered_d_n.1> analyzed. Unit <edge_triggered_d_n.1> generated.

Analyzing generic Entity <Booth_multiplier> in library <work> (Architecture <structural>).
	width = 32
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 109: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 110: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 116: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd" line 116: Unconnected output port 'overflow' of component 'add_sub'.
Entity <Booth_multiplier> analyzed. Unit <Booth_multiplier> generated.

Analyzing Entity <Serial_Booth_PC_Moore> in library <work> (Architecture <behavioral>).
Entity <Serial_Booth_PC_Moore> analyzed. Unit <Serial_Booth_PC_Moore> generated.

Analyzing generic Entity <contatore_modulo_2n.1> in library <work> (Architecture <behavioral>).
	width = 5
Entity <contatore_modulo_2n.1> analyzed. Unit <contatore_modulo_2n.1> generated.

Analyzing generic Entity <boundary_scan_chain.1> in library <work> (Architecture <structural>).
	n = 33
Entity <boundary_scan_chain.1> analyzed. Unit <boundary_scan_chain.1> generated.

Analyzing Entity <mux2_1> in library <work> (Architecture <dataflow>).
Entity <mux2_1> analyzed. Unit <mux2_1> generated.

Analyzing generic Entity <edge_triggered_d_n.4> in library <work> (Architecture <behavioral>).
	width = 1
Entity <edge_triggered_d_n.4> analyzed. Unit <edge_triggered_d_n.4> generated.

Analyzing generic Entity <latch_d.1> in library <work> (Architecture <behavioral>).
	width = 32
Entity <latch_d.1> analyzed. Unit <latch_d.1> generated.

Analyzing generic Entity <boundary_scan_chain.2> in library <work> (Architecture <structural>).
	n = 32
Entity <boundary_scan_chain.2> analyzed. Unit <boundary_scan_chain.2> generated.

Analyzing generic Entity <add_sub.1> in library <work> (Architecture <structural>).
	width = 32
Entity <add_sub.1> analyzed. Unit <add_sub.1> generated.

Analyzing generic Entity <ripple_carry_adder.1> in library <work> (Architecture <structural>).
	width = 32
Entity <ripple_carry_adder.1> analyzed. Unit <ripple_carry_adder.1> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing generic Entity <edge_triggered_d_n.2> in library <work> (Architecture <behavioral>).
	width = 32
Entity <edge_triggered_d_n.2> analyzed. Unit <edge_triggered_d_n.2> generated.

Analyzing Entity <funzione_hash_moltiplicazione> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 112: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 113: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 117: Unconnected output port 'scan_out' of component 'boundary_scan_chain'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd" line 118: Unconnected output port 'scan_out' of component 'shifter_a_sinistra'.
Entity <funzione_hash_moltiplicazione> analyzed. Unit <funzione_hash_moltiplicazione> generated.

Analyzing generic Entity <contatore_modulo_2n.2> in library <work> (Architecture <behavioral>).
	width = 4
Entity <contatore_modulo_2n.2> analyzed. Unit <contatore_modulo_2n.2> generated.

Analyzing generic Entity <contatore_modulo_2n.3> in library <work> (Architecture <behavioral>).
	width = 4
Entity <contatore_modulo_2n.3> analyzed. Unit <contatore_modulo_2n.3> generated.

Analyzing Entity <gestore_hash> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/media/sf_ASE/VHDL/Milo/RSA/gestore_RSA.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <stop_r>, <stop_l>
Entity <gestore_hash> analyzed. Unit <gestore_hash> generated.

Analyzing generic Entity <shifter_a_sinistra.1> in library <work> (Architecture <structural>).
	n = 32
Entity <shifter_a_sinistra.1> analyzed. Unit <shifter_a_sinistra.1> generated.

Analyzing Entity <mod_exp> in library <work> (Architecture <behavioral>).
Entity <mod_exp> analyzed. Unit <mod_exp> generated.

Analyzing generic Entity <counter_2n_down> in library <work> (Architecture <behavioral>).
	width = 5
Entity <counter_2n_down> analyzed. Unit <counter_2n_down> generated.

Analyzing generic Entity <edge_triggered_d_n.3> in library <work> (Architecture <behavioral>).
	width = 64
Entity <edge_triggered_d_n.3> analyzed. Unit <edge_triggered_d_n.3> generated.

Analyzing generic Entity <divisore_restoring> in library <work> (Architecture <structural>).
	width = 64
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/divisore_restoring.vhd" line 108: Unconnected output port 'output' of component 'contatore_modulo_2n'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/divisore_restoring.vhd" line 109: Unconnected output port 'scan_out' of component 'shifter_a_sinistra'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/divisore_restoring.vhd" line 112: Unconnected output port 'cout' of component 'add_sub'.
WARNING:Xst:753 - "/media/sf_ASE/VHDL/Milo/RSA/divisore_restoring.vhd" line 112: Unconnected output port 'overflow' of component 'add_sub'.
Entity <divisore_restoring> analyzed. Unit <divisore_restoring> generated.

Analyzing Entity <serial_div_restoring> in library <work> (Architecture <behavioral>).
Entity <serial_div_restoring> analyzed. Unit <serial_div_restoring> generated.

Analyzing generic Entity <contatore_modulo_2n.4> in library <work> (Architecture <behavioral>).
	width = 6
Entity <contatore_modulo_2n.4> analyzed. Unit <contatore_modulo_2n.4> generated.

Analyzing generic Entity <shifter_a_sinistra.2> in library <work> (Architecture <structural>).
	n = 64
Entity <shifter_a_sinistra.2> analyzed. Unit <shifter_a_sinistra.2> generated.

Analyzing generic Entity <latch_d.2> in library <work> (Architecture <behavioral>).
	width = 64
Entity <latch_d.2> analyzed. Unit <latch_d.2> generated.

Analyzing generic Entity <add_sub.2> in library <work> (Architecture <structural>).
	width = 64
Entity <add_sub.2> analyzed. Unit <add_sub.2> generated.

Analyzing generic Entity <ripple_carry_adder.2> in library <work> (Architecture <structural>).
	width = 64
Entity <ripple_carry_adder.2> analyzed. Unit <ripple_carry_adder.2> generated.

Analyzing Entity <mod_exp_gestore> in library <work> (Architecture <behavioral>).
Entity <mod_exp_gestore> analyzed. Unit <mod_exp_gestore> generated.

Analyzing Entity <gestore_generatore_valori_RSA> in library <work> (Architecture <behavioral>).
Entity <gestore_generatore_valori_RSA> analyzed. Unit <gestore_generatore_valori_RSA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <edge_triggered_d_n_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <edge_triggered_d_n_1> synthesized.


Synthesizing Unit <edge_triggered_d_n_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <edge_triggered_d_n_2> synthesized.


Synthesizing Unit <gestore_generatore_valori_RSA>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/gestore_generatore_valori_RSA.vhd".
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <en_pr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_pu>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <msg_exp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 9-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_h>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <exp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_exp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 9-bit register for signal <current_state>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <gestore_generatore_valori_RSA> synthesized.


Synthesizing Unit <Serial_Booth_PC_Moore>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/Serial_Booth_PC_Moore.vhd".
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 5-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_a>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <finished>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <current_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Serial_Booth_PC_Moore> synthesized.


Synthesizing Unit <contatore_modulo_2n_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_1> synthesized.


Synthesizing Unit <latch_d_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/latch_d.vhd".
    Found 32-bit register for signal <output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <latch_d_1> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/mux2_1.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <edge_triggered_d_n_4>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_triggered_d_n_4> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <contatore_modulo_2n_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_2> synthesized.


Synthesizing Unit <contatore_modulo_2n_3>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_3> synthesized.


Synthesizing Unit <gestore_hash>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/gestore_RSA.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <en_i_r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <en_c_l>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hashed>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_i_l>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <current_state<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <gestore_hash> synthesized.


Synthesizing Unit <counter_2n_down>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/counter_2n_down.vhd".
    Found 1-bit register for signal <hit>.
    Found 5-bit down counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_2n_down> synthesized.


Synthesizing Unit <edge_triggered_d_n_3>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/edge_triggered_d_n.vhd".
    Found 64-bit register for signal <q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <edge_triggered_d_n_3> synthesized.


Synthesizing Unit <mod_exp_gestore>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/mod_exp_gestore.vhd".
WARNING:Xst:647 - Input <d<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 64-bit latch for signal <d_res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_div>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_d1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <neutro>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 10-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_m>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <mul1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <mul2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <finish>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 64-bit latch for signal <d_res$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_div$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_d1$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_d$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 10-bit register for signal <current_state>.
    Found 64-bit comparator greatequal for signal <en_div$cmp_ge0000> created at line 169.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mod_exp_gestore> synthesized.


Synthesizing Unit <serial_div_restoring>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/serial_div_restoring.vhd".
    Using one-hot encoding for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <en_r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <finish>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <add_sub>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <current_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <serial_div_restoring> synthesized.


Synthesizing Unit <contatore_modulo_2n_4>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/contatore_modulo_4.vhd".
    Found 1-bit register for signal <hit>.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <contatore_modulo_2n_4> synthesized.


Synthesizing Unit <latch_d_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/latch_d.vhd".
    Found 64-bit register for signal <output>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <latch_d_2> synthesized.


Synthesizing Unit <boundary_scan_chain_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_1> synthesized.


Synthesizing Unit <boundary_scan_chain_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/boundary_scan_chain.vhd".
WARNING:Xst:1780 - Signal <q<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <boundary_scan_chain_2> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <shifter_a_sinistra_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shifter_a_sinistra_1> synthesized.


Synthesizing Unit <shifter_a_sinistra_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/shifter_a_sinistra.vhd".
WARNING:Xst:1780 - Signal <q<63>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <shifter_a_sinistra_2> synthesized.


Synthesizing Unit <ripple_carry_adder_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/ripple_carry_adder.vhd".
Unit <ripple_carry_adder_1> synthesized.


Synthesizing Unit <ripple_carry_adder_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/ripple_carry_adder.vhd".
Unit <ripple_carry_adder_2> synthesized.


Synthesizing Unit <add_sub_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/add_sub.vhd".
    Found 32-bit xor2 for signal <b_add_sub>.
Unit <add_sub_1> synthesized.


Synthesizing Unit <add_sub_2>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/add_sub.vhd".
    Found 64-bit xor2 for signal <b_add_sub>.
Unit <add_sub_2> synthesized.


Synthesizing Unit <Booth_multiplier>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/Booth_multiplier.vhd".
Unit <Booth_multiplier> synthesized.


Synthesizing Unit <divisore_restoring>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/divisore_restoring.vhd".
WARNING:Xst:646 - Signal <quoz<63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <divisore_restoring> synthesized.


Synthesizing Unit <funzione_hash_moltiplicazione>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/funzione_hash_moltiplicazione.vhd".
WARNING:Xst:647 - Input <number_of_shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <product<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <moltiplicatore<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
Unit <funzione_hash_moltiplicazione> synthesized.


Synthesizing Unit <mod_exp>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/mod_exp.vhd".
WARNING:Xst:646 - Signal <rema> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <module<63:32>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
    Found 1-bit 32-to-1 multiplexer for signal <exp_bit>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mod_exp> synthesized.


Synthesizing Unit <generazione_valori_RSA>.
    Related source file is "/media/sf_ASE/VHDL/Milo/RSA/generazione_valori_RSA.vhd".
WARNING:Xst:653 - Signal <qval<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:653 - Signal <pval<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <n_prod<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <msg_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <msg_1<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:646 - Signal <m_e_e> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <e_val<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <d_val<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <generazione_valori_RSA> synthesized.

WARNING:Xst:524 - All outputs of the instance <pr> of the block <edge_triggered_d_n_2> are unconnected in block <generazione_valori_RSA>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 4-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 567
 1-bit register                                        : 555
 10-bit register                                       : 1
 32-bit register                                       : 2
 5-bit register                                        : 4
 64-bit register                                       : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Latches                                              : 45
 1-bit latch                                           : 33
 10-bit latch                                          : 1
 32-bit latch                                          : 4
 5-bit latch                                           : 4
 64-bit latch                                          : 2
 9-bit latch                                           : 1
# Comparators                                          : 1
 64-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 480
 1-bit xor2                                            : 480

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <sh_d> is unconnected in block <hash>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sh_r> is unconnected in block <hash>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <output_60> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_49> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_54> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_48> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_53> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_47> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_52> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_46> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_51> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_45> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_50> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_39> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_44> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_38> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_43> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_37> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_42> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_36> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_41> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_35> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_40> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_34> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_33> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_32> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_59> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_58> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_63> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_57> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_62> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_56> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_61> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_55> (without init value) has a constant value of 0 in block <divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_17> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_22> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_16> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_8> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_21> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_20> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_29> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_28> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_27> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_26> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_31> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_25> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_30> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_19> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_24> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_18> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_23> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_17> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_9> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_22> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_16> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_8> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_21> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_15> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_20> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_14> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_13> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_12> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_11> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_10> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_29> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_28> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_27> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_26> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_31> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_25> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_30> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_19> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_24> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_18> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_23> (without init value) has a constant value of 0 in block <m>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_32> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_33> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_34> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_35> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_36> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_37> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_38> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_39> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_40> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_41> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_42> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_43> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_44> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_45> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_46> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_47> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_48> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_49> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_50> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_51> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_52> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_53> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_54> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_55> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_56> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_57> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_58> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_59> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_60> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_61> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_62> of sequential type is unconnected in block <d_val>.
WARNING:Xst:2677 - Node <q_63> of sequential type is unconnected in block <d_val>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 7
 4-bit up counter                                      : 2
 5-bit down counter                                    : 1
 5-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 802
 Flip-Flops                                            : 802
# Latches                                              : 45
 1-bit latch                                           : 33
 10-bit latch                                          : 1
 32-bit latch                                          : 4
 5-bit latch                                           : 4
 64-bit latch                                          : 2
 9-bit latch                                           : 1
# Comparators                                          : 1
 64-bit comparator greatequal                          : 1
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 480
 1-bit xor2                                            : 480

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <exp_16> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_17> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_18> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_19> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_20> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_21> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_22> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_23> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_24> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_25> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_26> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_27> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_28> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_29> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_30> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exp_31> (without init value) has a constant value of 0 in block <gestore_generatore_valori_RSA>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <generazione_valori_RSA> ...

Optimizing unit <edge_triggered_d_n_1> ...

Optimizing unit <edge_triggered_d_n_2> ...

Optimizing unit <latch_d_1> ...

Optimizing unit <gestore_hash> ...

Optimizing unit <edge_triggered_d_n_3> ...

Optimizing unit <latch_d_2> ...

Optimizing unit <gestore_generatore_valori_RSA> ...

Optimizing unit <Serial_Booth_PC_Moore> ...

Optimizing unit <mod_exp_gestore> ...

Optimizing unit <serial_div_restoring> ...

Optimizing unit <boundary_scan_chain_1> ...

Optimizing unit <boundary_scan_chain_2> ...

Optimizing unit <shifter_a_sinistra_1> ...

Optimizing unit <shifter_a_sinistra_2> ...

Optimizing unit <ripple_carry_adder_1> ...

Optimizing unit <ripple_carry_adder_2> ...

Optimizing unit <add_sub_1> ...

Optimizing unit <add_sub_2> ...

Optimizing unit <divisore_restoring> ...
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_35> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_41> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_36> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_42> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_37> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_43> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_38> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_44> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_39> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_50> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_45> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_51> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_46> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_52> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_47> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_53> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_48> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_54> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_49> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_60> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_55> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_61> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_56> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_62> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_57> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_63> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_58> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_59> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_17> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_9> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_22> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_16> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_8> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_21> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_15> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_20> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_14> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_13> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_12> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_11> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_10> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_29> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_28> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_27> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_26> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_31> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_25> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_30> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_19> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_24> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_18> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_calc/m/output_23> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_32> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_33> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_34> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_e_exp/div/divisor/output_40> (without init value) has a constant value of 0 in block <generazione_valori_RSA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hash/mul/m/output_17> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_9> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_22> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_16> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_8> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_21> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_15> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_7> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_20> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_6> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_14> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_5> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_13> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_4> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_12> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_3> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_11> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_2> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_10> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_1> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_29> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_28> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_27> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_26> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_31> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_25> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_30> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_19> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_24> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_18> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/m/output_23> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/g_h/en_i_l> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/g_h/en_i_r> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_63> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_62> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_61> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_60> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_59> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_58> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_57> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_56> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_55> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_54> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_53> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_52> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_51> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_50> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_49> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_48> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_47> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_46> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_45> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_44> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_43> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_42> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_41> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_40> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_39> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_38> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_37> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_36> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_35> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_34> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_33> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/d_val/q_32> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <g_g_v_rsa/en_pr> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/cu/en_a> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/cu/en_q> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_63> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_62> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_61> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_60> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_59> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_58> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_57> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_56> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_55> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_54> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_53> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_52> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_51> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_50> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_49> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_48> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_47> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_46> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_45> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_44> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_43> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_42> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_41> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_40> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_39> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_38> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_37> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_36> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_35> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_34> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_33> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_32> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_63> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_62> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_61> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_60> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_59> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_58> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_57> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_56> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_55> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_54> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_53> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_52> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_51> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_50> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_49> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_48> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_47> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_46> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_45> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_44> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_43> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_42> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_41> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_40> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_39> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_38> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_37> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_36> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_35> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_34> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_33> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <m_e_exp/m_e_g/d_res_mux0000_32> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[0].sc_out.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[2].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[3].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[4].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[5].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[6].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[7].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[8].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[9].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[10].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[11].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[12].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[13].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[14].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[15].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[16].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[17].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[18].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[19].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[20].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[21].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[22].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[23].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[24].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[25].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[26].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[27].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[28].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[29].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[30].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[31].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/q/chain_gen[32].sc_in.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[0].sc_out.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[1].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[2].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[3].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[4].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[5].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[6].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[7].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[8].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[9].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[10].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[11].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[12].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[13].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[14].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[15].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[16].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[17].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[18].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[19].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[20].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[21].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[22].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[23].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[24].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[25].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[26].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[27].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[28].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[29].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[30].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_d/chain_gen[31].sc_in.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[0].sc_out.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[1].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[2].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[3].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[4].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[5].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[6].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[7].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[8].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[9].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[10].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[11].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[12].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[13].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[14].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[15].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[16].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[17].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[18].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[19].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[20].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[21].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[22].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[23].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[24].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[25].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[26].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[27].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[28].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[29].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[30].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/mul/a/chain_gen[31].sc_in.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[31].sc_out.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[30].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[29].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[28].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[27].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[26].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[25].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[24].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[23].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[22].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[21].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[20].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[19].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[18].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[17].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[16].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[15].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[14].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[13].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[12].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[11].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[10].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[9].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[8].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[7].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[6].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[5].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[4].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[3].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[2].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[1].sc_ch.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.
WARNING:Xst:2677 - Node <hash/sh_r/chain_gen[0].sc_in.inst_edge_triggered/q_0> of sequential type is unconnected in block <generazione_valori_RSA>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block generazione_valori_RSA, actual ratio is 74.
FlipFlop m_e_exp/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 590
 Flip-Flops                                            : 590

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : generazione_valori_RSA.ngr
Top Level Output File Name         : generazione_valori_RSA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 91

Cell Usage :
# BELS                             : 1713
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 187
#      LUT2_D                      : 21
#      LUT3                        : 309
#      LUT3_D                      : 26
#      LUT3_L                      : 8
#      LUT4                        : 868
#      LUT4_D                      : 46
#      LUT4_L                      : 25
#      MUXCY                       : 40
#      MUXF5                       : 168
#      MUXF6                       : 2
#      MUXF7                       : 1
#      MUXF8                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 833
#      FD                          : 34
#      FDC                         : 509
#      FDCE                        : 30
#      FDE                         : 6
#      FDPE                        : 5
#      FDR                         : 1
#      FDS                         : 5
#      LD                          : 122
#      LD_1                        : 120
#      LDC                         : 1
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGP                       : 1
# IO Buffers                       : 90
#      IBUF                        : 58
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                      804  out of    960    83%  
 Number of Slice Flip Flops:            793  out of   1920    41%  
 Number of 4 input LUTs:               1499  out of   1920    78%  
 Number of IOs:                          91
 Number of bonded IOBs:                  91  out of    108    84%  
    IOB Flip Flops:                      40
 Number of GCLKs:                        10  out of     24    41%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)                 | Load  |
---------------------------------------------------------------------------------+---------------------------------------+-------+
clk                                                                              | BUFGP                                 | 390   |
g_g_v_rsa/en_pu1                                                                 | BUFG                                  | 32    |
m_e_exp/mul/cu/current_state_21                                                  | BUFG                                  | 32    |
n_calc/cu/current_state_2                                                        | NONE(n_calc/m/output_7)               | 8     |
hash/g_h/hashed_not0001(hash/g_h/hashed_not00012:O)                              | NONE(*)(hash/g_h/hashed)              | 2     |
hash/counter_s_r/hit                                                             | NONE(hash/g_h/en_c_l)                 | 1     |
m_e_exp/m_e_g/en_d11                                                             | BUFG                                  | 64    |
m_e_exp/m_e_g/en_d2                                                              | BUFG                                  | 32    |
g_g_v_rsa/msg_exp_or00001(g_g_v_rsa/msg_exp_or0000:O)                            | BUFG(*)(g_g_v_rsa/msg_exp_31)         | 48    |
g_g_v_rsa/next_state_not0001(g_g_v_rsa/next_state_not000127:O)                   | NONE(*)(g_g_v_rsa/next_state_8)       | 9     |
g_g_v_rsa/en_pu_not0001(g_g_v_rsa/en_pu_not000132_f5:O)                          | NONE(*)(g_g_v_rsa/en_pu)              | 1     |
g_g_v_rsa/en_h_or0000(g_g_v_rsa/en_h_or0000:O)                                   | NONE(*)(g_g_v_rsa/en_h)               | 1     |
g_g_v_rsa/en_n_or0000(g_g_v_rsa/en_n_or0000:O)                                   | NONE(*)(g_g_v_rsa/en_n)               | 1     |
g_g_v_rsa/en_exp_or0000(g_g_v_rsa/en_exp_or00001:O)                              | NONE(*)(g_g_v_rsa/en_exp)             | 1     |
m_e_exp/mul/cu/next_state_not0001(m_e_exp/mul/cu/next_state_not00011:O)          | NONE(*)(m_e_exp/mul/cu/next_state_4)  | 5     |
m_e_exp/mul/cu/en_a_not0001(m_e_exp/mul/cu/en_a_not0001:O)                       | NONE(*)(m_e_exp/mul/cu/en_a)          | 1     |
m_e_exp/mul/cu/finished_not0001(m_e_exp/mul/cu/finished_not0001_f5:O)            | NONE(*)(m_e_exp/mul/cu/finished)      | 1     |
m_e_exp/mul/cu/en_q_not0001(m_e_exp/mul/cu/en_q_not00011:O)                      | NONE(*)(m_e_exp/mul/cu/en_q)          | 1     |
hash/mul/cu/next_state_not0001(hash/mul/cu/next_state_not00011:O)                | NONE(*)(hash/mul/cu/next_state_4)     | 5     |
hash/mul/cu/finished_not0001(hash/mul/cu/finished_not0001_f5:O)                  | NONE(*)(hash/mul/cu/finished)         | 1     |
n_calc/cu/next_state_not0001(n_calc/cu/next_state_not00011:O)                    | NONE(*)(n_calc/cu/next_state_4)       | 5     |
n_calc/cu/en_a_not0001(n_calc/cu/en_a_not0001:O)                                 | NONE(*)(n_calc/cu/en_a)               | 1     |
n_calc/cu/finished_not0001(n_calc/cu/finished_not0001_f5:O)                      | NONE(*)(n_calc/cu/finished)           | 1     |
n_calc/cu/en_q_not0001(n_calc/cu/en_q_not00011:O)                                | NONE(*)(n_calc/cu/en_q)               | 1     |
m_e_exp/m_e_g/mul1_or00001(m_e_exp/m_e_g/mul1_or000016:O)                        | BUFG(*)(m_e_exp/m_e_g/mul1_31)        | 64    |
m_e_exp/m_e_g/d_res_not00011(m_e_exp/m_e_g/d_res_not00012:O)                     | BUFG(*)(m_e_exp/m_e_g/d_res_31)       | 32    |
m_e_exp/div/cu/finish1                                                           | BUFG                                  | 33    |
m_e_exp/m_e_g/next_state_not0001(m_e_exp/m_e_g/next_state_not000126:O)           | NONE(*)(m_e_exp/m_e_g/next_state_9)   | 10    |
m_e_exp/m_e_g/en_d_not0001(m_e_exp/m_e_g/d_res_not00011:O)                       | NONE(*)(m_e_exp/m_e_g/en_d)           | 1     |
m_e_exp/m_e_g/finish_not0001(m_e_exp/m_e_g/finish_not0001_f5:O)                  | NONE(*)(m_e_exp/m_e_g/finish)         | 1     |
m_e_exp/m_e_g/en_div_cmp_ge0000(m_e_exp/m_e_g/Mcompar_en_div_cmp_ge0000_cy<39>:O)| NONE(*)(m_e_exp/m_e_g/en_div_mux0000) | 1     |
m_e_exp/mul/cu/finished                                                          | NONE(m_e_exp/m_e_g/en_d1_mux0000)     | 1     |
m_e_exp/m_e_g/en_div_or0000(m_e_exp/m_e_g/en_div_or0000:O)                       | NONE(*)(m_e_exp/m_e_g/en_div)         | 1     |
m_e_exp/m_e_g/en_d1_or0000(m_e_exp/m_e_g/en_d1_or0000:O)                         | NONE(*)(m_e_exp/m_e_g/en_d1)          | 1     |
m_e_exp/m_e_g/en_m_or0000(m_e_exp/m_e_g/en_m_or0000:O)                           | NONE(*)(m_e_exp/m_e_g/en_m)           | 1     |
m_e_exp/m_e_g/neutro_not0001(m_e_exp/m_e_g/neutro_not00011:O)                    | NONE(*)(m_e_exp/m_e_g/neutro)         | 1     |
m_e_exp/div/cu/add_sub_or0000(m_e_exp/div/cu/add_sub_or00001:O)                  | NONE(*)(m_e_exp/div/cu/add_sub)       | 1     |
m_e_exp/div/cu/bit_q_or0000(m_e_exp/div/cu/bit_q_or00001:O)                      | NONE(*)(m_e_exp/div/cu/bit_q)         | 1     |
m_e_exp/div/cu/finish_not0001(m_e_exp/div/cu/finish_not0001:O)                   | NONE(*)(m_e_exp/div/cu/finish)        | 1     |
m_e_exp/div/cu/en_r_not0001(m_e_exp/div/cu/en_r_not0001:O)                       | NONE(*)(m_e_exp/div/cu/en_r)          | 1     |
m_e_exp/div/cu/en_q_not0001(m_e_exp/div/cu/en_q_not00011:O)                      | NONE(*)(m_e_exp/div/cu/en_q)          | 1     |
m_e_exp/div/cu/next_state_not0001(m_e_exp/div/cu/next_state_not00011:O)          | NONE(*)(m_e_exp/div/cu/next_state_0)  | 5     |
m_e_exp/div/en_div1(m_e_exp/div/cu/en_div1:O)                                    | BUFG(*)(m_e_exp/div/divisor/output_23)| 32    |
---------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 34 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Control Signal                                                                           | Buffer(FF name)                                                | Load  |
-----------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
g_g_v_rsa/next_state<0>11(reset_inv1_INV_0:O)                                            | NONE(hash/counter_s_l/count_0)                                 | 171   |
m_e_exp/div/divisor/reset_inv(m_e_exp/div/reset_inv1:O)                                  | NONE(m_e_exp/div/divisor/output_0)                             | 166   |
m_e_exp/mul/a/chain_gen[0].sc_out.inst_edge_triggered/reset_n_inv(m_e_exp/reset_m_inv1:O)| NONE(m_e_exp/mul/a/chain_gen[0].sc_out.inst_edge_triggered/q_0)| 105   |
m_e_exp/counter_o/reset_inv(m_e_exp/d_val/reset_n_inv1:O)                                | NONE(m_e_exp/counter_o/count_0)                                | 102   |
hash/g_h/en_c_l_0_not0000(hash/g_h/en_c_l_0_not00001_INV_0:O)                            | NONE(hash/g_h/en_c_l)                                          | 1     |
-----------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.788ns (Maximum Frequency: 102.163MHz)
   Minimum input arrival time before clock: 4.583ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.788ns (frequency: 102.163MHz)
  Total number of paths / destination ports: 16144 / 385
-------------------------------------------------------------------------
Delay:               9.788ns (Levels of Logic = 8)
  Source:            m_e_exp/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0_1 (FF)
  Destination:       m_e_exp/mul/a/chain_gen[24].sc_ch.inst_edge_triggered/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m_e_exp/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0_1 to m_e_exp/mul/a/chain_gen[24].sc_ch.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.514   0.819  m_e_exp/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0_1 (m_e_exp/mul/q/chain_gen[1].sc_ch.inst_edge_triggered/q_0_1)
     LUT2:I1->O            2   0.612   0.410  m_e_exp/mul/gestore_shift/Mxor_b_add_sub<15>_Result1 (m_e_exp/mul/gestore_shift/b_add_sub<15>)
     LUT4:I2->O            3   0.612   0.603  m_e_exp/mul/gestore_shift/rca/rca[15].fa/c1_SW1 (N752)
     LUT3_D:I0->O          1   0.612   0.509  m_e_exp/mul/gestore_shift/rca/rca[16].fa/c1_SW1 (N861)
     LUT3_D:I0->O          3   0.612   0.481  m_e_exp/mul/gestore_shift/rca/rca[14].fa/c1_SW0 (N929)
     LUT3:I2->O            1   0.612   0.426  m_e_exp/mul/gestore_shift/rca/rca[18].fa/c1_SW0 (N959)
     LUT3:I1->O            4   0.612   0.502  m_e_exp/mul/gestore_shift/rca/rca[22].fa/c1 (m_e_exp/mul/gestore_shift/rca/carry<23>)
     LUT4:I3->O            1   0.612   0.360  m_e_exp/mul/gestore_shift/rca/rca[23].fa/c1 (m_e_exp/mul/gestore_shift/rca/carry<24>)
     LUT4:I3->O            1   0.612   0.000  m_e_exp/mul/a/chain_gen[24].sc_ch.inst_mux2_1/X (m_e_exp/mul/a/x<24>)
     FDC:D                     0.268          m_e_exp/mul/a/chain_gen[24].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      9.788ns (5.678ns logic, 4.110ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              4.583ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       hash/g_h/current_state_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to hash/g_h/current_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   0.959  reset_IBUF (reset_IBUF)
     INV:I->O            175   0.612   1.111  reset_inv1_INV_0 (g_g_v_rsa/next_state<0>11)
     FDR:R                     0.795          hash/g_h/current_state_0
    ----------------------------------------
    Total                      4.583ns (2.513ns logic, 2.070ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g_g_v_rsa/msg_exp_or00001'
  Total number of paths / destination ports: 40 / 24
-------------------------------------------------------------------------
Offset:              2.412ns (Levels of Logic = 2)
  Source:            msg<7> (PAD)
  Destination:       g_g_v_rsa/msg_exp_7 (LATCH)
  Destination Clock: g_g_v_rsa/msg_exp_or00001 rising

  Data Path: msg<7> to g_g_v_rsa/msg_exp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  msg_7_IBUF (msg_7_IBUF)
     LUT4:I1->O            1   0.612   0.000  g_g_v_rsa/msg_exp_mux0000<7>1 (g_g_v_rsa/msg_exp_mux0000<7>)
     LD_1:D                    0.268          g_g_v_rsa/msg_exp_7
    ----------------------------------------
    Total                      2.412ns (1.986ns logic, 0.426ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g_g_v_rsa/next_state_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.435ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       g_g_v_rsa/next_state_1 (LATCH)
  Destination Clock: g_g_v_rsa/next_state_not0001 falling

  Data Path: start to g_g_v_rsa/next_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  start_IBUF (start_IBUF)
     LUT2:I1->O            1   0.612   0.000  g_g_v_rsa/next_state_mux0001<1>1 (g_g_v_rsa/next_state_mux0001<1>)
     LD:D                      0.268          g_g_v_rsa/next_state_1
    ----------------------------------------
    Total                      2.435ns (1.986ns logic, 0.449ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'g_g_v_rsa/en_pu1'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            pu/q_31 (FF)
  Destination:       msg_r<31> (PAD)
  Source Clock:      g_g_v_rsa/en_pu1 rising

  Data Path: pu/q_31 to msg_r<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  pu/q_31 (pu/q_31)
     OBUF:I->O                 3.169          msg_r_31_OBUF (msg_r<31>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 15.54 secs
 
--> 


Total memory usage is 583168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  534 (   0 filtered)
Number of infos    :   36 (   0 filtered)

