{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723426682627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723426682628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 09:38:01 2024 " "Processing started: Mon Aug 12 09:38:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723426682628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426682628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_tube -c seven_tube " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_tube -c seven_tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426682628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723426684389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723426684389 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "seven_tube_debug.qsys " "Elaborating Platform Designer system entity \"seven_tube_debug.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426701322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:25 Progress: Loading prj/seven_tube_debug.qsys " "2024.08.12.09:38:25 Progress: Loading prj/seven_tube_debug.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426705129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:26 Progress: Reading input file " "2024.08.12.09:38:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426706388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:26 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\] " "2024.08.12.09:38:26 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426706435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:26 Progress: Parameterizing module in_system_sources_probes_0 " "2024.08.12.09:38:26 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426706725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:26 Progress: Building connections " "2024.08.12.09:38:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426706728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:26 Progress: Parameterizing connections " "2024.08.12.09:38:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426706728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:26 Progress: Validating " "2024.08.12.09:38:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426706747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.12.09:38:27 Progress: Done reading input file " "2024.08.12.09:38:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426707347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_tube_debug: Generating seven_tube_debug \"seven_tube_debug\" for QUARTUS_SYNTH " "Seven_tube_debug: Generating seven_tube_debug \"seven_tube_debug\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426709317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"seven_tube_debug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"seven_tube_debug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426711829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_tube_debug: Done \"seven_tube_debug\" with 2 modules, 2 files " "Seven_tube_debug: Done \"seven_tube_debug\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426711830 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "seven_tube_debug.qsys " "Finished elaborating Platform Designer system entity \"seven_tube_debug.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426712578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/shift_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/shift_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_data " "Found entity 1: shift_data" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_shift " "Found entity 1: seven_tube_shift" {  } { { "../rtl/seven_tube_shift.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seg_ctrl_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_shift " "Found entity 1: seg_ctrl_shift" {  } { { "../rtl/seg_ctrl_shift.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_tube_debug/seven_tube_debug_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_tube_debug/seven_tube_debug_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_debug " "Found entity 1: seven_tube_debug" {  } { { "seven_tube_debug/seven_tube_debug_bb.v" "" { Text "D:/git-repository/fpga_training/seven_tube/prj/seven_tube_debug/seven_tube_debug_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2khz " "Found entity 1: clk_div_2khz" {  } { { "../rtl/clk_div_2khz.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/clk_div_2khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seven_tube_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seven_tube_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_fsm " "Found entity 1: seven_tube_fsm" {  } { { "../rtl/seven_tube_fsm.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seg_ctrl_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl_fsm " "Found entity 1: seg_ctrl_fsm" {  } { { "../rtl/seg_ctrl_fsm.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seg_ctrl_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/seven_tube/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/seven_tube/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/seven_tube_debug/seven_tube_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/seven_tube_debug/seven_tube_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube_debug " "Found entity 1: seven_tube_debug" {  } { { "db/ip/seven_tube_debug/seven_tube_debug.v" "" { Text "D:/git-repository/fpga_training/seven_tube/prj/db/ip/seven_tube_debug/seven_tube_debug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/seven_tube_debug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/seven_tube_debug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/seven_tube_debug/submodules/altsource_probe_top.v" "" { Text "D:/git-repository/fpga_training/seven_tube/prj/db/ip/seven_tube_debug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723426712678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_tube_shift " "Elaborating entity \"seven_tube_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723426712756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_data shift_data:shift_data_inst " "Elaborating entity \"shift_data\" for hierarchy \"shift_data:shift_data_inst\"" {  } { { "../rtl/seven_tube_shift.v" "shift_data_inst" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426712791 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "shift_data.v(16) " "Verilog HDL warning at shift_data.v(16): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 16 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1723426712794 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "shift_data.v(25) " "Verilog HDL Conditional Statement error at shift_data.v(25): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 25 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723426712794 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out shift_data.v(22) " "Verilog HDL Always Construct warning at shift_data.v(22): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723426712795 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] shift_data.v(22) " "Inferred latch for \"data_out\[0\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712796 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] shift_data.v(22) " "Inferred latch for \"data_out\[1\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712796 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] shift_data.v(22) " "Inferred latch for \"data_out\[2\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712796 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] shift_data.v(22) " "Inferred latch for \"data_out\[3\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] shift_data.v(22) " "Inferred latch for \"data_out\[4\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] shift_data.v(22) " "Inferred latch for \"data_out\[5\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] shift_data.v(22) " "Inferred latch for \"data_out\[6\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] shift_data.v(22) " "Inferred latch for \"data_out\[7\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] shift_data.v(22) " "Inferred latch for \"data_out\[8\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] shift_data.v(22) " "Inferred latch for \"data_out\[9\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] shift_data.v(22) " "Inferred latch for \"data_out\[10\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] shift_data.v(22) " "Inferred latch for \"data_out\[11\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] shift_data.v(22) " "Inferred latch for \"data_out\[12\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] shift_data.v(22) " "Inferred latch for \"data_out\[13\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712797 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] shift_data.v(22) " "Inferred latch for \"data_out\[14\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] shift_data.v(22) " "Inferred latch for \"data_out\[15\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] shift_data.v(22) " "Inferred latch for \"data_out\[16\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] shift_data.v(22) " "Inferred latch for \"data_out\[17\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] shift_data.v(22) " "Inferred latch for \"data_out\[18\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] shift_data.v(22) " "Inferred latch for \"data_out\[19\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] shift_data.v(22) " "Inferred latch for \"data_out\[20\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] shift_data.v(22) " "Inferred latch for \"data_out\[21\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] shift_data.v(22) " "Inferred latch for \"data_out\[22\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] shift_data.v(22) " "Inferred latch for \"data_out\[23\]\" at shift_data.v(22)" {  } { { "../rtl/shift_data.v" "" { Text "D:/git-repository/fpga_training/seven_tube/rtl/shift_data.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712798 "|seven_tube_shift|shift_data:shift_data_inst"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "shift_data:shift_data_inst " "Can't elaborate user hierarchy \"shift_data:shift_data_inst\"" {  } { { "../rtl/seven_tube_shift.v" "shift_data_inst" { Text "D:/git-repository/fpga_training/seven_tube/rtl/seven_tube_shift.v" 21 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723426712799 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723426712957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 12 09:38:32 2024 " "Processing ended: Mon Aug 12 09:38:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723426712957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723426712957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723426712957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426712957 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723426713606 ""}
