create_clock -period 11.16 -name {PWM_Generator_Verilog|clk} -waveform [list 0.00 5.58] [get_ports clk]
