* TLV342S - Rev. A
* Created by Paul Goedeke; April 04, 2019
* Created with Green-Williams-Lis Op Amp Macro-model Architecture
* Copyright 2019 by Texas Instruments Corporation
******************************************************
* MACRO-MODEL SIMULATED PARAMETERS:
******************************************************
* OPEN-LOOP GAIN AND PHASE VS. FREQUENCY  WITH RL, CL EFFECTS (Aol)
* UNITY GAIN BANDWIDTH (GBW)
* INPUT COMMON-MODE REJECTION RATIO VS. FREQUENCY (CMRR)
* POWER SUPPLY REJECTION RATIO VS. FREQUENCY (PSRR)
* DIFFERENTIAL INPUT IMPEDANCE (Zid)
* COMMON-MODE INPUT IMPEDANCE (Zic)
* OPEN-LOOP OUTPUT IMPEDANCE VS. FREQUENCY (Zo)
* OUTPUT CURRENT THROUGH THE SUPPLY (Iout)
* INPUT VOLTAGE NOISE DENSITY VS. FREQUENCY (en)
* INPUT CURRENT NOISE DENSITY VS. FREQUENCY (in)
* OUTPUT VOLTAGE SWING vs. OUTPUT CURRENT (Vo)
* SHORT-CIRCUIT OUTPUT CURRENT (Isc)
* QUIESCENT CURRENT (Iq)
* SETTLING TIME VS. CAPACITIVE LOAD (ts)
* SLEW RATE (SR)
* SMALL SIGNAL OVERSHOOT VS. CAPACITIVE LOAD
* LARGE SIGNAL RESPONSE
* OVERLOAD RECOVERY TIME (tor)
* INPUT BIAS CURRENT (Ib)
* INPUT OFFSET CURRENT (Ios)
* INPUT OFFSET VOLTAGE (Vos)
* INPUT COMMON-MODE VOLTAGE RANGE (Vcm)
* INPUT OFFSET VOLTAGE VS. INPUT COMMON-MODE VOLTAGE (Vos vs. Vcm)
* INPUT/OUTPUT ESD CELLS (ESDin, ESDout)
* SHUTDOWN FUNCTIONALITY
******************************************************
.subckt TLV342S ENABLE IN+ IN- VCC VEE OUT
******************************************************
* MODEL DEFINITIONS:
.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)
.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)
.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)
.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)
.model R_NOISELESS RES(T_ABS=-273.15)
******************************************************


I_OS        ESDn MID 993F
I_B         32 MID 1P
V_GRp       60 MID 145
V_GRn       61 MID -145
V_ISCp      54 MID 110
V_ISCn      55 MID -110
V_ORn       51 VCLP -2.2
V11         59 50 0
V_ORp       49 VCLP 2.2
V12         58 48 0
V4          23 OUT 0
VCM_MIN     80 VEE_B 0
VCM_MAX     81 VCC_B -600M
SRx         23 24 EN MID  S_VSWITCH_1
SRdummy     MID 23 EN MID  S_VSWITCH_2
XU4         25 MID 26 MID EN MID G1_ZO_0
XU6         27 MID CL_CLAMP 23 EN MID G1_ZO_1
XU2         ENABLE VCC VEE MID EN CNTL_0
SW2         VEE ENABLE VEE ENABLE  S_VSWITCH_3
SW1         ENABLE VCC ENABLE VCC  S_VSWITCH_4
R64         EN MID R_NOISELESS 1 
XU3         28 MID MID CLAMP EN MID VCCS_LIM_2_EN_0
XU5         VCC VEE MID EN VCCS_IQ_W_EN_0
XCLAWp      VIMON MID 29 VCC_B VCCS_LIM_CLAW+_0
XCLAWn      MID VIMON VEE_B 30 VCCS_LIM_CLAW-_0
XU1         31 32 VOS_DRIFT_0
R69         MID 33 R_NOISELESS 1MEG 
GVCCS4      35 MID 34 MID  -167
R63         MID 35 R_NOISELESS 1 
R62         MID 34 R_NOISELESS 604K 
C21         34 36 26.5F 
R61         36 34 R_NOISELESS 100MEG 
GVCCS2      36 MID 37 MID  -1
R58         MID 36 R_NOISELESS 1 
R57         MID 37 R_NOISELESS 604K 
C16         37 38 26.5F 
R56         38 37 R_NOISELESS 100MEG 
G_adjust    38 MID ESDp MID  -14.9M
Rsrc        MID 38 R_NOISELESS 1 
R55         MID 39 R_NOISELESS 6.5K 
C14         39 40 4.9P 
R49         40 39 R_NOISELESS 100MEG 
GVCCS3      40 MID VCC_B MID  -771M
R48         MID 40 R_NOISELESS 1 
R54         MID 41 R_NOISELESS 6.5K 
C15         41 42 4.9P 
R51         42 41 R_NOISELESS 100MEG 
GVCCS1      42 MID VEE_B MID  -771M
R50         MID 42 R_NOISELESS 1 
C20         CLAMP MID 13.3N  
R94         24 MID R_NOISELESS 1 
XZo         43 MID MID 24 VCCS_LIM_ZO_0
R93         43 MID R_NOISELESS 204 
C33         43 25 1.59P  
R92         43 25 R_NOISELESS 10K 
R91         25 MID R_NOISELESS 1 
C31         27 26 796N  
R85         26 MID R_NOISELESS 15.1K 
R84         26 27 R_NOISELESS 10K 
R81         27 MID R_NOISELESS 1 
Xe_n        ESDp 32 VNSE_0
S5          VEE ESDp VEE ESDp  S_VSWITCH_5
S4          VEE ESDn VEE ESDn  S_VSWITCH_6
S2          ESDn VCC ESDn VCC  S_VSWITCH_7
S3          ESDp VCC ESDp VCC  S_VSWITCH_8
C28         44 MID 1P 
R77         45 44 R_NOISELESS 100 
C27         46 MID 1P 
R76         47 46 R_NOISELESS 100 
R75         MID 48 R_NOISELESS 1 
GVCCS8      48 MID 49 MID  -1
R74         50 MID R_NOISELESS 1 
GVCCS7      50 MID 51 MID  -1
Xi_nn       ESDn MID FEMT_0
Xi_np       MID 32 FEMT_1
GVCCS6      33 MID VSENSE MID  -1U
R68         MID CLAMP R_NOISELESS 1MEG 
R44         MID 28 R_NOISELESS 1MEG 
XVCCS_LIM_1 52 53 MID 28 VCCS_LIM_1_0
XIQp        VIMON MID MID VCC VCCS_LIMIT_IQ_0
XIQn        MID VIMON VEE MID VCCS_LIMIT_IQ_0
C_DIFF      ESDp ESDn 1P 
XCL_AMP     54 55 VIMON MID 56 57 CLAMP_AMP_LO_0
SOR_SWp     CLAMP 58 CLAMP 58  S_VSWITCH_9
SOR_SWn     59 CLAMP 59 CLAMP  S_VSWITCH_10
XGR_AMP     60 61 62 MID 63 64 CLAMP_AMP_HI_0
R39         60 MID R_NOISELESS 1T 
R37         61 MID R_NOISELESS 1T 
R42         VSENSE 62 R_NOISELESS 1M 
C19         62 MID 1F 
R38         63 MID R_NOISELESS 1 
R36         MID 64 R_NOISELESS 1 
R40         63 65 R_NOISELESS 1M 
R41         64 66 R_NOISELESS 1M 
C17         65 MID 1F 
C18         MID 66 1F 
XGR_SRC     65 66 CLAMP MID VCCS_LIM_GR_0
R21         56 MID R_NOISELESS 1 
R20         MID 57 R_NOISELESS 1 
R29         56 67 R_NOISELESS 1M 
R30         57 68 R_NOISELESS 1M 
C9          67 MID 1F 
C8          MID 68 1F 
XCL_SRC     67 68 CL_CLAMP MID VCCS_LIM_4_0
R22         54 MID R_NOISELESS 1T 
R19         MID 55 R_NOISELESS 1T 
R12         29 VCC_B R_NOISELESS 1K 
R16         29 69 R_NOISELESS 1M 
R13         VEE_B 30 R_NOISELESS 1K 
R17         70 30 R_NOISELESS 1M 
C6          70 MID 1F 
C5          MID 69 1F 
G2          VCC_CLP MID 69 MID  -1M
R15         VCC_CLP MID R_NOISELESS 1K 
G3          VEE_CLP MID 70 MID  -1M
R14         MID VEE_CLP R_NOISELESS 1K 
XCLAW_AMP   VCC_CLP VEE_CLP VOUT_S MID 71 72 CLAMP_AMP_LO_0
R26         VCC_CLP MID R_NOISELESS 1T 
R23         VEE_CLP MID R_NOISELESS 1T 
R25         71 MID R_NOISELESS 1 
R24         MID 72 R_NOISELESS 1 
R27         71 73 R_NOISELESS 1M 
R28         72 74 R_NOISELESS 1M 
C11         73 MID 1F 
C10         MID 74 1F 
XCLAW_SRC   73 74 CLAW_CLAMP MID VCCS_LIM_3_0
H2          47 MID V11 -1
H3          45 MID V12 1
C12         SW_OL MID 100P 
R32         75 SW_OL R_NOISELESS 100 
R31         75 MID R_NOISELESS 1 
XOL_SENSE   MID 75 46 44 OL_SENSE_0
S1          27 26 SW_OL MID  S_VSWITCH_11
H1          76 MID V4 1K
S7          VEE OUT VEE OUT  S_VSWITCH_12
S6          OUT VCC OUT VCC  S_VSWITCH_13
R11         MID 77 R_NOISELESS 1T 
R18         77 VOUT_S R_NOISELESS 100 
C7          VOUT_S MID 100P 
E5          77 MID OUT MID  1
C13         VIMON MID 100P 
R33         76 VIMON R_NOISELESS 100 
R10         MID 76 R_NOISELESS 1T 
R47         78 VCLP R_NOISELESS 100 
C24         VCLP MID 100P 
E4          78 MID CL_CLAMP MID  1
R46         MID CL_CLAMP R_NOISELESS 1K 
G9          CL_CLAMP MID CLAW_CLAMP MID  -1M
R45         MID CLAW_CLAMP R_NOISELESS 1K 
G8          CLAW_CLAMP MID 33 MID  -1M
R43         MID VSENSE R_NOISELESS 1K 
G15         VSENSE MID CLAMP MID  -1M
C4          52 MID 1F 
R9          52 79 R_NOISELESS 1M 
R7          MID 80 R_NOISELESS 1T 
R6          81 MID R_NOISELESS 1T 
R8          MID 79 R_NOISELESS 1 
XVCM_CLAMP  82 MID 79 MID 81 80 VCCS_EXT_LIM_0
E1          MID 0 83 0  1
R89         VEE_B 0 R_NOISELESS 1 
R5          84 VEE_B R_NOISELESS 1M 
C3          84 0 1F 
R60         83 84 R_NOISELESS 1MEG 
C1          83 0 1 
R3          83 0 R_NOISELESS 1T 
R59         85 83 R_NOISELESS 1MEG 
C2          85 0 1F 
R4          VCC_B 85 R_NOISELESS 1M 
R88         VCC_B 0 R_NOISELESS 1 
G17         VEE_B 0 VEE 0  -1
G16         VCC_B 0 VCC 0  -1
R_PSR       86 82 R_NOISELESS 1K 
G_PSR       82 86 39 41  -1M
R2          53 ESDn R_NOISELESS 1M 
R1          86 87 R_NOISELESS 1M 
R_CMR       31 87 R_NOISELESS 1K 
G_CMR       87 31 35 MID  -1M
C_CMn       ESDn MID 5P 
C_CMp       MID ESDp 5P 
R53         ESDn MID R_NOISELESS 1T 
R52         MID ESDp R_NOISELESS 1T 
R35         IN- ESDn R_NOISELESS 10M 
R34         IN+ ESDp R_NOISELESS 10M 

.MODEL S_VSWITCH_1 VSWITCH (RON=120K ROFF=1T VON=500M VOFF=400M)
.MODEL S_VSWITCH_2 VSWITCH (RON=12K ROFF=10G VON=500M VOFF=400M)
.MODEL S_VSWITCH_3 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_5 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_6 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_7 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_8 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=450M)
.MODEL S_VSWITCH_9 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)
.MODEL S_VSWITCH_10 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)
.MODEL S_VSWITCH_11 VSWITCH (RON=1M ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_12 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)
.MODEL S_VSWITCH_13 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)

.ENDS TLV342S
*
.SUBCKT G1_ZO_0  IOUTP IOUTN VINP VINN EN MID
.PARAM GAIN = -18
G1 IOUTP IOUTN VALUE = {GAIN*V(EN,MID)*V(VINP,VINN)}
.ENDS
*


.SUBCKT G1_ZO_1  IOUTP IOUTN VINP VINN EN MID
.PARAM GAIN = -88.9
G1 IOUTP IOUTN VALUE = {GAIN*V(EN,MID)*V(VINP,VINN)}
.ENDS
*


.SUBCKT CNTL_0  EN_IN VCC VEE MID OUT

.PARAM VSMAX = 6
.PARAM VSMIN = 2.7
.PARAM ENLH = 0.8

E1 N1 MID VALUE = {IF(V(VCC,VEE)<=VSMAX & V(VCC,VEE)>=VSMIN & V(EN_IN,VEE)>=ENLH, 1, 0)}

RS1 N1 N2 5K
RS2 N1 N3 1K
D1  N2 N3 DD
C1  N2 MID 1N
VREF NR MID 0.5

GCOMP MID N4 VALUE = {0.5*(SGN(V(N2,NR)) - ABS(SGN(V(N2,NR))) + 2)}
R1 N4 OUT 1M
C2 OUT MID 1P
.MODEL DD D RS=0.001 N = 0.001 
.ENDS CNTL_0 
*


.SUBCKT VCCS_LIM_2_EN_0  VC+ VC- IOUT+ IOUT- EN MID
.PARAM GAIN = 2.54E-2
.PARAM IPOS = 1.52E-2
.PARAM INEG = -1.52E-2
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(EN,MID)*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_IQ_W_EN_0  VCC VEE MID EN
.PARAM IQ_EN = 70U
.PARAM IQ_DIS = 0.01U
G1 VCC VEE VALUE = {V(EN,MID)*IQ_EN + (1- V(EN,MID))*IQ_DIS}
.ENDS
*


.SUBCKT VCCS_LIM_CLAW+_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(0.05351, 1.01E-06)
+(1.5108, 2.39E-05)
+(11.723, 1.85E-04)
+(52.59, 8.82E-04)
+(80.92, 1.55E-03)
+(105.11, 2.60E-03)
+(106.38, 2.75E-03)
+(124.67, 4.90E-03)
.ENDS
*


.SUBCKT VCCS_LIM_CLAW-_0  VC+ VC- IOUT+ IOUT-
G1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} =
+(0.0382, 1.11E-06)
+(10.233, 2.53E-04)
+(60.300, 1.69E-03)
+(85.760, 2.749E-03)
.ENDS
*


.SUBCKT VOS_DRIFT_0  VOS+ VOS-
.PARAM DC = 25U
.PARAM POL = -1
.PARAM DRIFT = 1.9E-6
E1 VOS+ VOS- VALUE={DC+POL*DRIFT*(TEMP-27)}
.ENDS
*


.SUBCKT VCCS_LIM_ZO_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 5
.PARAM IPOS = 28K
.PARAM INEG = -28K
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VNSE_0  1 2
.PARAM FLW=10
.PARAM NLF=190
.PARAM NVR=24
.PARAM GLF={PWR(FLW,0.25)*NLF/1164}
.PARAM RNV={1.184*PWR(NVR,2)}
.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVN
D2 8 0 DVN
E1 3 6 7 8 {GLF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNV}
R5 5 0 {RNV}
R6 3 4 1E9
R7 4 0 1E9
E3 1 2 3 4 1
.ENDS
*


.SUBCKT FEMT_0  1 2
.PARAM FLWF=1E-3
.PARAM NLFF=24
.PARAM NVRF=24
.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}
.PARAM RNVF={1.184*PWR(NVRF,2)}
.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVNF
D2 8 0 DVNF
E1 3 6 7 8 {GLFF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNVF}
R5 5 0 {RNVF}
R6 3 4 1E9
R7 4 0 1E9
G1 1 2 3 4 1E-6
.ENDS
*


.SUBCKT FEMT_1  1 2
.PARAM FLWF=1E-3
.PARAM NLFF=1
.PARAM NVRF=1
.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}
.PARAM RNVF={1.184*PWR(NVRF,2)}
.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16
I1 0 7 10E-3
I2 0 8 10E-3
D1 7 0 DVNF
D2 8 0 DVNF
E1 3 6 7 8 {GLFF}
R1 3 0 1E9
R2 3 0 1E9
R3 3 6 1E9
E2 6 4 5 0 10
R4 5 0 {RNVF}
R5 5 0 {RNVF}
R6 3 4 1E9
R7 4 0 1E9
G1 1 2 3 4 1E-6
.ENDS
*


.SUBCKT VCCS_LIM_1_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-4
.PARAM IPOS = .5
.PARAM INEG = -.5
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIMIT_IQ_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1E-3
G1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}
.ENDS
*


.SUBCKT CLAMP_AMP_LO_0  VC+ VC- VIN COM VO+ VO-
.PARAM G=1
GVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS
*


.SUBCKT CLAMP_AMP_HI_0  VC+ VC- VIN COM VO+ VO-
.PARAM G=10
GVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}
GVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}
.ENDS
*


.SUBCKT VCCS_LIM_GR_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 4
.PARAM INEG = -4
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIM_4_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.9
.PARAM INEG = -0.9
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT VCCS_LIM_3_0  VC+ VC- IOUT+ IOUT-
.PARAM GAIN = 1
.PARAM IPOS = 0.35
.PARAM INEG = -0.35
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}
.ENDS
*


.SUBCKT OL_SENSE_0  COM SW+ OLN  OLP
GSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}
.ENDS
*


.SUBCKT VCCS_EXT_LIM_0  VIN+ VIN- IOUT- IOUT+ VP+ VP-
.PARAM GAIN = 1
G1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}
.ENDS
*


