# XGLib

- RISC-V processing unit (RV32IM)
- SDRAM controller
- FIFO
- Frame buffer

# RISC-V Processing Unit

## Requirements

- RISC-V GNU compiler toolchain for RV32IM (https://github.com/riscv-collab/riscv-gnu-toolchain)

## Getting Started

See system on chip project here: https://github.com/dcliche/xgsoc.git

