Running: /CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/student1/abehl/COE758/Project2/top_level_isim_beh.exe -prj /home/student1/abehl/COE758/Project2/top_level_beh.prj work.top_level 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/student1/abehl/COE758/Project2/ipcore_dir/icon.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/constants.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/VGA.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/sys_gen.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/paddle.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/ipcore_dir/ila.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/count_gen.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/clock_divider.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/ball.vhd" into library work
Parsing VHDL file "/home/student1/abehl/COE758/Project2/top_level.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 137960 KB
Fuse CPU Usage: 1050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package constants
Compiling architecture behavioral of entity clock_divider [clock_divider_default]
Compiling architecture behavioral of entity count_gen [count_gen_default]
Compiling architecture behavioral of entity sync_gen [sync_gen_default]
Compiling architecture behavioral of entity paddle [paddle_default]
Compiling architecture behavioral of entity ball [ball_default]
Compiling architecture behavioral of entity VGA [vga_default]
Compiling architecture icon_a of entity icon [icon_default]
Compiling architecture ila_a of entity ila [ila_default]
Compiling architecture behavioral of entity top_level
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable /home/student1/abehl/COE758/Project2/top_level_isim_beh.exe
Fuse Memory Usage: 1236604 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 230 ms
