<stg><name>block_mmul</name>


<trans_list>

<trans id="1134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="25" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="26" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="35" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="42" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="46" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %iteration_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %iteration)

]]></Node>
<StgValue><ssdm name="iteration_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
:44  %AB_0 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
:45  %AB_1 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
:46  %AB_2 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
:47  %AB_3 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
:48  %AB_4 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
:49  %AB_5 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
:50  %AB_6 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
:51  %AB_7 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
:52  %AB_8 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_8"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
:53  %AB_9 = alloca [10 x i16], align 2

]]></Node>
<StgValue><ssdm name="AB_9"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="69" st_id="11" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="70" st_id="12" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="71" st_id="13" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="72" st_id="14" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="73" st_id="15" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="74" st_id="16" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="75" st_id="17" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="77" st_id="19" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="78" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="80" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="81" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="82" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="83" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="85" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  %empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  %empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  %empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %BCols_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  %empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  %empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  %empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  %empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  %empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  %empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  %empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %ARows_V_a_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_9), !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_8), !map !26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_7), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_6), !map !38

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_5), !map !44

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_4), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_3), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_2), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_1), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i16* %BCols_V_a_0), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_9), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_8), !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_7), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_6), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_5), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_4), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_3), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_2), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_1), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i16* %ARows_V_a_0), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %abPartialSum_out), !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap(i16 %iteration), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @block_mmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %counter = srem i16 %iteration_read, 100

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8">
<![CDATA[
:55  %trunc_ln9 = trunc i16 %counter to i8

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %icmp_ln13 = icmp eq i8 %trunc_ln9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:57  br i1 %icmp_ln13, label %.preheader3.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_0 = phi i10 [ %i, %loadA ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3:1  %icmp_ln14 = icmp eq i10 %i_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln14, label %.loopexit.loopexit, label %loadA

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loadA:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loadA:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loadA:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
loadA:3  %empty_23 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %ARows_V_a_0, i16* %ARows_V_a_1, i16* %ARows_V_a_2, i16* %ARows_V_a_3, i16* %ARows_V_a_4, i16* %ARows_V_a_5, i16* %ARows_V_a_6, i16* %ARows_V_a_7, i16* %ARows_V_a_8, i16* %ARows_V_a_9)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="160">
<![CDATA[
loadA:4  %tmp_a_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 0

]]></Node>
<StgValue><ssdm name="tmp_a_0"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="160">
<![CDATA[
loadA:5  %tmp_a_1224 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 1

]]></Node>
<StgValue><ssdm name="tmp_a_1224"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="160">
<![CDATA[
loadA:6  %tmp_a_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 2

]]></Node>
<StgValue><ssdm name="tmp_a_2"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="160">
<![CDATA[
loadA:7  %tmp_a_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 3

]]></Node>
<StgValue><ssdm name="tmp_a_3"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="160">
<![CDATA[
loadA:8  %tmp_a_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 4

]]></Node>
<StgValue><ssdm name="tmp_a_4"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="160">
<![CDATA[
loadA:9  %tmp_a_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 5

]]></Node>
<StgValue><ssdm name="tmp_a_5"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="160">
<![CDATA[
loadA:10  %tmp_a_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 6

]]></Node>
<StgValue><ssdm name="tmp_a_6"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="160">
<![CDATA[
loadA:11  %tmp_a_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 7

]]></Node>
<StgValue><ssdm name="tmp_a_7"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="160">
<![CDATA[
loadA:12  %tmp_a_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 8

]]></Node>
<StgValue><ssdm name="tmp_a_8"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="160">
<![CDATA[
loadA:13  %tmp_a_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_23, 9

]]></Node>
<StgValue><ssdm name="tmp_a_9"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
loadA:14  %zext_ln18 = zext i10 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:15  %A_0_addr = getelementptr [1000 x i16]* @A_0, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:16  store i16 %tmp_a_0, i16* %A_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:17  %A_1_addr = getelementptr [1000 x i16]* @A_1, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:18  store i16 %tmp_a_1224, i16* %A_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:19  %A_2_addr = getelementptr [1000 x i16]* @A_2, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:20  store i16 %tmp_a_2, i16* %A_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:21  %A_3_addr = getelementptr [1000 x i16]* @A_3, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:22  store i16 %tmp_a_3, i16* %A_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:23  %A_4_addr = getelementptr [1000 x i16]* @A_4, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:24  store i16 %tmp_a_4, i16* %A_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:25  %A_5_addr = getelementptr [1000 x i16]* @A_5, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:26  store i16 %tmp_a_5, i16* %A_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:27  %A_6_addr = getelementptr [1000 x i16]* @A_6, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:28  store i16 %tmp_a_6, i16* %A_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:29  %A_7_addr = getelementptr [1000 x i16]* @A_7, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:30  store i16 %tmp_a_7, i16* %A_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:31  %A_8_addr = getelementptr [1000 x i16]* @A_8, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_8_addr"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:32  store i16 %tmp_a_8, i16* %A_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadA:33  %A_9_addr = getelementptr [1000 x i16]* @A_9, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="A_9_addr"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
loadA:34  store i16 %tmp_a_9, i16* %A_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loadA:35  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
loadA:36  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln23 = phi i4 [ 0, %.loopexit ], [ %add_ln23, %meminst5 ]

]]></Node>
<StgValue><ssdm name="phi_ln23"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst:1  %add_ln23 = add i4 %phi_ln23, 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
meminst:3  br label %meminst6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
meminst6:0  %phi_ln23_1 = phi i4 [ 0, %meminst ], [ %add_ln23_1, %meminst61554 ]

]]></Node>
<StgValue><ssdm name="phi_ln23_1"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst6:1  %add_ln23_1 = add i4 %phi_ln23_1, 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
meminst6:2  %zext_ln23 = zext i4 %phi_ln23_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:3  %AB_0_addr = getelementptr [10 x i16]* %AB_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_0_addr"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:4  %AB_1_addr = getelementptr [10 x i16]* %AB_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_1_addr"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:5  %AB_2_addr = getelementptr [10 x i16]* %AB_2, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_2_addr"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:6  %AB_3_addr = getelementptr [10 x i16]* %AB_3, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_3_addr"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:7  %AB_4_addr = getelementptr [10 x i16]* %AB_4, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_4_addr"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:8  %AB_5_addr = getelementptr [10 x i16]* %AB_5, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_5_addr"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:9  %AB_6_addr = getelementptr [10 x i16]* %AB_6, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_6_addr"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:10  %AB_7_addr = getelementptr [10 x i16]* %AB_7, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_7_addr"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:11  %AB_8_addr = getelementptr [10 x i16]* %AB_8, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_8_addr"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst6:12  %AB_9_addr = getelementptr [10 x i16]* %AB_9, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="AB_9_addr"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
meminst6:13  switch i4 %phi_ln23, label %branch9 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch8:0  store i16 0, i16* %AB_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch7:0  store i16 0, i16* %AB_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch6:0  store i16 0, i16* %AB_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch5:0  store i16 0, i16* %AB_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch4:0  store i16 0, i16* %AB_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch3:0  store i16 0, i16* %AB_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch2:0  store i16 0, i16* %AB_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch1:0  store i16 0, i16* %AB_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch0:0  store i16 0, i16* %AB_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="-1"/>
</and_exp><and_exp><literal name="phi_ln23" val="-2"/>
</and_exp><and_exp><literal name="phi_ln23" val="-3"/>
</and_exp><and_exp><literal name="phi_ln23" val="-4"/>
</and_exp><and_exp><literal name="phi_ln23" val="-5"/>
</and_exp><and_exp><literal name="phi_ln23" val="-6"/>
</and_exp><and_exp><literal name="phi_ln23" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch9:0  store i16 0, i16* %AB_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln23" val="-1"/>
</and_exp><and_exp><literal name="phi_ln23" val="-2"/>
</and_exp><and_exp><literal name="phi_ln23" val="-3"/>
</and_exp><and_exp><literal name="phi_ln23" val="-4"/>
</and_exp><and_exp><literal name="phi_ln23" val="-5"/>
</and_exp><and_exp><literal name="phi_ln23" val="-6"/>
</and_exp><and_exp><literal name="phi_ln23" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %meminst61554

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst61554:0  %icmp_ln23 = icmp eq i4 %phi_ln23_1, -7

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst61554:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst61554:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst61554:3  br i1 %icmp_ln23, label %meminst5, label %meminst6

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst5:0  %icmp_ln23_1 = icmp eq i4 %phi_ln23, -7

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst5:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_AB_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst5:2  br i1 %icmp_ln23_1, label %.loopexit4.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:0  %AB_0_addr_1 = getelementptr [10 x i16]* %AB_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_0_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:1  %AB_0_addr_2 = getelementptr [10 x i16]* %AB_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_0_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:2  %AB_0_addr_3 = getelementptr [10 x i16]* %AB_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_0_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:3  %AB_0_addr_4 = getelementptr [10 x i16]* %AB_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_0_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:4  %AB_0_addr_5 = getelementptr [10 x i16]* %AB_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_0_addr_5"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:5  %AB_0_addr_6 = getelementptr [10 x i16]* %AB_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_0_addr_6"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:6  %AB_0_addr_7 = getelementptr [10 x i16]* %AB_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_0_addr_7"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:7  %AB_0_addr_8 = getelementptr [10 x i16]* %AB_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_0_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:8  %AB_0_addr_9 = getelementptr [10 x i16]* %AB_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_0_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:9  %AB_0_addr_10 = getelementptr [10 x i16]* %AB_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_0_addr_10"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:10  %AB_1_addr_1 = getelementptr [10 x i16]* %AB_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_1_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:11  %AB_1_addr_2 = getelementptr [10 x i16]* %AB_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_1_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:12  %AB_1_addr_3 = getelementptr [10 x i16]* %AB_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_1_addr_3"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:13  %AB_1_addr_4 = getelementptr [10 x i16]* %AB_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_1_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:14  %AB_1_addr_5 = getelementptr [10 x i16]* %AB_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_1_addr_5"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:15  %AB_1_addr_6 = getelementptr [10 x i16]* %AB_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_1_addr_6"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:16  %AB_1_addr_7 = getelementptr [10 x i16]* %AB_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_1_addr_7"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:17  %AB_1_addr_8 = getelementptr [10 x i16]* %AB_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_1_addr_8"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:18  %AB_1_addr_9 = getelementptr [10 x i16]* %AB_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_1_addr_9"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:19  %AB_1_addr_10 = getelementptr [10 x i16]* %AB_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_1_addr_10"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:20  %AB_2_addr_1 = getelementptr [10 x i16]* %AB_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_2_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:21  %AB_2_addr_2 = getelementptr [10 x i16]* %AB_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_2_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:22  %AB_2_addr_3 = getelementptr [10 x i16]* %AB_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_2_addr_3"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:23  %AB_2_addr_4 = getelementptr [10 x i16]* %AB_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_2_addr_4"/></StgValue>
</operation>

<operation id="239" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:24  %AB_2_addr_5 = getelementptr [10 x i16]* %AB_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_2_addr_5"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:25  %AB_2_addr_6 = getelementptr [10 x i16]* %AB_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_2_addr_6"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:26  %AB_2_addr_7 = getelementptr [10 x i16]* %AB_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_2_addr_7"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:27  %AB_2_addr_8 = getelementptr [10 x i16]* %AB_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_2_addr_8"/></StgValue>
</operation>

<operation id="243" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:28  %AB_2_addr_9 = getelementptr [10 x i16]* %AB_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_2_addr_9"/></StgValue>
</operation>

<operation id="244" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:29  %AB_2_addr_10 = getelementptr [10 x i16]* %AB_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_2_addr_10"/></StgValue>
</operation>

<operation id="245" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:30  %AB_3_addr_1 = getelementptr [10 x i16]* %AB_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_3_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:31  %AB_3_addr_2 = getelementptr [10 x i16]* %AB_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_3_addr_2"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:32  %AB_3_addr_3 = getelementptr [10 x i16]* %AB_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_3_addr_3"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:33  %AB_3_addr_4 = getelementptr [10 x i16]* %AB_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_3_addr_4"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:34  %AB_3_addr_5 = getelementptr [10 x i16]* %AB_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_3_addr_5"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:35  %AB_3_addr_6 = getelementptr [10 x i16]* %AB_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_3_addr_6"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:36  %AB_3_addr_7 = getelementptr [10 x i16]* %AB_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_3_addr_7"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:37  %AB_3_addr_8 = getelementptr [10 x i16]* %AB_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_3_addr_8"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:38  %AB_3_addr_9 = getelementptr [10 x i16]* %AB_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_3_addr_9"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:39  %AB_3_addr_10 = getelementptr [10 x i16]* %AB_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_3_addr_10"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:40  %AB_4_addr_1 = getelementptr [10 x i16]* %AB_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_4_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:41  %AB_4_addr_2 = getelementptr [10 x i16]* %AB_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_4_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:42  %AB_4_addr_3 = getelementptr [10 x i16]* %AB_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_4_addr_3"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:43  %AB_4_addr_4 = getelementptr [10 x i16]* %AB_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_4_addr_4"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:44  %AB_4_addr_5 = getelementptr [10 x i16]* %AB_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_4_addr_5"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:45  %AB_4_addr_6 = getelementptr [10 x i16]* %AB_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_4_addr_6"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:46  %AB_4_addr_7 = getelementptr [10 x i16]* %AB_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_4_addr_7"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:47  %AB_4_addr_8 = getelementptr [10 x i16]* %AB_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_4_addr_8"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:48  %AB_4_addr_9 = getelementptr [10 x i16]* %AB_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_4_addr_9"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:49  %AB_4_addr_10 = getelementptr [10 x i16]* %AB_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_4_addr_10"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:50  %AB_5_addr_1 = getelementptr [10 x i16]* %AB_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_5_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:51  %AB_5_addr_2 = getelementptr [10 x i16]* %AB_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_5_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:52  %AB_5_addr_3 = getelementptr [10 x i16]* %AB_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_5_addr_3"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:53  %AB_5_addr_4 = getelementptr [10 x i16]* %AB_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_5_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:54  %AB_5_addr_5 = getelementptr [10 x i16]* %AB_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_5_addr_5"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:55  %AB_5_addr_6 = getelementptr [10 x i16]* %AB_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_5_addr_6"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:56  %AB_5_addr_7 = getelementptr [10 x i16]* %AB_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_5_addr_7"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:57  %AB_5_addr_8 = getelementptr [10 x i16]* %AB_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_5_addr_8"/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:58  %AB_5_addr_9 = getelementptr [10 x i16]* %AB_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_5_addr_9"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:59  %AB_5_addr_10 = getelementptr [10 x i16]* %AB_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_5_addr_10"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:60  %AB_6_addr_1 = getelementptr [10 x i16]* %AB_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_6_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:61  %AB_6_addr_2 = getelementptr [10 x i16]* %AB_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_6_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:62  %AB_6_addr_3 = getelementptr [10 x i16]* %AB_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_6_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:63  %AB_6_addr_4 = getelementptr [10 x i16]* %AB_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_6_addr_4"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:64  %AB_6_addr_5 = getelementptr [10 x i16]* %AB_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_6_addr_5"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:65  %AB_6_addr_6 = getelementptr [10 x i16]* %AB_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_6_addr_6"/></StgValue>
</operation>

<operation id="281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:66  %AB_6_addr_7 = getelementptr [10 x i16]* %AB_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_6_addr_7"/></StgValue>
</operation>

<operation id="282" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:67  %AB_6_addr_8 = getelementptr [10 x i16]* %AB_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_6_addr_8"/></StgValue>
</operation>

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:68  %AB_6_addr_9 = getelementptr [10 x i16]* %AB_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_6_addr_9"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:69  %AB_6_addr_10 = getelementptr [10 x i16]* %AB_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_6_addr_10"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:70  %AB_7_addr_1 = getelementptr [10 x i16]* %AB_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_7_addr_1"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:71  %AB_7_addr_2 = getelementptr [10 x i16]* %AB_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_7_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:72  %AB_7_addr_3 = getelementptr [10 x i16]* %AB_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_7_addr_3"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:73  %AB_7_addr_4 = getelementptr [10 x i16]* %AB_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_7_addr_4"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:74  %AB_7_addr_5 = getelementptr [10 x i16]* %AB_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_7_addr_5"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:75  %AB_7_addr_6 = getelementptr [10 x i16]* %AB_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_7_addr_6"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:76  %AB_7_addr_7 = getelementptr [10 x i16]* %AB_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_7_addr_7"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:77  %AB_7_addr_8 = getelementptr [10 x i16]* %AB_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_7_addr_8"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:78  %AB_7_addr_9 = getelementptr [10 x i16]* %AB_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_7_addr_9"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:79  %AB_7_addr_10 = getelementptr [10 x i16]* %AB_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_7_addr_10"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:80  %AB_8_addr_1 = getelementptr [10 x i16]* %AB_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_8_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:81  %AB_8_addr_2 = getelementptr [10 x i16]* %AB_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_8_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:82  %AB_8_addr_3 = getelementptr [10 x i16]* %AB_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_8_addr_3"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:83  %AB_8_addr_4 = getelementptr [10 x i16]* %AB_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_8_addr_4"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:84  %AB_8_addr_5 = getelementptr [10 x i16]* %AB_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_8_addr_5"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:85  %AB_8_addr_6 = getelementptr [10 x i16]* %AB_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_8_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:86  %AB_8_addr_7 = getelementptr [10 x i16]* %AB_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_8_addr_7"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:87  %AB_8_addr_8 = getelementptr [10 x i16]* %AB_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_8_addr_8"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:88  %AB_8_addr_9 = getelementptr [10 x i16]* %AB_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_8_addr_9"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:89  %AB_8_addr_10 = getelementptr [10 x i16]* %AB_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_8_addr_10"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:90  %AB_9_addr_1 = getelementptr [10 x i16]* %AB_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="AB_9_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:91  %AB_9_addr_2 = getelementptr [10 x i16]* %AB_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="AB_9_addr_2"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:92  %AB_9_addr_3 = getelementptr [10 x i16]* %AB_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="AB_9_addr_3"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:93  %AB_9_addr_4 = getelementptr [10 x i16]* %AB_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="AB_9_addr_4"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:94  %AB_9_addr_5 = getelementptr [10 x i16]* %AB_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="AB_9_addr_5"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:95  %AB_9_addr_6 = getelementptr [10 x i16]* %AB_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="AB_9_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:96  %AB_9_addr_7 = getelementptr [10 x i16]* %AB_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="AB_9_addr_7"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:97  %AB_9_addr_8 = getelementptr [10 x i16]* %AB_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="AB_9_addr_8"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:98  %AB_9_addr_9 = getelementptr [10 x i16]* %AB_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="AB_9_addr_9"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit4.preheader:99  %AB_9_addr_10 = getelementptr [10 x i16]* %AB_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="AB_9_addr_10"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="icmp_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.preheader:100  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit4:0  %k_0 = phi i10 [ %k, %partialsum ], [ 0, %.loopexit4.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit4:1  %icmp_ln25 = icmp eq i10 %k_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit4:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit4:3  %k = add i10 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit4:4  br i1 %icmp_ln25, label %.preheader.preheader, label %partialsum

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
partialsum:14  %zext_ln30 = zext i10 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:15  %A_0_addr_1 = getelementptr [1000 x i16]* @A_0, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_0_addr_1"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="10">
<![CDATA[
partialsum:16  %A_0_load = load i16* %A_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="4">
<![CDATA[
partialsum:17  %AB_0_load = load i16* %AB_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="AB_0_load"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="4">
<![CDATA[
partialsum:21  %AB_0_load_1 = load i16* %AB_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_1"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:57  %A_1_addr_1 = getelementptr [1000 x i16]* @A_1, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_1_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="10">
<![CDATA[
partialsum:58  %A_1_load = load i16* %A_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="4">
<![CDATA[
partialsum:59  %AB_1_load = load i16* %AB_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="4">
<![CDATA[
partialsum:63  %AB_1_load_1 = load i16* %AB_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_1"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:99  %A_2_addr_1 = getelementptr [1000 x i16]* @A_2, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_2_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="10">
<![CDATA[
partialsum:100  %A_2_load = load i16* %A_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="4">
<![CDATA[
partialsum:101  %AB_2_load = load i16* %AB_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="AB_2_load"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="4">
<![CDATA[
partialsum:105  %AB_2_load_1 = load i16* %AB_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_1"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:141  %A_3_addr_1 = getelementptr [1000 x i16]* @A_3, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_3_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="10">
<![CDATA[
partialsum:142  %A_3_load = load i16* %A_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="4">
<![CDATA[
partialsum:143  %AB_3_load = load i16* %AB_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="4">
<![CDATA[
partialsum:147  %AB_3_load_1 = load i16* %AB_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_1"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:183  %A_4_addr_1 = getelementptr [1000 x i16]* @A_4, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_4_addr_1"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="10">
<![CDATA[
partialsum:184  %A_4_load = load i16* %A_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="4">
<![CDATA[
partialsum:185  %AB_4_load = load i16* %AB_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="AB_4_load"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="4">
<![CDATA[
partialsum:189  %AB_4_load_1 = load i16* %AB_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_1"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:225  %A_5_addr_1 = getelementptr [1000 x i16]* @A_5, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_5_addr_1"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="10">
<![CDATA[
partialsum:226  %A_5_load = load i16* %A_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="4">
<![CDATA[
partialsum:227  %AB_5_load = load i16* %AB_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="4">
<![CDATA[
partialsum:231  %AB_5_load_1 = load i16* %AB_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_1"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:267  %A_6_addr_1 = getelementptr [1000 x i16]* @A_6, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_6_addr_1"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="10">
<![CDATA[
partialsum:268  %A_6_load = load i16* %A_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="4">
<![CDATA[
partialsum:269  %AB_6_load = load i16* %AB_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="AB_6_load"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="4">
<![CDATA[
partialsum:273  %AB_6_load_1 = load i16* %AB_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_1"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:309  %A_7_addr_1 = getelementptr [1000 x i16]* @A_7, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_7_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="10">
<![CDATA[
partialsum:310  %A_7_load = load i16* %A_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="4">
<![CDATA[
partialsum:311  %AB_7_load = load i16* %AB_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="4">
<![CDATA[
partialsum:315  %AB_7_load_1 = load i16* %AB_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_1"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:351  %A_8_addr_1 = getelementptr [1000 x i16]* @A_8, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_8_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="10">
<![CDATA[
partialsum:352  %A_8_load = load i16* %A_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="4">
<![CDATA[
partialsum:353  %AB_8_load = load i16* %AB_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="AB_8_load"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="4">
<![CDATA[
partialsum:357  %AB_8_load_1 = load i16* %AB_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_1"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
partialsum:393  %A_9_addr_1 = getelementptr [1000 x i16]* @A_9, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="A_9_addr_1"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="10">
<![CDATA[
partialsum:394  %A_9_load = load i16* %A_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="4">
<![CDATA[
partialsum:395  %AB_9_load = load i16* %AB_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="4">
<![CDATA[
partialsum:399  %AB_9_load_1 = load i16* %AB_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="362" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="160" op_0_bw="160" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
partialsum:3  %empty_28 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %BCols_V_a_0, i16* %BCols_V_a_1, i16* %BCols_V_a_2, i16* %BCols_V_a_3, i16* %BCols_V_a_4, i16* %BCols_V_a_5, i16* %BCols_V_a_6, i16* %BCols_V_a_7, i16* %BCols_V_a_8, i16* %BCols_V_a_9)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="160">
<![CDATA[
partialsum:4  %tmp_a_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 0

]]></Node>
<StgValue><ssdm name="tmp_a_1_0"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="160">
<![CDATA[
partialsum:5  %tmp_a_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 1

]]></Node>
<StgValue><ssdm name="tmp_a_1_1"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="160">
<![CDATA[
partialsum:6  %tmp_a_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 2

]]></Node>
<StgValue><ssdm name="tmp_a_1_2"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="160">
<![CDATA[
partialsum:7  %tmp_a_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 3

]]></Node>
<StgValue><ssdm name="tmp_a_1_3"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="160">
<![CDATA[
partialsum:8  %tmp_a_1_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 4

]]></Node>
<StgValue><ssdm name="tmp_a_1_4"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="160">
<![CDATA[
partialsum:9  %tmp_a_1_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 5

]]></Node>
<StgValue><ssdm name="tmp_a_1_5"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="160">
<![CDATA[
partialsum:10  %tmp_a_1_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 6

]]></Node>
<StgValue><ssdm name="tmp_a_1_6"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="160">
<![CDATA[
partialsum:11  %tmp_a_1_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 7

]]></Node>
<StgValue><ssdm name="tmp_a_1_7"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="160">
<![CDATA[
partialsum:12  %tmp_a_1_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 8

]]></Node>
<StgValue><ssdm name="tmp_a_1_8"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="160">
<![CDATA[
partialsum:13  %tmp_a_1_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_28, 9

]]></Node>
<StgValue><ssdm name="tmp_a_1_9"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="10">
<![CDATA[
partialsum:16  %A_0_load = load i16* %A_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="4">
<![CDATA[
partialsum:17  %AB_0_load = load i16* %AB_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="AB_0_load"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="4">
<![CDATA[
partialsum:21  %AB_0_load_1 = load i16* %AB_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_1"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="4">
<![CDATA[
partialsum:25  %AB_0_load_2 = load i16* %AB_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_0_load_2"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="4">
<![CDATA[
partialsum:29  %AB_0_load_3 = load i16* %AB_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_3"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="10">
<![CDATA[
partialsum:58  %A_1_load = load i16* %A_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="4">
<![CDATA[
partialsum:59  %AB_1_load = load i16* %AB_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="4">
<![CDATA[
partialsum:63  %AB_1_load_1 = load i16* %AB_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_1"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="4">
<![CDATA[
partialsum:67  %AB_1_load_2 = load i16* %AB_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_2"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="4">
<![CDATA[
partialsum:71  %AB_1_load_3 = load i16* %AB_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_3"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="10">
<![CDATA[
partialsum:100  %A_2_load = load i16* %A_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="4">
<![CDATA[
partialsum:101  %AB_2_load = load i16* %AB_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="AB_2_load"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="4">
<![CDATA[
partialsum:105  %AB_2_load_1 = load i16* %AB_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_1"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="4">
<![CDATA[
partialsum:109  %AB_2_load_2 = load i16* %AB_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_2_load_2"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="4">
<![CDATA[
partialsum:113  %AB_2_load_3 = load i16* %AB_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_3"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="10">
<![CDATA[
partialsum:142  %A_3_load = load i16* %A_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="4">
<![CDATA[
partialsum:143  %AB_3_load = load i16* %AB_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="4">
<![CDATA[
partialsum:147  %AB_3_load_1 = load i16* %AB_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_1"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="4">
<![CDATA[
partialsum:151  %AB_3_load_2 = load i16* %AB_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_2"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="4">
<![CDATA[
partialsum:155  %AB_3_load_3 = load i16* %AB_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_3"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="10">
<![CDATA[
partialsum:184  %A_4_load = load i16* %A_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="4">
<![CDATA[
partialsum:185  %AB_4_load = load i16* %AB_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="AB_4_load"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="4">
<![CDATA[
partialsum:189  %AB_4_load_1 = load i16* %AB_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_1"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="4">
<![CDATA[
partialsum:193  %AB_4_load_2 = load i16* %AB_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_4_load_2"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="4">
<![CDATA[
partialsum:197  %AB_4_load_3 = load i16* %AB_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_3"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="10">
<![CDATA[
partialsum:226  %A_5_load = load i16* %A_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="4">
<![CDATA[
partialsum:227  %AB_5_load = load i16* %AB_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="4">
<![CDATA[
partialsum:231  %AB_5_load_1 = load i16* %AB_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_1"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="4">
<![CDATA[
partialsum:235  %AB_5_load_2 = load i16* %AB_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_2"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="4">
<![CDATA[
partialsum:239  %AB_5_load_3 = load i16* %AB_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_3"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="10">
<![CDATA[
partialsum:268  %A_6_load = load i16* %A_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="4">
<![CDATA[
partialsum:269  %AB_6_load = load i16* %AB_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="AB_6_load"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="4">
<![CDATA[
partialsum:273  %AB_6_load_1 = load i16* %AB_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_1"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="4">
<![CDATA[
partialsum:277  %AB_6_load_2 = load i16* %AB_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_6_load_2"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="4">
<![CDATA[
partialsum:281  %AB_6_load_3 = load i16* %AB_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_3"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="10">
<![CDATA[
partialsum:310  %A_7_load = load i16* %A_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="4">
<![CDATA[
partialsum:311  %AB_7_load = load i16* %AB_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="4">
<![CDATA[
partialsum:315  %AB_7_load_1 = load i16* %AB_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_1"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="4">
<![CDATA[
partialsum:319  %AB_7_load_2 = load i16* %AB_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_2"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="4">
<![CDATA[
partialsum:323  %AB_7_load_3 = load i16* %AB_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_3"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="10">
<![CDATA[
partialsum:352  %A_8_load = load i16* %A_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="4">
<![CDATA[
partialsum:353  %AB_8_load = load i16* %AB_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="AB_8_load"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="4">
<![CDATA[
partialsum:357  %AB_8_load_1 = load i16* %AB_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_1"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="4">
<![CDATA[
partialsum:361  %AB_8_load_2 = load i16* %AB_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_8_load_2"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="4">
<![CDATA[
partialsum:365  %AB_8_load_3 = load i16* %AB_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_3"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="10">
<![CDATA[
partialsum:394  %A_9_load = load i16* %A_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="4">
<![CDATA[
partialsum:395  %AB_9_load = load i16* %AB_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="4">
<![CDATA[
partialsum:399  %AB_9_load_1 = load i16* %AB_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_1"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="4">
<![CDATA[
partialsum:403  %AB_9_load_2 = load i16* %AB_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_2"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="4">
<![CDATA[
partialsum:407  %AB_9_load_3 = load i16* %AB_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="423" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:18  %mul_ln30 = mul i16 %A_0_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:19  %add_ln30 = add i16 %AB_0_load, %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:22  %mul_ln30_1 = mul i16 %A_0_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:23  %add_ln30_1 = add i16 %AB_0_load_1, %mul_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="4">
<![CDATA[
partialsum:25  %AB_0_load_2 = load i16* %AB_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_0_load_2"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:26  %mul_ln30_2 = mul i16 %A_0_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:27  %add_ln30_2 = add i16 %AB_0_load_2, %mul_ln30_2

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="4">
<![CDATA[
partialsum:29  %AB_0_load_3 = load i16* %AB_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_3"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:30  %mul_ln30_3 = mul i16 %A_0_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:31  %add_ln30_3 = add i16 %AB_0_load_3, %mul_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="4">
<![CDATA[
partialsum:33  %AB_0_load_4 = load i16* %AB_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_0_load_4"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="4">
<![CDATA[
partialsum:37  %AB_0_load_5 = load i16* %AB_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_5"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:60  %mul_ln30_10 = mul i16 %A_1_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_10"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:61  %add_ln30_10 = add i16 %AB_1_load, %mul_ln30_10

]]></Node>
<StgValue><ssdm name="add_ln30_10"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:64  %mul_ln30_11 = mul i16 %A_1_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_11"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:65  %add_ln30_11 = add i16 %AB_1_load_1, %mul_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln30_11"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="4">
<![CDATA[
partialsum:67  %AB_1_load_2 = load i16* %AB_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_2"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:68  %mul_ln30_12 = mul i16 %A_1_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_12"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:69  %add_ln30_12 = add i16 %AB_1_load_2, %mul_ln30_12

]]></Node>
<StgValue><ssdm name="add_ln30_12"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="4">
<![CDATA[
partialsum:71  %AB_1_load_3 = load i16* %AB_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_3"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:72  %mul_ln30_13 = mul i16 %A_1_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_13"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:73  %add_ln30_13 = add i16 %AB_1_load_3, %mul_ln30_13

]]></Node>
<StgValue><ssdm name="add_ln30_13"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="4">
<![CDATA[
partialsum:75  %AB_1_load_4 = load i16* %AB_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_4"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="4">
<![CDATA[
partialsum:79  %AB_1_load_5 = load i16* %AB_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_5"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:102  %mul_ln30_20 = mul i16 %A_2_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_20"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:103  %add_ln30_20 = add i16 %AB_2_load, %mul_ln30_20

]]></Node>
<StgValue><ssdm name="add_ln30_20"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:106  %mul_ln30_21 = mul i16 %A_2_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_21"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:107  %add_ln30_21 = add i16 %AB_2_load_1, %mul_ln30_21

]]></Node>
<StgValue><ssdm name="add_ln30_21"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="4">
<![CDATA[
partialsum:109  %AB_2_load_2 = load i16* %AB_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_2_load_2"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:110  %mul_ln30_22 = mul i16 %A_2_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_22"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:111  %add_ln30_22 = add i16 %AB_2_load_2, %mul_ln30_22

]]></Node>
<StgValue><ssdm name="add_ln30_22"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="4">
<![CDATA[
partialsum:113  %AB_2_load_3 = load i16* %AB_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_3"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:114  %mul_ln30_23 = mul i16 %A_2_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_23"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:115  %add_ln30_23 = add i16 %AB_2_load_3, %mul_ln30_23

]]></Node>
<StgValue><ssdm name="add_ln30_23"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="4">
<![CDATA[
partialsum:117  %AB_2_load_4 = load i16* %AB_2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_2_load_4"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="4">
<![CDATA[
partialsum:121  %AB_2_load_5 = load i16* %AB_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_5"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:144  %mul_ln30_30 = mul i16 %A_3_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_30"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:145  %add_ln30_30 = add i16 %AB_3_load, %mul_ln30_30

]]></Node>
<StgValue><ssdm name="add_ln30_30"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:148  %mul_ln30_31 = mul i16 %A_3_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_31"/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:149  %add_ln30_31 = add i16 %AB_3_load_1, %mul_ln30_31

]]></Node>
<StgValue><ssdm name="add_ln30_31"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="4">
<![CDATA[
partialsum:151  %AB_3_load_2 = load i16* %AB_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_2"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:152  %mul_ln30_32 = mul i16 %A_3_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_32"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:153  %add_ln30_32 = add i16 %AB_3_load_2, %mul_ln30_32

]]></Node>
<StgValue><ssdm name="add_ln30_32"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="4">
<![CDATA[
partialsum:155  %AB_3_load_3 = load i16* %AB_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_3"/></StgValue>
</operation>

<operation id="467" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:156  %mul_ln30_33 = mul i16 %A_3_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_33"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:157  %add_ln30_33 = add i16 %AB_3_load_3, %mul_ln30_33

]]></Node>
<StgValue><ssdm name="add_ln30_33"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="4">
<![CDATA[
partialsum:159  %AB_3_load_4 = load i16* %AB_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_4"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="4">
<![CDATA[
partialsum:163  %AB_3_load_5 = load i16* %AB_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_5"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:186  %mul_ln30_40 = mul i16 %A_4_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_40"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:187  %add_ln30_40 = add i16 %AB_4_load, %mul_ln30_40

]]></Node>
<StgValue><ssdm name="add_ln30_40"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:190  %mul_ln30_41 = mul i16 %A_4_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_41"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:191  %add_ln30_41 = add i16 %AB_4_load_1, %mul_ln30_41

]]></Node>
<StgValue><ssdm name="add_ln30_41"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="4">
<![CDATA[
partialsum:193  %AB_4_load_2 = load i16* %AB_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_4_load_2"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:194  %mul_ln30_42 = mul i16 %A_4_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_42"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:195  %add_ln30_42 = add i16 %AB_4_load_2, %mul_ln30_42

]]></Node>
<StgValue><ssdm name="add_ln30_42"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="4">
<![CDATA[
partialsum:197  %AB_4_load_3 = load i16* %AB_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_3"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:198  %mul_ln30_43 = mul i16 %A_4_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_43"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:199  %add_ln30_43 = add i16 %AB_4_load_3, %mul_ln30_43

]]></Node>
<StgValue><ssdm name="add_ln30_43"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="4">
<![CDATA[
partialsum:201  %AB_4_load_4 = load i16* %AB_4_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_4_load_4"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="4">
<![CDATA[
partialsum:205  %AB_4_load_5 = load i16* %AB_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_5"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:228  %mul_ln30_50 = mul i16 %A_5_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_50"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:229  %add_ln30_50 = add i16 %AB_5_load, %mul_ln30_50

]]></Node>
<StgValue><ssdm name="add_ln30_50"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:232  %mul_ln30_51 = mul i16 %A_5_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_51"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:233  %add_ln30_51 = add i16 %AB_5_load_1, %mul_ln30_51

]]></Node>
<StgValue><ssdm name="add_ln30_51"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="4">
<![CDATA[
partialsum:235  %AB_5_load_2 = load i16* %AB_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_2"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:236  %mul_ln30_52 = mul i16 %A_5_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_52"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:237  %add_ln30_52 = add i16 %AB_5_load_2, %mul_ln30_52

]]></Node>
<StgValue><ssdm name="add_ln30_52"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="4">
<![CDATA[
partialsum:239  %AB_5_load_3 = load i16* %AB_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_3"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="4">
<![CDATA[
partialsum:243  %AB_5_load_4 = load i16* %AB_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_4"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="4">
<![CDATA[
partialsum:247  %AB_5_load_5 = load i16* %AB_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_5"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="4">
<![CDATA[
partialsum:277  %AB_6_load_2 = load i16* %AB_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_6_load_2"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="4">
<![CDATA[
partialsum:281  %AB_6_load_3 = load i16* %AB_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_3"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="4">
<![CDATA[
partialsum:285  %AB_6_load_4 = load i16* %AB_6_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_6_load_4"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="4">
<![CDATA[
partialsum:289  %AB_6_load_5 = load i16* %AB_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_5"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="4">
<![CDATA[
partialsum:319  %AB_7_load_2 = load i16* %AB_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_2"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="4">
<![CDATA[
partialsum:323  %AB_7_load_3 = load i16* %AB_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_3"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="4">
<![CDATA[
partialsum:327  %AB_7_load_4 = load i16* %AB_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_4"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="4">
<![CDATA[
partialsum:331  %AB_7_load_5 = load i16* %AB_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_5"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="4">
<![CDATA[
partialsum:361  %AB_8_load_2 = load i16* %AB_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_8_load_2"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="4">
<![CDATA[
partialsum:365  %AB_8_load_3 = load i16* %AB_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_3"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="4">
<![CDATA[
partialsum:369  %AB_8_load_4 = load i16* %AB_8_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_8_load_4"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="4">
<![CDATA[
partialsum:373  %AB_8_load_5 = load i16* %AB_8_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_5"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="4">
<![CDATA[
partialsum:403  %AB_9_load_2 = load i16* %AB_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_2"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="4">
<![CDATA[
partialsum:407  %AB_9_load_3 = load i16* %AB_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_3"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="4">
<![CDATA[
partialsum:411  %AB_9_load_4 = load i16* %AB_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_4"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="4">
<![CDATA[
partialsum:415  %AB_9_load_5 = load i16* %AB_9_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="509" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="4">
<![CDATA[
partialsum:33  %AB_0_load_4 = load i16* %AB_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_0_load_4"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:34  %mul_ln30_4 = mul i16 %A_0_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_4"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:35  %add_ln30_4 = add i16 %AB_0_load_4, %mul_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="4">
<![CDATA[
partialsum:37  %AB_0_load_5 = load i16* %AB_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_5"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:38  %mul_ln30_5 = mul i16 %A_0_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_5"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:39  %add_ln30_5 = add i16 %AB_0_load_5, %mul_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="4">
<![CDATA[
partialsum:41  %AB_0_load_6 = load i16* %AB_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_0_load_6"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="4">
<![CDATA[
partialsum:45  %AB_0_load_7 = load i16* %AB_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_7"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="4">
<![CDATA[
partialsum:75  %AB_1_load_4 = load i16* %AB_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_4"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:76  %mul_ln30_14 = mul i16 %A_1_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_14"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:77  %add_ln30_14 = add i16 %AB_1_load_4, %mul_ln30_14

]]></Node>
<StgValue><ssdm name="add_ln30_14"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="4">
<![CDATA[
partialsum:79  %AB_1_load_5 = load i16* %AB_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_5"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:80  %mul_ln30_15 = mul i16 %A_1_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_15"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:81  %add_ln30_15 = add i16 %AB_1_load_5, %mul_ln30_15

]]></Node>
<StgValue><ssdm name="add_ln30_15"/></StgValue>
</operation>

<operation id="523" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="4">
<![CDATA[
partialsum:83  %AB_1_load_6 = load i16* %AB_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_6"/></StgValue>
</operation>

<operation id="524" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="4">
<![CDATA[
partialsum:87  %AB_1_load_7 = load i16* %AB_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_7"/></StgValue>
</operation>

<operation id="525" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="4">
<![CDATA[
partialsum:117  %AB_2_load_4 = load i16* %AB_2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_2_load_4"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:118  %mul_ln30_24 = mul i16 %A_2_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_24"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:119  %add_ln30_24 = add i16 %AB_2_load_4, %mul_ln30_24

]]></Node>
<StgValue><ssdm name="add_ln30_24"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="4">
<![CDATA[
partialsum:121  %AB_2_load_5 = load i16* %AB_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_5"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:122  %mul_ln30_25 = mul i16 %A_2_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_25"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:123  %add_ln30_25 = add i16 %AB_2_load_5, %mul_ln30_25

]]></Node>
<StgValue><ssdm name="add_ln30_25"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="4">
<![CDATA[
partialsum:125  %AB_2_load_6 = load i16* %AB_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_2_load_6"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="4">
<![CDATA[
partialsum:129  %AB_2_load_7 = load i16* %AB_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_7"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="4">
<![CDATA[
partialsum:159  %AB_3_load_4 = load i16* %AB_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_4"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:160  %mul_ln30_34 = mul i16 %A_3_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_34"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:161  %add_ln30_34 = add i16 %AB_3_load_4, %mul_ln30_34

]]></Node>
<StgValue><ssdm name="add_ln30_34"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="4">
<![CDATA[
partialsum:163  %AB_3_load_5 = load i16* %AB_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_5"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:164  %mul_ln30_35 = mul i16 %A_3_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_35"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:165  %add_ln30_35 = add i16 %AB_3_load_5, %mul_ln30_35

]]></Node>
<StgValue><ssdm name="add_ln30_35"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="4">
<![CDATA[
partialsum:167  %AB_3_load_6 = load i16* %AB_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_6"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="4">
<![CDATA[
partialsum:171  %AB_3_load_7 = load i16* %AB_3_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_7"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="4">
<![CDATA[
partialsum:201  %AB_4_load_4 = load i16* %AB_4_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_4_load_4"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:202  %mul_ln30_44 = mul i16 %A_4_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_44"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:203  %add_ln30_44 = add i16 %AB_4_load_4, %mul_ln30_44

]]></Node>
<StgValue><ssdm name="add_ln30_44"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="4">
<![CDATA[
partialsum:205  %AB_4_load_5 = load i16* %AB_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_5"/></StgValue>
</operation>

<operation id="545" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:206  %mul_ln30_45 = mul i16 %A_4_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_45"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:207  %add_ln30_45 = add i16 %AB_4_load_5, %mul_ln30_45

]]></Node>
<StgValue><ssdm name="add_ln30_45"/></StgValue>
</operation>

<operation id="547" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="4">
<![CDATA[
partialsum:209  %AB_4_load_6 = load i16* %AB_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_4_load_6"/></StgValue>
</operation>

<operation id="548" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="4">
<![CDATA[
partialsum:213  %AB_4_load_7 = load i16* %AB_4_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_7"/></StgValue>
</operation>

<operation id="549" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:240  %mul_ln30_53 = mul i16 %A_5_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_53"/></StgValue>
</operation>

<operation id="550" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:241  %add_ln30_53 = add i16 %AB_5_load_3, %mul_ln30_53

]]></Node>
<StgValue><ssdm name="add_ln30_53"/></StgValue>
</operation>

<operation id="551" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="4">
<![CDATA[
partialsum:243  %AB_5_load_4 = load i16* %AB_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_4"/></StgValue>
</operation>

<operation id="552" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:244  %mul_ln30_54 = mul i16 %A_5_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_54"/></StgValue>
</operation>

<operation id="553" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:245  %add_ln30_54 = add i16 %AB_5_load_4, %mul_ln30_54

]]></Node>
<StgValue><ssdm name="add_ln30_54"/></StgValue>
</operation>

<operation id="554" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="4">
<![CDATA[
partialsum:247  %AB_5_load_5 = load i16* %AB_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_5"/></StgValue>
</operation>

<operation id="555" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:248  %mul_ln30_55 = mul i16 %A_5_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_55"/></StgValue>
</operation>

<operation id="556" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:249  %add_ln30_55 = add i16 %AB_5_load_5, %mul_ln30_55

]]></Node>
<StgValue><ssdm name="add_ln30_55"/></StgValue>
</operation>

<operation id="557" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="4">
<![CDATA[
partialsum:251  %AB_5_load_6 = load i16* %AB_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_6"/></StgValue>
</operation>

<operation id="558" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="4">
<![CDATA[
partialsum:255  %AB_5_load_7 = load i16* %AB_5_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_7"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:270  %mul_ln30_60 = mul i16 %A_6_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_60"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:271  %add_ln30_60 = add i16 %AB_6_load, %mul_ln30_60

]]></Node>
<StgValue><ssdm name="add_ln30_60"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:274  %mul_ln30_61 = mul i16 %A_6_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_61"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:275  %add_ln30_61 = add i16 %AB_6_load_1, %mul_ln30_61

]]></Node>
<StgValue><ssdm name="add_ln30_61"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:278  %mul_ln30_62 = mul i16 %A_6_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_62"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:279  %add_ln30_62 = add i16 %AB_6_load_2, %mul_ln30_62

]]></Node>
<StgValue><ssdm name="add_ln30_62"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:282  %mul_ln30_63 = mul i16 %A_6_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_63"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:283  %add_ln30_63 = add i16 %AB_6_load_3, %mul_ln30_63

]]></Node>
<StgValue><ssdm name="add_ln30_63"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="4">
<![CDATA[
partialsum:285  %AB_6_load_4 = load i16* %AB_6_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_6_load_4"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:286  %mul_ln30_64 = mul i16 %A_6_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_64"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:287  %add_ln30_64 = add i16 %AB_6_load_4, %mul_ln30_64

]]></Node>
<StgValue><ssdm name="add_ln30_64"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="4">
<![CDATA[
partialsum:289  %AB_6_load_5 = load i16* %AB_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_5"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:290  %mul_ln30_65 = mul i16 %A_6_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_65"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:291  %add_ln30_65 = add i16 %AB_6_load_5, %mul_ln30_65

]]></Node>
<StgValue><ssdm name="add_ln30_65"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="4">
<![CDATA[
partialsum:293  %AB_6_load_6 = load i16* %AB_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_6_load_6"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="4">
<![CDATA[
partialsum:297  %AB_6_load_7 = load i16* %AB_6_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_7"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:312  %mul_ln30_70 = mul i16 %A_7_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_70"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:313  %add_ln30_70 = add i16 %AB_7_load, %mul_ln30_70

]]></Node>
<StgValue><ssdm name="add_ln30_70"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:316  %mul_ln30_71 = mul i16 %A_7_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_71"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:317  %add_ln30_71 = add i16 %AB_7_load_1, %mul_ln30_71

]]></Node>
<StgValue><ssdm name="add_ln30_71"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:320  %mul_ln30_72 = mul i16 %A_7_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_72"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:321  %add_ln30_72 = add i16 %AB_7_load_2, %mul_ln30_72

]]></Node>
<StgValue><ssdm name="add_ln30_72"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:324  %mul_ln30_73 = mul i16 %A_7_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_73"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:325  %add_ln30_73 = add i16 %AB_7_load_3, %mul_ln30_73

]]></Node>
<StgValue><ssdm name="add_ln30_73"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="4">
<![CDATA[
partialsum:327  %AB_7_load_4 = load i16* %AB_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_4"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="4">
<![CDATA[
partialsum:331  %AB_7_load_5 = load i16* %AB_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_5"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="4">
<![CDATA[
partialsum:335  %AB_7_load_6 = load i16* %AB_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_6"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="4">
<![CDATA[
partialsum:339  %AB_7_load_7 = load i16* %AB_7_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_7"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="4">
<![CDATA[
partialsum:369  %AB_8_load_4 = load i16* %AB_8_addr_5, align 8

]]></Node>
<StgValue><ssdm name="AB_8_load_4"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="4">
<![CDATA[
partialsum:373  %AB_8_load_5 = load i16* %AB_8_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_5"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="4">
<![CDATA[
partialsum:377  %AB_8_load_6 = load i16* %AB_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_8_load_6"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="4">
<![CDATA[
partialsum:381  %AB_8_load_7 = load i16* %AB_8_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_7"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="4">
<![CDATA[
partialsum:411  %AB_9_load_4 = load i16* %AB_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_4"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="4">
<![CDATA[
partialsum:415  %AB_9_load_5 = load i16* %AB_9_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_5"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="4">
<![CDATA[
partialsum:419  %AB_9_load_6 = load i16* %AB_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_6"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="4">
<![CDATA[
partialsum:423  %AB_9_load_7 = load i16* %AB_9_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="595" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="4">
<![CDATA[
partialsum:41  %AB_0_load_6 = load i16* %AB_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_0_load_6"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:42  %mul_ln30_6 = mul i16 %A_0_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_6"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:43  %add_ln30_6 = add i16 %AB_0_load_6, %mul_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="4">
<![CDATA[
partialsum:45  %AB_0_load_7 = load i16* %AB_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_7"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:46  %mul_ln30_7 = mul i16 %A_0_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_7"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:47  %add_ln30_7 = add i16 %AB_0_load_7, %mul_ln30_7

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="4">
<![CDATA[
partialsum:49  %AB_0_load_8 = load i16* %AB_0_addr_9, align 16

]]></Node>
<StgValue><ssdm name="AB_0_load_8"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="4">
<![CDATA[
partialsum:53  %AB_0_load_9 = load i16* %AB_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_9"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="4">
<![CDATA[
partialsum:83  %AB_1_load_6 = load i16* %AB_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_6"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:84  %mul_ln30_16 = mul i16 %A_1_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_16"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:85  %add_ln30_16 = add i16 %AB_1_load_6, %mul_ln30_16

]]></Node>
<StgValue><ssdm name="add_ln30_16"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="4">
<![CDATA[
partialsum:87  %AB_1_load_7 = load i16* %AB_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_7"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:88  %mul_ln30_17 = mul i16 %A_1_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_17"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:89  %add_ln30_17 = add i16 %AB_1_load_7, %mul_ln30_17

]]></Node>
<StgValue><ssdm name="add_ln30_17"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="4">
<![CDATA[
partialsum:91  %AB_1_load_8 = load i16* %AB_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_8"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="4">
<![CDATA[
partialsum:95  %AB_1_load_9 = load i16* %AB_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_9"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="4">
<![CDATA[
partialsum:125  %AB_2_load_6 = load i16* %AB_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_2_load_6"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:126  %mul_ln30_26 = mul i16 %A_2_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_26"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:127  %add_ln30_26 = add i16 %AB_2_load_6, %mul_ln30_26

]]></Node>
<StgValue><ssdm name="add_ln30_26"/></StgValue>
</operation>

<operation id="614" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="4">
<![CDATA[
partialsum:129  %AB_2_load_7 = load i16* %AB_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_7"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:130  %mul_ln30_27 = mul i16 %A_2_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_27"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:131  %add_ln30_27 = add i16 %AB_2_load_7, %mul_ln30_27

]]></Node>
<StgValue><ssdm name="add_ln30_27"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="4">
<![CDATA[
partialsum:133  %AB_2_load_8 = load i16* %AB_2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="AB_2_load_8"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="4">
<![CDATA[
partialsum:137  %AB_2_load_9 = load i16* %AB_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_9"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="4">
<![CDATA[
partialsum:167  %AB_3_load_6 = load i16* %AB_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_6"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:168  %mul_ln30_36 = mul i16 %A_3_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_36"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:169  %add_ln30_36 = add i16 %AB_3_load_6, %mul_ln30_36

]]></Node>
<StgValue><ssdm name="add_ln30_36"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="4">
<![CDATA[
partialsum:171  %AB_3_load_7 = load i16* %AB_3_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_7"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:172  %mul_ln30_37 = mul i16 %A_3_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_37"/></StgValue>
</operation>

<operation id="624" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:173  %add_ln30_37 = add i16 %AB_3_load_7, %mul_ln30_37

]]></Node>
<StgValue><ssdm name="add_ln30_37"/></StgValue>
</operation>

<operation id="625" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="4">
<![CDATA[
partialsum:175  %AB_3_load_8 = load i16* %AB_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_8"/></StgValue>
</operation>

<operation id="626" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="4">
<![CDATA[
partialsum:179  %AB_3_load_9 = load i16* %AB_3_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_9"/></StgValue>
</operation>

<operation id="627" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="4">
<![CDATA[
partialsum:209  %AB_4_load_6 = load i16* %AB_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_4_load_6"/></StgValue>
</operation>

<operation id="628" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:210  %mul_ln30_46 = mul i16 %A_4_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_46"/></StgValue>
</operation>

<operation id="629" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:211  %add_ln30_46 = add i16 %AB_4_load_6, %mul_ln30_46

]]></Node>
<StgValue><ssdm name="add_ln30_46"/></StgValue>
</operation>

<operation id="630" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="4">
<![CDATA[
partialsum:213  %AB_4_load_7 = load i16* %AB_4_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_7"/></StgValue>
</operation>

<operation id="631" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:214  %mul_ln30_47 = mul i16 %A_4_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_47"/></StgValue>
</operation>

<operation id="632" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:215  %add_ln30_47 = add i16 %AB_4_load_7, %mul_ln30_47

]]></Node>
<StgValue><ssdm name="add_ln30_47"/></StgValue>
</operation>

<operation id="633" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="4">
<![CDATA[
partialsum:217  %AB_4_load_8 = load i16* %AB_4_addr_9, align 16

]]></Node>
<StgValue><ssdm name="AB_4_load_8"/></StgValue>
</operation>

<operation id="634" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="4">
<![CDATA[
partialsum:221  %AB_4_load_9 = load i16* %AB_4_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_9"/></StgValue>
</operation>

<operation id="635" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="4">
<![CDATA[
partialsum:251  %AB_5_load_6 = load i16* %AB_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_6"/></StgValue>
</operation>

<operation id="636" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:252  %mul_ln30_56 = mul i16 %A_5_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_56"/></StgValue>
</operation>

<operation id="637" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:253  %add_ln30_56 = add i16 %AB_5_load_6, %mul_ln30_56

]]></Node>
<StgValue><ssdm name="add_ln30_56"/></StgValue>
</operation>

<operation id="638" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="4">
<![CDATA[
partialsum:255  %AB_5_load_7 = load i16* %AB_5_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_7"/></StgValue>
</operation>

<operation id="639" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:256  %mul_ln30_57 = mul i16 %A_5_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_57"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:257  %add_ln30_57 = add i16 %AB_5_load_7, %mul_ln30_57

]]></Node>
<StgValue><ssdm name="add_ln30_57"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="4">
<![CDATA[
partialsum:259  %AB_5_load_8 = load i16* %AB_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_8"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="4">
<![CDATA[
partialsum:263  %AB_5_load_9 = load i16* %AB_5_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_9"/></StgValue>
</operation>

<operation id="643" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="4">
<![CDATA[
partialsum:293  %AB_6_load_6 = load i16* %AB_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_6_load_6"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:294  %mul_ln30_66 = mul i16 %A_6_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_66"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:295  %add_ln30_66 = add i16 %AB_6_load_6, %mul_ln30_66

]]></Node>
<StgValue><ssdm name="add_ln30_66"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="4">
<![CDATA[
partialsum:297  %AB_6_load_7 = load i16* %AB_6_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_7"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:298  %mul_ln30_67 = mul i16 %A_6_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_67"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:299  %add_ln30_67 = add i16 %AB_6_load_7, %mul_ln30_67

]]></Node>
<StgValue><ssdm name="add_ln30_67"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="4">
<![CDATA[
partialsum:301  %AB_6_load_8 = load i16* %AB_6_addr_9, align 8

]]></Node>
<StgValue><ssdm name="AB_6_load_8"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="4">
<![CDATA[
partialsum:305  %AB_6_load_9 = load i16* %AB_6_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_9"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:328  %mul_ln30_74 = mul i16 %A_7_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_74"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:329  %add_ln30_74 = add i16 %AB_7_load_4, %mul_ln30_74

]]></Node>
<StgValue><ssdm name="add_ln30_74"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:332  %mul_ln30_75 = mul i16 %A_7_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_75"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:333  %add_ln30_75 = add i16 %AB_7_load_5, %mul_ln30_75

]]></Node>
<StgValue><ssdm name="add_ln30_75"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="4">
<![CDATA[
partialsum:335  %AB_7_load_6 = load i16* %AB_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_6"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:336  %mul_ln30_76 = mul i16 %A_7_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_76"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:337  %add_ln30_76 = add i16 %AB_7_load_6, %mul_ln30_76

]]></Node>
<StgValue><ssdm name="add_ln30_76"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="4">
<![CDATA[
partialsum:339  %AB_7_load_7 = load i16* %AB_7_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_7"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:340  %mul_ln30_77 = mul i16 %A_7_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_77"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:341  %add_ln30_77 = add i16 %AB_7_load_7, %mul_ln30_77

]]></Node>
<StgValue><ssdm name="add_ln30_77"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="4">
<![CDATA[
partialsum:343  %AB_7_load_8 = load i16* %AB_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_8"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="4">
<![CDATA[
partialsum:347  %AB_7_load_9 = load i16* %AB_7_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_9"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:354  %mul_ln30_80 = mul i16 %A_8_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_80"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:355  %add_ln30_80 = add i16 %AB_8_load, %mul_ln30_80

]]></Node>
<StgValue><ssdm name="add_ln30_80"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:358  %mul_ln30_81 = mul i16 %A_8_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_81"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:359  %add_ln30_81 = add i16 %AB_8_load_1, %mul_ln30_81

]]></Node>
<StgValue><ssdm name="add_ln30_81"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:362  %mul_ln30_82 = mul i16 %A_8_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_82"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:363  %add_ln30_82 = add i16 %AB_8_load_2, %mul_ln30_82

]]></Node>
<StgValue><ssdm name="add_ln30_82"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:366  %mul_ln30_83 = mul i16 %A_8_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_83"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:367  %add_ln30_83 = add i16 %AB_8_load_3, %mul_ln30_83

]]></Node>
<StgValue><ssdm name="add_ln30_83"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:370  %mul_ln30_84 = mul i16 %A_8_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_84"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:371  %add_ln30_84 = add i16 %AB_8_load_4, %mul_ln30_84

]]></Node>
<StgValue><ssdm name="add_ln30_84"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="4">
<![CDATA[
partialsum:377  %AB_8_load_6 = load i16* %AB_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_8_load_6"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="4">
<![CDATA[
partialsum:381  %AB_8_load_7 = load i16* %AB_8_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_7"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="4">
<![CDATA[
partialsum:385  %AB_8_load_8 = load i16* %AB_8_addr_9, align 16

]]></Node>
<StgValue><ssdm name="AB_8_load_8"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="4">
<![CDATA[
partialsum:389  %AB_8_load_9 = load i16* %AB_8_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_9"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="4">
<![CDATA[
partialsum:419  %AB_9_load_6 = load i16* %AB_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_6"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="4">
<![CDATA[
partialsum:423  %AB_9_load_7 = load i16* %AB_9_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_7"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="4">
<![CDATA[
partialsum:427  %AB_9_load_8 = load i16* %AB_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_8"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="4">
<![CDATA[
partialsum:431  %AB_9_load_9 = load i16* %AB_9_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="681" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:20  store i16 %add_ln30, i16* %AB_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:24  store i16 %add_ln30_1, i16* %AB_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="4">
<![CDATA[
partialsum:49  %AB_0_load_8 = load i16* %AB_0_addr_9, align 16

]]></Node>
<StgValue><ssdm name="AB_0_load_8"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:50  %mul_ln30_8 = mul i16 %A_0_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_8"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:51  %add_ln30_8 = add i16 %AB_0_load_8, %mul_ln30_8

]]></Node>
<StgValue><ssdm name="add_ln30_8"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="4">
<![CDATA[
partialsum:53  %AB_0_load_9 = load i16* %AB_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_9"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:54  %mul_ln30_9 = mul i16 %A_0_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_9"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:55  %add_ln30_9 = add i16 %AB_0_load_9, %mul_ln30_9

]]></Node>
<StgValue><ssdm name="add_ln30_9"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:62  store i16 %add_ln30_10, i16* %AB_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:66  store i16 %add_ln30_11, i16* %AB_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="4">
<![CDATA[
partialsum:91  %AB_1_load_8 = load i16* %AB_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_1_load_8"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:92  %mul_ln30_18 = mul i16 %A_1_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_18"/></StgValue>
</operation>

<operation id="693" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:93  %add_ln30_18 = add i16 %AB_1_load_8, %mul_ln30_18

]]></Node>
<StgValue><ssdm name="add_ln30_18"/></StgValue>
</operation>

<operation id="694" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="4">
<![CDATA[
partialsum:95  %AB_1_load_9 = load i16* %AB_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_9"/></StgValue>
</operation>

<operation id="695" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:96  %mul_ln30_19 = mul i16 %A_1_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_19"/></StgValue>
</operation>

<operation id="696" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:97  %add_ln30_19 = add i16 %AB_1_load_9, %mul_ln30_19

]]></Node>
<StgValue><ssdm name="add_ln30_19"/></StgValue>
</operation>

<operation id="697" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:104  store i16 %add_ln30_20, i16* %AB_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="698" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:108  store i16 %add_ln30_21, i16* %AB_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="699" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="4">
<![CDATA[
partialsum:133  %AB_2_load_8 = load i16* %AB_2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="AB_2_load_8"/></StgValue>
</operation>

<operation id="700" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:134  %mul_ln30_28 = mul i16 %A_2_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_28"/></StgValue>
</operation>

<operation id="701" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:135  %add_ln30_28 = add i16 %AB_2_load_8, %mul_ln30_28

]]></Node>
<StgValue><ssdm name="add_ln30_28"/></StgValue>
</operation>

<operation id="702" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="4">
<![CDATA[
partialsum:137  %AB_2_load_9 = load i16* %AB_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_9"/></StgValue>
</operation>

<operation id="703" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:138  %mul_ln30_29 = mul i16 %A_2_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_29"/></StgValue>
</operation>

<operation id="704" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:139  %add_ln30_29 = add i16 %AB_2_load_9, %mul_ln30_29

]]></Node>
<StgValue><ssdm name="add_ln30_29"/></StgValue>
</operation>

<operation id="705" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:146  store i16 %add_ln30_30, i16* %AB_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="706" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:150  store i16 %add_ln30_31, i16* %AB_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="707" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="4">
<![CDATA[
partialsum:175  %AB_3_load_8 = load i16* %AB_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_3_load_8"/></StgValue>
</operation>

<operation id="708" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:176  %mul_ln30_38 = mul i16 %A_3_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_38"/></StgValue>
</operation>

<operation id="709" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:177  %add_ln30_38 = add i16 %AB_3_load_8, %mul_ln30_38

]]></Node>
<StgValue><ssdm name="add_ln30_38"/></StgValue>
</operation>

<operation id="710" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="4">
<![CDATA[
partialsum:179  %AB_3_load_9 = load i16* %AB_3_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_9"/></StgValue>
</operation>

<operation id="711" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:180  %mul_ln30_39 = mul i16 %A_3_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_39"/></StgValue>
</operation>

<operation id="712" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:181  %add_ln30_39 = add i16 %AB_3_load_9, %mul_ln30_39

]]></Node>
<StgValue><ssdm name="add_ln30_39"/></StgValue>
</operation>

<operation id="713" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:188  store i16 %add_ln30_40, i16* %AB_4_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="714" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:192  store i16 %add_ln30_41, i16* %AB_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="715" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="4">
<![CDATA[
partialsum:217  %AB_4_load_8 = load i16* %AB_4_addr_9, align 16

]]></Node>
<StgValue><ssdm name="AB_4_load_8"/></StgValue>
</operation>

<operation id="716" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:218  %mul_ln30_48 = mul i16 %A_4_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_48"/></StgValue>
</operation>

<operation id="717" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:219  %add_ln30_48 = add i16 %AB_4_load_8, %mul_ln30_48

]]></Node>
<StgValue><ssdm name="add_ln30_48"/></StgValue>
</operation>

<operation id="718" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="4">
<![CDATA[
partialsum:221  %AB_4_load_9 = load i16* %AB_4_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_9"/></StgValue>
</operation>

<operation id="719" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:222  %mul_ln30_49 = mul i16 %A_4_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_49"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:223  %add_ln30_49 = add i16 %AB_4_load_9, %mul_ln30_49

]]></Node>
<StgValue><ssdm name="add_ln30_49"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:230  store i16 %add_ln30_50, i16* %AB_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:234  store i16 %add_ln30_51, i16* %AB_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="4">
<![CDATA[
partialsum:259  %AB_5_load_8 = load i16* %AB_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_5_load_8"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:260  %mul_ln30_58 = mul i16 %A_5_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_58"/></StgValue>
</operation>

<operation id="725" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:261  %add_ln30_58 = add i16 %AB_5_load_8, %mul_ln30_58

]]></Node>
<StgValue><ssdm name="add_ln30_58"/></StgValue>
</operation>

<operation id="726" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="4">
<![CDATA[
partialsum:263  %AB_5_load_9 = load i16* %AB_5_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_9"/></StgValue>
</operation>

<operation id="727" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:264  %mul_ln30_59 = mul i16 %A_5_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_59"/></StgValue>
</operation>

<operation id="728" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:265  %add_ln30_59 = add i16 %AB_5_load_9, %mul_ln30_59

]]></Node>
<StgValue><ssdm name="add_ln30_59"/></StgValue>
</operation>

<operation id="729" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:272  store i16 %add_ln30_60, i16* %AB_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="730" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:276  store i16 %add_ln30_61, i16* %AB_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="731" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="4">
<![CDATA[
partialsum:301  %AB_6_load_8 = load i16* %AB_6_addr_9, align 8

]]></Node>
<StgValue><ssdm name="AB_6_load_8"/></StgValue>
</operation>

<operation id="732" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:302  %mul_ln30_68 = mul i16 %A_6_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_68"/></StgValue>
</operation>

<operation id="733" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:303  %add_ln30_68 = add i16 %AB_6_load_8, %mul_ln30_68

]]></Node>
<StgValue><ssdm name="add_ln30_68"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="4">
<![CDATA[
partialsum:305  %AB_6_load_9 = load i16* %AB_6_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_9"/></StgValue>
</operation>

<operation id="735" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:306  %mul_ln30_69 = mul i16 %A_6_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_69"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:307  %add_ln30_69 = add i16 %AB_6_load_9, %mul_ln30_69

]]></Node>
<StgValue><ssdm name="add_ln30_69"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:314  store i16 %add_ln30_70, i16* %AB_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:318  store i16 %add_ln30_71, i16* %AB_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="4">
<![CDATA[
partialsum:343  %AB_7_load_8 = load i16* %AB_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_7_load_8"/></StgValue>
</operation>

<operation id="740" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:344  %mul_ln30_78 = mul i16 %A_7_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_78"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:345  %add_ln30_78 = add i16 %AB_7_load_8, %mul_ln30_78

]]></Node>
<StgValue><ssdm name="add_ln30_78"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="4">
<![CDATA[
partialsum:347  %AB_7_load_9 = load i16* %AB_7_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_9"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:348  %mul_ln30_79 = mul i16 %A_7_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_79"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:349  %add_ln30_79 = add i16 %AB_7_load_9, %mul_ln30_79

]]></Node>
<StgValue><ssdm name="add_ln30_79"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:356  store i16 %add_ln30_80, i16* %AB_8_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:360  store i16 %add_ln30_81, i16* %AB_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:374  %mul_ln30_85 = mul i16 %A_8_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_85"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:375  %add_ln30_85 = add i16 %AB_8_load_5, %mul_ln30_85

]]></Node>
<StgValue><ssdm name="add_ln30_85"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:378  %mul_ln30_86 = mul i16 %A_8_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_86"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:379  %add_ln30_86 = add i16 %AB_8_load_6, %mul_ln30_86

]]></Node>
<StgValue><ssdm name="add_ln30_86"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:382  %mul_ln30_87 = mul i16 %A_8_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_87"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:383  %add_ln30_87 = add i16 %AB_8_load_7, %mul_ln30_87

]]></Node>
<StgValue><ssdm name="add_ln30_87"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="4">
<![CDATA[
partialsum:385  %AB_8_load_8 = load i16* %AB_8_addr_9, align 16

]]></Node>
<StgValue><ssdm name="AB_8_load_8"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:386  %mul_ln30_88 = mul i16 %A_8_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_88"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:387  %add_ln30_88 = add i16 %AB_8_load_8, %mul_ln30_88

]]></Node>
<StgValue><ssdm name="add_ln30_88"/></StgValue>
</operation>

<operation id="756" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="4">
<![CDATA[
partialsum:389  %AB_8_load_9 = load i16* %AB_8_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_9"/></StgValue>
</operation>

<operation id="757" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:390  %mul_ln30_89 = mul i16 %A_8_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_89"/></StgValue>
</operation>

<operation id="758" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:391  %add_ln30_89 = add i16 %AB_8_load_9, %mul_ln30_89

]]></Node>
<StgValue><ssdm name="add_ln30_89"/></StgValue>
</operation>

<operation id="759" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:396  %mul_ln30_90 = mul i16 %A_9_load, %tmp_a_1_0

]]></Node>
<StgValue><ssdm name="mul_ln30_90"/></StgValue>
</operation>

<operation id="760" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:397  %add_ln30_90 = add i16 %AB_9_load, %mul_ln30_90

]]></Node>
<StgValue><ssdm name="add_ln30_90"/></StgValue>
</operation>

<operation id="761" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:398  store i16 %add_ln30_90, i16* %AB_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="762" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:400  %mul_ln30_91 = mul i16 %A_9_load, %tmp_a_1_1

]]></Node>
<StgValue><ssdm name="mul_ln30_91"/></StgValue>
</operation>

<operation id="763" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:401  %add_ln30_91 = add i16 %AB_9_load_1, %mul_ln30_91

]]></Node>
<StgValue><ssdm name="add_ln30_91"/></StgValue>
</operation>

<operation id="764" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:402  store i16 %add_ln30_91, i16* %AB_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="765" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="4">
<![CDATA[
partialsum:427  %AB_9_load_8 = load i16* %AB_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="AB_9_load_8"/></StgValue>
</operation>

<operation id="766" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="4">
<![CDATA[
partialsum:431  %AB_9_load_9 = load i16* %AB_9_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="767" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:28  store i16 %add_ln30_2, i16* %AB_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:32  store i16 %add_ln30_3, i16* %AB_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:70  store i16 %add_ln30_12, i16* %AB_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:74  store i16 %add_ln30_13, i16* %AB_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:112  store i16 %add_ln30_22, i16* %AB_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:116  store i16 %add_ln30_23, i16* %AB_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:154  store i16 %add_ln30_32, i16* %AB_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:158  store i16 %add_ln30_33, i16* %AB_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:196  store i16 %add_ln30_42, i16* %AB_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:200  store i16 %add_ln30_43, i16* %AB_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:238  store i16 %add_ln30_52, i16* %AB_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:242  store i16 %add_ln30_53, i16* %AB_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:280  store i16 %add_ln30_62, i16* %AB_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:284  store i16 %add_ln30_63, i16* %AB_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:322  store i16 %add_ln30_72, i16* %AB_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:326  store i16 %add_ln30_73, i16* %AB_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:364  store i16 %add_ln30_82, i16* %AB_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:368  store i16 %add_ln30_83, i16* %AB_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:404  %mul_ln30_92 = mul i16 %A_9_load, %tmp_a_1_2

]]></Node>
<StgValue><ssdm name="mul_ln30_92"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:405  %add_ln30_92 = add i16 %AB_9_load_2, %mul_ln30_92

]]></Node>
<StgValue><ssdm name="add_ln30_92"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:406  store i16 %add_ln30_92, i16* %AB_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:408  %mul_ln30_93 = mul i16 %A_9_load, %tmp_a_1_3

]]></Node>
<StgValue><ssdm name="mul_ln30_93"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:409  %add_ln30_93 = add i16 %AB_9_load_3, %mul_ln30_93

]]></Node>
<StgValue><ssdm name="add_ln30_93"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:410  store i16 %add_ln30_93, i16* %AB_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:412  %mul_ln30_94 = mul i16 %A_9_load, %tmp_a_1_4

]]></Node>
<StgValue><ssdm name="mul_ln30_94"/></StgValue>
</operation>

<operation id="792" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:413  %add_ln30_94 = add i16 %AB_9_load_4, %mul_ln30_94

]]></Node>
<StgValue><ssdm name="add_ln30_94"/></StgValue>
</operation>

<operation id="793" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:416  %mul_ln30_95 = mul i16 %A_9_load, %tmp_a_1_5

]]></Node>
<StgValue><ssdm name="mul_ln30_95"/></StgValue>
</operation>

<operation id="794" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:417  %add_ln30_95 = add i16 %AB_9_load_5, %mul_ln30_95

]]></Node>
<StgValue><ssdm name="add_ln30_95"/></StgValue>
</operation>

<operation id="795" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:420  %mul_ln30_96 = mul i16 %A_9_load, %tmp_a_1_6

]]></Node>
<StgValue><ssdm name="mul_ln30_96"/></StgValue>
</operation>

<operation id="796" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:421  %add_ln30_96 = add i16 %AB_9_load_6, %mul_ln30_96

]]></Node>
<StgValue><ssdm name="add_ln30_96"/></StgValue>
</operation>

<operation id="797" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:424  %mul_ln30_97 = mul i16 %A_9_load, %tmp_a_1_7

]]></Node>
<StgValue><ssdm name="mul_ln30_97"/></StgValue>
</operation>

<operation id="798" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:425  %add_ln30_97 = add i16 %AB_9_load_7, %mul_ln30_97

]]></Node>
<StgValue><ssdm name="add_ln30_97"/></StgValue>
</operation>

<operation id="799" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:428  %mul_ln30_98 = mul i16 %A_9_load, %tmp_a_1_8

]]></Node>
<StgValue><ssdm name="mul_ln30_98"/></StgValue>
</operation>

<operation id="800" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:429  %add_ln30_98 = add i16 %AB_9_load_8, %mul_ln30_98

]]></Node>
<StgValue><ssdm name="add_ln30_98"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:432  %mul_ln30_99 = mul i16 %A_9_load, %tmp_a_1_9

]]></Node>
<StgValue><ssdm name="mul_ln30_99"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
partialsum:433  %add_ln30_99 = add i16 %AB_9_load_9, %mul_ln30_99

]]></Node>
<StgValue><ssdm name="add_ln30_99"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="803" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:36  store i16 %add_ln30_4, i16* %AB_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:40  store i16 %add_ln30_5, i16* %AB_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:78  store i16 %add_ln30_14, i16* %AB_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:82  store i16 %add_ln30_15, i16* %AB_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:120  store i16 %add_ln30_24, i16* %AB_2_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:124  store i16 %add_ln30_25, i16* %AB_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:162  store i16 %add_ln30_34, i16* %AB_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:166  store i16 %add_ln30_35, i16* %AB_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:204  store i16 %add_ln30_44, i16* %AB_4_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:208  store i16 %add_ln30_45, i16* %AB_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:246  store i16 %add_ln30_54, i16* %AB_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="814" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:250  store i16 %add_ln30_55, i16* %AB_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="815" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:288  store i16 %add_ln30_64, i16* %AB_6_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="816" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:292  store i16 %add_ln30_65, i16* %AB_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="817" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:330  store i16 %add_ln30_74, i16* %AB_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="818" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:334  store i16 %add_ln30_75, i16* %AB_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="819" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:372  store i16 %add_ln30_84, i16* %AB_8_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="820" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:376  store i16 %add_ln30_85, i16* %AB_8_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:414  store i16 %add_ln30_94, i16* %AB_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="822" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:418  store i16 %add_ln30_95, i16* %AB_9_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="823" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:44  store i16 %add_ln30_6, i16* %AB_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="824" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:48  store i16 %add_ln30_7, i16* %AB_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="825" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:86  store i16 %add_ln30_16, i16* %AB_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="826" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:90  store i16 %add_ln30_17, i16* %AB_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="827" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:128  store i16 %add_ln30_26, i16* %AB_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="828" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:132  store i16 %add_ln30_27, i16* %AB_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="829" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:170  store i16 %add_ln30_36, i16* %AB_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:174  store i16 %add_ln30_37, i16* %AB_3_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:212  store i16 %add_ln30_46, i16* %AB_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:216  store i16 %add_ln30_47, i16* %AB_4_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:254  store i16 %add_ln30_56, i16* %AB_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:258  store i16 %add_ln30_57, i16* %AB_5_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:296  store i16 %add_ln30_66, i16* %AB_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:300  store i16 %add_ln30_67, i16* %AB_6_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:338  store i16 %add_ln30_76, i16* %AB_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:342  store i16 %add_ln30_77, i16* %AB_7_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:380  store i16 %add_ln30_86, i16* %AB_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:384  store i16 %add_ln30_87, i16* %AB_8_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:422  store i16 %add_ln30_96, i16* %AB_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:426  store i16 %add_ln30_97, i16* %AB_9_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="843" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
partialsum:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="844" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
partialsum:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="845" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
partialsum:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="846" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:52  store i16 %add_ln30_8, i16* %AB_0_addr_9, align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="847" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:56  store i16 %add_ln30_9, i16* %AB_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="848" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:94  store i16 %add_ln30_18, i16* %AB_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="849" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:98  store i16 %add_ln30_19, i16* %AB_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="850" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:136  store i16 %add_ln30_28, i16* %AB_2_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="851" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:140  store i16 %add_ln30_29, i16* %AB_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="852" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:178  store i16 %add_ln30_38, i16* %AB_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="853" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:182  store i16 %add_ln30_39, i16* %AB_3_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:220  store i16 %add_ln30_48, i16* %AB_4_addr_9, align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:224  store i16 %add_ln30_49, i16* %AB_4_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:262  store i16 %add_ln30_58, i16* %AB_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:266  store i16 %add_ln30_59, i16* %AB_5_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:304  store i16 %add_ln30_68, i16* %AB_6_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:308  store i16 %add_ln30_69, i16* %AB_6_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:346  store i16 %add_ln30_78, i16* %AB_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:350  store i16 %add_ln30_79, i16* %AB_7_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:388  store i16 %add_ln30_88, i16* %AB_8_addr_9, align 16

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:392  store i16 %add_ln30_89, i16* %AB_8_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:430  store i16 %add_ln30_98, i16* %AB_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
partialsum:434  store i16 %add_ln30_99, i16* %AB_9_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
partialsum:435  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
partialsum:436  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="868" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %AB_0_load_10 = load i16* %AB_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_10"/></StgValue>
</operation>

<operation id="869" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %AB_1_load_10 = load i16* %AB_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_10"/></StgValue>
</operation>

<operation id="870" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %AB_2_load_10 = load i16* %AB_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_10"/></StgValue>
</operation>

<operation id="871" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %AB_3_load_10 = load i16* %AB_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_10"/></StgValue>
</operation>

<operation id="872" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:4  %AB_4_load_10 = load i16* %AB_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_10"/></StgValue>
</operation>

<operation id="873" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %AB_5_load_10 = load i16* %AB_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_10"/></StgValue>
</operation>

<operation id="874" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:6  %AB_6_load_10 = load i16* %AB_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_10"/></StgValue>
</operation>

<operation id="875" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %AB_7_load_10 = load i16* %AB_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_10"/></StgValue>
</operation>

<operation id="876" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %AB_8_load_10 = load i16* %AB_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_10"/></StgValue>
</operation>

<operation id="877" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %AB_9_load_10 = load i16* %AB_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_10"/></StgValue>
</operation>

<operation id="878" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:10  %AB_0_load_11 = load i16* %AB_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_11"/></StgValue>
</operation>

<operation id="879" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %AB_1_load_11 = load i16* %AB_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_11"/></StgValue>
</operation>

<operation id="880" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:12  %AB_2_load_11 = load i16* %AB_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_11"/></StgValue>
</operation>

<operation id="881" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %AB_3_load_11 = load i16* %AB_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_11"/></StgValue>
</operation>

<operation id="882" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:14  %AB_4_load_11 = load i16* %AB_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_11"/></StgValue>
</operation>

<operation id="883" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %AB_5_load_11 = load i16* %AB_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_11"/></StgValue>
</operation>

<operation id="884" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:16  %AB_6_load_11 = load i16* %AB_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_11"/></StgValue>
</operation>

<operation id="885" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %AB_7_load_11 = load i16* %AB_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_11"/></StgValue>
</operation>

<operation id="886" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:18  %AB_8_load_11 = load i16* %AB_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_11"/></StgValue>
</operation>

<operation id="887" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:19  %AB_9_load_11 = load i16* %AB_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_11"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="888" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %AB_0_load_10 = load i16* %AB_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_10"/></StgValue>
</operation>

<operation id="889" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %AB_1_load_10 = load i16* %AB_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_10"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %AB_2_load_10 = load i16* %AB_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_10"/></StgValue>
</operation>

<operation id="891" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %AB_3_load_10 = load i16* %AB_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_10"/></StgValue>
</operation>

<operation id="892" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:4  %AB_4_load_10 = load i16* %AB_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_10"/></StgValue>
</operation>

<operation id="893" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %AB_5_load_10 = load i16* %AB_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_10"/></StgValue>
</operation>

<operation id="894" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:6  %AB_6_load_10 = load i16* %AB_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_10"/></StgValue>
</operation>

<operation id="895" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %AB_7_load_10 = load i16* %AB_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_10"/></StgValue>
</operation>

<operation id="896" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:8  %AB_8_load_10 = load i16* %AB_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_10"/></StgValue>
</operation>

<operation id="897" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %AB_9_load_10 = load i16* %AB_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_10"/></StgValue>
</operation>

<operation id="898" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:10  %AB_0_load_11 = load i16* %AB_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_11"/></StgValue>
</operation>

<operation id="899" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:11  %AB_1_load_11 = load i16* %AB_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_11"/></StgValue>
</operation>

<operation id="900" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:12  %AB_2_load_11 = load i16* %AB_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_11"/></StgValue>
</operation>

<operation id="901" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %AB_3_load_11 = load i16* %AB_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_11"/></StgValue>
</operation>

<operation id="902" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:14  %AB_4_load_11 = load i16* %AB_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_11"/></StgValue>
</operation>

<operation id="903" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:15  %AB_5_load_11 = load i16* %AB_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_11"/></StgValue>
</operation>

<operation id="904" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:16  %AB_6_load_11 = load i16* %AB_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_11"/></StgValue>
</operation>

<operation id="905" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %AB_7_load_11 = load i16* %AB_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_11"/></StgValue>
</operation>

<operation id="906" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:18  %AB_8_load_11 = load i16* %AB_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_11"/></StgValue>
</operation>

<operation id="907" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:19  %AB_9_load_11 = load i16* %AB_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_11"/></StgValue>
</operation>

<operation id="908" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %AB_0_load_12 = load i16* %AB_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_12"/></StgValue>
</operation>

<operation id="909" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %AB_1_load_12 = load i16* %AB_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_12"/></StgValue>
</operation>

<operation id="910" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:22  %AB_2_load_12 = load i16* %AB_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_12"/></StgValue>
</operation>

<operation id="911" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:23  %AB_3_load_12 = load i16* %AB_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_12"/></StgValue>
</operation>

<operation id="912" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %AB_4_load_12 = load i16* %AB_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_12"/></StgValue>
</operation>

<operation id="913" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %AB_5_load_12 = load i16* %AB_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_12"/></StgValue>
</operation>

<operation id="914" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:26  %AB_6_load_12 = load i16* %AB_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_12"/></StgValue>
</operation>

<operation id="915" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %AB_7_load_12 = load i16* %AB_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_12"/></StgValue>
</operation>

<operation id="916" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:28  %AB_8_load_12 = load i16* %AB_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_12"/></StgValue>
</operation>

<operation id="917" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %AB_9_load_12 = load i16* %AB_9_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_12"/></StgValue>
</operation>

<operation id="918" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:30  %AB_0_load_13 = load i16* %AB_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_13"/></StgValue>
</operation>

<operation id="919" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:31  %AB_1_load_13 = load i16* %AB_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_13"/></StgValue>
</operation>

<operation id="920" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:32  %AB_2_load_13 = load i16* %AB_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_13"/></StgValue>
</operation>

<operation id="921" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %AB_3_load_13 = load i16* %AB_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_13"/></StgValue>
</operation>

<operation id="922" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:34  %AB_4_load_13 = load i16* %AB_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_13"/></StgValue>
</operation>

<operation id="923" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:35  %AB_5_load_13 = load i16* %AB_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_13"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %AB_6_load_13 = load i16* %AB_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_13"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:37  %AB_7_load_13 = load i16* %AB_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_13"/></StgValue>
</operation>

<operation id="926" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:38  %AB_8_load_13 = load i16* %AB_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_13"/></StgValue>
</operation>

<operation id="927" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:39  %AB_9_load_13 = load i16* %AB_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="928" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:20  %AB_0_load_12 = load i16* %AB_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_12"/></StgValue>
</operation>

<operation id="929" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %AB_1_load_12 = load i16* %AB_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_12"/></StgValue>
</operation>

<operation id="930" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:22  %AB_2_load_12 = load i16* %AB_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_12"/></StgValue>
</operation>

<operation id="931" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:23  %AB_3_load_12 = load i16* %AB_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_12"/></StgValue>
</operation>

<operation id="932" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:24  %AB_4_load_12 = load i16* %AB_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_12"/></StgValue>
</operation>

<operation id="933" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %AB_5_load_12 = load i16* %AB_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_12"/></StgValue>
</operation>

<operation id="934" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:26  %AB_6_load_12 = load i16* %AB_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_12"/></StgValue>
</operation>

<operation id="935" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:27  %AB_7_load_12 = load i16* %AB_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_12"/></StgValue>
</operation>

<operation id="936" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:28  %AB_8_load_12 = load i16* %AB_8_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_12"/></StgValue>
</operation>

<operation id="937" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %AB_9_load_12 = load i16* %AB_9_addr_3, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_12"/></StgValue>
</operation>

<operation id="938" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:30  %AB_0_load_13 = load i16* %AB_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_13"/></StgValue>
</operation>

<operation id="939" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:31  %AB_1_load_13 = load i16* %AB_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_13"/></StgValue>
</operation>

<operation id="940" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:32  %AB_2_load_13 = load i16* %AB_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_13"/></StgValue>
</operation>

<operation id="941" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %AB_3_load_13 = load i16* %AB_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_13"/></StgValue>
</operation>

<operation id="942" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:34  %AB_4_load_13 = load i16* %AB_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_13"/></StgValue>
</operation>

<operation id="943" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:35  %AB_5_load_13 = load i16* %AB_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_13"/></StgValue>
</operation>

<operation id="944" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:36  %AB_6_load_13 = load i16* %AB_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_13"/></StgValue>
</operation>

<operation id="945" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:37  %AB_7_load_13 = load i16* %AB_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_13"/></StgValue>
</operation>

<operation id="946" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:38  %AB_8_load_13 = load i16* %AB_8_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_13"/></StgValue>
</operation>

<operation id="947" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:39  %AB_9_load_13 = load i16* %AB_9_addr_4, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_13"/></StgValue>
</operation>

<operation id="948" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:40  %AB_0_load_14 = load i16* %AB_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_14"/></StgValue>
</operation>

<operation id="949" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:41  %AB_1_load_14 = load i16* %AB_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_14"/></StgValue>
</operation>

<operation id="950" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:42  %AB_2_load_14 = load i16* %AB_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_14"/></StgValue>
</operation>

<operation id="951" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:43  %AB_3_load_14 = load i16* %AB_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_14"/></StgValue>
</operation>

<operation id="952" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:44  %AB_4_load_14 = load i16* %AB_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_14"/></StgValue>
</operation>

<operation id="953" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %AB_5_load_14 = load i16* %AB_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_14"/></StgValue>
</operation>

<operation id="954" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:46  %AB_6_load_14 = load i16* %AB_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_14"/></StgValue>
</operation>

<operation id="955" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:47  %AB_7_load_14 = load i16* %AB_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_14"/></StgValue>
</operation>

<operation id="956" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:48  %AB_8_load_14 = load i16* %AB_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_14"/></StgValue>
</operation>

<operation id="957" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:49  %AB_9_load_14 = load i16* %AB_9_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_14"/></StgValue>
</operation>

<operation id="958" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:50  %AB_0_load_15 = load i16* %AB_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_15"/></StgValue>
</operation>

<operation id="959" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:51  %AB_1_load_15 = load i16* %AB_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_15"/></StgValue>
</operation>

<operation id="960" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:52  %AB_2_load_15 = load i16* %AB_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_15"/></StgValue>
</operation>

<operation id="961" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:53  %AB_3_load_15 = load i16* %AB_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_15"/></StgValue>
</operation>

<operation id="962" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:54  %AB_4_load_15 = load i16* %AB_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_15"/></StgValue>
</operation>

<operation id="963" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:55  %AB_5_load_15 = load i16* %AB_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_15"/></StgValue>
</operation>

<operation id="964" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:56  %AB_6_load_15 = load i16* %AB_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_15"/></StgValue>
</operation>

<operation id="965" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:57  %AB_7_load_15 = load i16* %AB_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_15"/></StgValue>
</operation>

<operation id="966" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:58  %AB_8_load_15 = load i16* %AB_8_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_15"/></StgValue>
</operation>

<operation id="967" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:59  %AB_9_load_15 = load i16* %AB_9_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_15"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="968" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:40  %AB_0_load_14 = load i16* %AB_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_14"/></StgValue>
</operation>

<operation id="969" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:41  %AB_1_load_14 = load i16* %AB_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_14"/></StgValue>
</operation>

<operation id="970" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:42  %AB_2_load_14 = load i16* %AB_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_14"/></StgValue>
</operation>

<operation id="971" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:43  %AB_3_load_14 = load i16* %AB_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_14"/></StgValue>
</operation>

<operation id="972" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:44  %AB_4_load_14 = load i16* %AB_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_14"/></StgValue>
</operation>

<operation id="973" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:45  %AB_5_load_14 = load i16* %AB_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_14"/></StgValue>
</operation>

<operation id="974" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:46  %AB_6_load_14 = load i16* %AB_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_14"/></StgValue>
</operation>

<operation id="975" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:47  %AB_7_load_14 = load i16* %AB_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_14"/></StgValue>
</operation>

<operation id="976" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:48  %AB_8_load_14 = load i16* %AB_8_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_14"/></StgValue>
</operation>

<operation id="977" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:49  %AB_9_load_14 = load i16* %AB_9_addr_5, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_14"/></StgValue>
</operation>

<operation id="978" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:50  %AB_0_load_15 = load i16* %AB_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_15"/></StgValue>
</operation>

<operation id="979" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:51  %AB_1_load_15 = load i16* %AB_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_15"/></StgValue>
</operation>

<operation id="980" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:52  %AB_2_load_15 = load i16* %AB_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_15"/></StgValue>
</operation>

<operation id="981" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:53  %AB_3_load_15 = load i16* %AB_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_15"/></StgValue>
</operation>

<operation id="982" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:54  %AB_4_load_15 = load i16* %AB_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_15"/></StgValue>
</operation>

<operation id="983" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:55  %AB_5_load_15 = load i16* %AB_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_15"/></StgValue>
</operation>

<operation id="984" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:56  %AB_6_load_15 = load i16* %AB_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_15"/></StgValue>
</operation>

<operation id="985" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:57  %AB_7_load_15 = load i16* %AB_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_15"/></StgValue>
</operation>

<operation id="986" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:58  %AB_8_load_15 = load i16* %AB_8_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_15"/></StgValue>
</operation>

<operation id="987" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:59  %AB_9_load_15 = load i16* %AB_9_addr_6, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_15"/></StgValue>
</operation>

<operation id="988" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:60  %AB_0_load_16 = load i16* %AB_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_16"/></StgValue>
</operation>

<operation id="989" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:61  %AB_1_load_16 = load i16* %AB_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_16"/></StgValue>
</operation>

<operation id="990" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:62  %AB_2_load_16 = load i16* %AB_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_16"/></StgValue>
</operation>

<operation id="991" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:63  %AB_3_load_16 = load i16* %AB_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_16"/></StgValue>
</operation>

<operation id="992" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:64  %AB_4_load_16 = load i16* %AB_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_16"/></StgValue>
</operation>

<operation id="993" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:65  %AB_5_load_16 = load i16* %AB_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_16"/></StgValue>
</operation>

<operation id="994" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:66  %AB_6_load_16 = load i16* %AB_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_16"/></StgValue>
</operation>

<operation id="995" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:67  %AB_7_load_16 = load i16* %AB_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_16"/></StgValue>
</operation>

<operation id="996" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:68  %AB_8_load_16 = load i16* %AB_8_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_16"/></StgValue>
</operation>

<operation id="997" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:69  %AB_9_load_16 = load i16* %AB_9_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_16"/></StgValue>
</operation>

<operation id="998" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:70  %AB_0_load_17 = load i16* %AB_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_17"/></StgValue>
</operation>

<operation id="999" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:71  %AB_1_load_17 = load i16* %AB_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_17"/></StgValue>
</operation>

<operation id="1000" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:72  %AB_2_load_17 = load i16* %AB_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_17"/></StgValue>
</operation>

<operation id="1001" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:73  %AB_3_load_17 = load i16* %AB_3_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_17"/></StgValue>
</operation>

<operation id="1002" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:74  %AB_4_load_17 = load i16* %AB_4_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_17"/></StgValue>
</operation>

<operation id="1003" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:75  %AB_5_load_17 = load i16* %AB_5_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_17"/></StgValue>
</operation>

<operation id="1004" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:76  %AB_6_load_17 = load i16* %AB_6_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_17"/></StgValue>
</operation>

<operation id="1005" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:77  %AB_7_load_17 = load i16* %AB_7_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_17"/></StgValue>
</operation>

<operation id="1006" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:78  %AB_8_load_17 = load i16* %AB_8_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_17"/></StgValue>
</operation>

<operation id="1007" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:79  %AB_9_load_17 = load i16* %AB_9_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_17"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1008" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:60  %AB_0_load_16 = load i16* %AB_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_16"/></StgValue>
</operation>

<operation id="1009" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:61  %AB_1_load_16 = load i16* %AB_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_16"/></StgValue>
</operation>

<operation id="1010" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:62  %AB_2_load_16 = load i16* %AB_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_16"/></StgValue>
</operation>

<operation id="1011" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:63  %AB_3_load_16 = load i16* %AB_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_16"/></StgValue>
</operation>

<operation id="1012" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:64  %AB_4_load_16 = load i16* %AB_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_16"/></StgValue>
</operation>

<operation id="1013" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:65  %AB_5_load_16 = load i16* %AB_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_16"/></StgValue>
</operation>

<operation id="1014" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:66  %AB_6_load_16 = load i16* %AB_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_16"/></StgValue>
</operation>

<operation id="1015" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:67  %AB_7_load_16 = load i16* %AB_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_16"/></StgValue>
</operation>

<operation id="1016" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:68  %AB_8_load_16 = load i16* %AB_8_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_16"/></StgValue>
</operation>

<operation id="1017" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:69  %AB_9_load_16 = load i16* %AB_9_addr_7, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_16"/></StgValue>
</operation>

<operation id="1018" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:70  %AB_0_load_17 = load i16* %AB_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_17"/></StgValue>
</operation>

<operation id="1019" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:71  %AB_1_load_17 = load i16* %AB_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_17"/></StgValue>
</operation>

<operation id="1020" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:72  %AB_2_load_17 = load i16* %AB_2_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_17"/></StgValue>
</operation>

<operation id="1021" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:73  %AB_3_load_17 = load i16* %AB_3_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_17"/></StgValue>
</operation>

<operation id="1022" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:74  %AB_4_load_17 = load i16* %AB_4_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_17"/></StgValue>
</operation>

<operation id="1023" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:75  %AB_5_load_17 = load i16* %AB_5_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_17"/></StgValue>
</operation>

<operation id="1024" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:76  %AB_6_load_17 = load i16* %AB_6_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_17"/></StgValue>
</operation>

<operation id="1025" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:77  %AB_7_load_17 = load i16* %AB_7_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_17"/></StgValue>
</operation>

<operation id="1026" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:78  %AB_8_load_17 = load i16* %AB_8_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_17"/></StgValue>
</operation>

<operation id="1027" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:79  %AB_9_load_17 = load i16* %AB_9_addr_8, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_17"/></StgValue>
</operation>

<operation id="1028" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:80  %AB_0_load_18 = load i16* %AB_0_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_18"/></StgValue>
</operation>

<operation id="1029" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:81  %AB_1_load_18 = load i16* %AB_1_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_18"/></StgValue>
</operation>

<operation id="1030" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:82  %AB_2_load_18 = load i16* %AB_2_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_18"/></StgValue>
</operation>

<operation id="1031" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:83  %AB_3_load_18 = load i16* %AB_3_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_18"/></StgValue>
</operation>

<operation id="1032" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:84  %AB_4_load_18 = load i16* %AB_4_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_18"/></StgValue>
</operation>

<operation id="1033" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:85  %AB_5_load_18 = load i16* %AB_5_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_18"/></StgValue>
</operation>

<operation id="1034" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:86  %AB_6_load_18 = load i16* %AB_6_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_18"/></StgValue>
</operation>

<operation id="1035" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:87  %AB_7_load_18 = load i16* %AB_7_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_18"/></StgValue>
</operation>

<operation id="1036" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:88  %AB_8_load_18 = load i16* %AB_8_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_18"/></StgValue>
</operation>

<operation id="1037" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:89  %AB_9_load_18 = load i16* %AB_9_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_18"/></StgValue>
</operation>

<operation id="1038" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:90  %AB_0_load_19 = load i16* %AB_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_19"/></StgValue>
</operation>

<operation id="1039" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:91  %AB_1_load_19 = load i16* %AB_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_19"/></StgValue>
</operation>

<operation id="1040" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:92  %AB_2_load_19 = load i16* %AB_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_19"/></StgValue>
</operation>

<operation id="1041" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:93  %AB_3_load_19 = load i16* %AB_3_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_19"/></StgValue>
</operation>

<operation id="1042" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:94  %AB_4_load_19 = load i16* %AB_4_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_19"/></StgValue>
</operation>

<operation id="1043" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:95  %AB_5_load_19 = load i16* %AB_5_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_19"/></StgValue>
</operation>

<operation id="1044" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:96  %AB_6_load_19 = load i16* %AB_6_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_19"/></StgValue>
</operation>

<operation id="1045" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:97  %AB_7_load_19 = load i16* %AB_7_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_19"/></StgValue>
</operation>

<operation id="1046" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:98  %AB_8_load_19 = load i16* %AB_8_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_19"/></StgValue>
</operation>

<operation id="1047" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:99  %AB_9_load_19 = load i16* %AB_9_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_19"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1048" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:80  %AB_0_load_18 = load i16* %AB_0_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_18"/></StgValue>
</operation>

<operation id="1049" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:81  %AB_1_load_18 = load i16* %AB_1_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_18"/></StgValue>
</operation>

<operation id="1050" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:82  %AB_2_load_18 = load i16* %AB_2_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_18"/></StgValue>
</operation>

<operation id="1051" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:83  %AB_3_load_18 = load i16* %AB_3_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_18"/></StgValue>
</operation>

<operation id="1052" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:84  %AB_4_load_18 = load i16* %AB_4_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_18"/></StgValue>
</operation>

<operation id="1053" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:85  %AB_5_load_18 = load i16* %AB_5_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_18"/></StgValue>
</operation>

<operation id="1054" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:86  %AB_6_load_18 = load i16* %AB_6_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_18"/></StgValue>
</operation>

<operation id="1055" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:87  %AB_7_load_18 = load i16* %AB_7_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_18"/></StgValue>
</operation>

<operation id="1056" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:88  %AB_8_load_18 = load i16* %AB_8_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_18"/></StgValue>
</operation>

<operation id="1057" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:89  %AB_9_load_18 = load i16* %AB_9_addr_9, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_18"/></StgValue>
</operation>

<operation id="1058" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:90  %AB_0_load_19 = load i16* %AB_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_0_load_19"/></StgValue>
</operation>

<operation id="1059" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:91  %AB_1_load_19 = load i16* %AB_1_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_1_load_19"/></StgValue>
</operation>

<operation id="1060" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:92  %AB_2_load_19 = load i16* %AB_2_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_2_load_19"/></StgValue>
</operation>

<operation id="1061" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:93  %AB_3_load_19 = load i16* %AB_3_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_3_load_19"/></StgValue>
</operation>

<operation id="1062" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:94  %AB_4_load_19 = load i16* %AB_4_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_4_load_19"/></StgValue>
</operation>

<operation id="1063" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:95  %AB_5_load_19 = load i16* %AB_5_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_5_load_19"/></StgValue>
</operation>

<operation id="1064" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:96  %AB_6_load_19 = load i16* %AB_6_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_6_load_19"/></StgValue>
</operation>

<operation id="1065" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:97  %AB_7_load_19 = load i16* %AB_7_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_7_load_19"/></StgValue>
</operation>

<operation id="1066" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:98  %AB_8_load_19 = load i16* %AB_8_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_8_load_19"/></StgValue>
</operation>

<operation id="1067" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader:99  %AB_9_load_19 = load i16* %AB_9_addr_10, align 2

]]></Node>
<StgValue><ssdm name="AB_9_load_19"/></StgValue>
</operation>

<operation id="1068" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:100  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1069" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i3_0 = phi i4 [ %i_1, %writeoutput ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="1070" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln53 = icmp eq i4 %i3_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="1071" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1072" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_1 = add i4 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1073" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln53, label %1, label %writeoutput

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="1074" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
writeoutput:3  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i3_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="7">
<![CDATA[
writeoutput:4  %zext_ln56 = zext i7 %tmp_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="1076" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
writeoutput:5  %tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i3_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1077" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="5">
<![CDATA[
writeoutput:6  %zext_ln56_1 = zext i5 %tmp_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="1078" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:7  %add_ln56 = add i8 %zext_ln56_1, %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="1079" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:8  %zext_ln56_2 = zext i8 %add_ln56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="1080" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:9  %abPartialSum_out_add = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %zext_ln56_2

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add"/></StgValue>
</operation>

<operation id="1081" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:10  %or_ln56 = or i8 %add_ln56, 1

]]></Node>
<StgValue><ssdm name="or_ln56"/></StgValue>
</operation>

<operation id="1082" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:11  %zext_ln56_3 = zext i8 %or_ln56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56_3"/></StgValue>
</operation>

<operation id="1083" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:12  %abPartialSum_out_add_1 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %zext_ln56_3

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_1"/></StgValue>
</operation>

<operation id="1084" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:37  %tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_10, i16 %AB_1_load_10, i16 %AB_2_load_10, i16 %AB_3_load_10, i16 %AB_4_load_10, i16 %AB_5_load_10, i16 %AB_6_load_10, i16 %AB_7_load_10, i16 %AB_8_load_10, i16 %AB_9_load_10, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1085" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:38  store i16 %tmp_3, i16* %abPartialSum_out_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1086" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:39  %tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_11, i16 %AB_1_load_11, i16 %AB_2_load_11, i16 %AB_3_load_11, i16 %AB_4_load_11, i16 %AB_5_load_11, i16 %AB_6_load_11, i16 %AB_7_load_11, i16 %AB_8_load_11, i16 %AB_9_load_11, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1087" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:40  store i16 %tmp_4, i16* %abPartialSum_out_add_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1088" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:41  %tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_12, i16 %AB_1_load_12, i16 %AB_2_load_12, i16 %AB_3_load_12, i16 %AB_4_load_12, i16 %AB_5_load_12, i16 %AB_6_load_12, i16 %AB_7_load_12, i16 %AB_8_load_12, i16 %AB_9_load_12, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1089" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:43  %tmp_6 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_13, i16 %AB_1_load_13, i16 %AB_2_load_13, i16 %AB_3_load_13, i16 %AB_4_load_13, i16 %AB_5_load_13, i16 %AB_6_load_13, i16 %AB_7_load_13, i16 %AB_8_load_13, i16 %AB_9_load_13, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1090" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:45  %tmp_7 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_14, i16 %AB_1_load_14, i16 %AB_2_load_14, i16 %AB_3_load_14, i16 %AB_4_load_14, i16 %AB_5_load_14, i16 %AB_6_load_14, i16 %AB_7_load_14, i16 %AB_8_load_14, i16 %AB_9_load_14, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1091" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:47  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_15, i16 %AB_1_load_15, i16 %AB_2_load_15, i16 %AB_3_load_15, i16 %AB_4_load_15, i16 %AB_5_load_15, i16 %AB_6_load_15, i16 %AB_7_load_15, i16 %AB_8_load_15, i16 %AB_9_load_15, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1092" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:49  %tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_16, i16 %AB_1_load_16, i16 %AB_2_load_16, i16 %AB_3_load_16, i16 %AB_4_load_16, i16 %AB_5_load_16, i16 %AB_6_load_16, i16 %AB_7_load_16, i16 %AB_8_load_16, i16 %AB_9_load_16, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1093" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:51  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_17, i16 %AB_1_load_17, i16 %AB_2_load_17, i16 %AB_3_load_17, i16 %AB_4_load_17, i16 %AB_5_load_17, i16 %AB_6_load_17, i16 %AB_7_load_17, i16 %AB_8_load_17, i16 %AB_9_load_17, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1094" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:53  %tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_18, i16 %AB_1_load_18, i16 %AB_2_load_18, i16 %AB_3_load_18, i16 %AB_4_load_18, i16 %AB_5_load_18, i16 %AB_6_load_18, i16 %AB_7_load_18, i16 %AB_8_load_18, i16 %AB_9_load_18, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1095" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
writeoutput:55  %tmp_11 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %AB_0_load_19, i16 %AB_1_load_19, i16 %AB_2_load_19, i16 %AB_3_load_19, i16 %AB_4_load_19, i16 %AB_5_load_19, i16 %AB_6_load_19, i16 %AB_7_load_19, i16 %AB_8_load_19, i16 %AB_9_load_19, i4 %i3_0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1096" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:13  %add_ln56_1 = add i8 %add_ln56, 2

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="1097" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:14  %sext_ln56 = sext i8 %add_ln56_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="1098" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:15  %abPartialSum_out_add_2 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_2"/></StgValue>
</operation>

<operation id="1099" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:16  %add_ln56_2 = add i8 %add_ln56, 3

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="1100" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:17  %sext_ln56_1 = sext i8 %add_ln56_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_1"/></StgValue>
</operation>

<operation id="1101" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:18  %abPartialSum_out_add_3 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_1

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_3"/></StgValue>
</operation>

<operation id="1102" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:42  store i16 %tmp_5, i16* %abPartialSum_out_add_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1103" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:44  store i16 %tmp_6, i16* %abPartialSum_out_add_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1104" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:19  %add_ln56_3 = add i8 %add_ln56, 4

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>

<operation id="1105" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:20  %sext_ln56_2 = sext i8 %add_ln56_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_2"/></StgValue>
</operation>

<operation id="1106" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:21  %abPartialSum_out_add_4 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_2

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_4"/></StgValue>
</operation>

<operation id="1107" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:22  %add_ln56_4 = add i8 %add_ln56, 5

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="1108" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:23  %sext_ln56_3 = sext i8 %add_ln56_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_3"/></StgValue>
</operation>

<operation id="1109" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:24  %abPartialSum_out_add_5 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_3

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_5"/></StgValue>
</operation>

<operation id="1110" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:46  store i16 %tmp_7, i16* %abPartialSum_out_add_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1111" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:48  store i16 %tmp_8, i16* %abPartialSum_out_add_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1112" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:25  %add_ln56_5 = add i8 %add_ln56, 6

]]></Node>
<StgValue><ssdm name="add_ln56_5"/></StgValue>
</operation>

<operation id="1113" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:26  %sext_ln56_4 = sext i8 %add_ln56_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_4"/></StgValue>
</operation>

<operation id="1114" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:27  %abPartialSum_out_add_6 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_4

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_6"/></StgValue>
</operation>

<operation id="1115" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:28  %add_ln56_6 = add i8 %add_ln56, 7

]]></Node>
<StgValue><ssdm name="add_ln56_6"/></StgValue>
</operation>

<operation id="1116" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:29  %sext_ln56_5 = sext i8 %add_ln56_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_5"/></StgValue>
</operation>

<operation id="1117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:30  %abPartialSum_out_add_7 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_5

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_7"/></StgValue>
</operation>

<operation id="1118" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:50  store i16 %tmp_9, i16* %abPartialSum_out_add_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1119" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:52  store i16 %tmp_s, i16* %abPartialSum_out_add_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1120" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
writeoutput:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="1121" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
writeoutput:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1122" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
writeoutput:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="1123" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:31  %add_ln56_7 = add i8 %add_ln56, 8

]]></Node>
<StgValue><ssdm name="add_ln56_7"/></StgValue>
</operation>

<operation id="1124" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:32  %sext_ln56_6 = sext i8 %add_ln56_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_6"/></StgValue>
</operation>

<operation id="1125" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:33  %abPartialSum_out_add_8 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_6

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_8"/></StgValue>
</operation>

<operation id="1126" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
writeoutput:34  %add_ln56_8 = add i8 %add_ln56, 9

]]></Node>
<StgValue><ssdm name="add_ln56_8"/></StgValue>
</operation>

<operation id="1127" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="8">
<![CDATA[
writeoutput:35  %sext_ln56_7 = sext i8 %add_ln56_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln56_7"/></StgValue>
</operation>

<operation id="1128" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
writeoutput:36  %abPartialSum_out_add_9 = getelementptr [100 x i16]* %abPartialSum_out, i64 0, i64 %sext_ln56_7

]]></Node>
<StgValue><ssdm name="abPartialSum_out_add_9"/></StgValue>
</operation>

<operation id="1129" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:54  store i16 %tmp_10, i16* %abPartialSum_out_add_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1130" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
writeoutput:56  store i16 %tmp_11, i16* %abPartialSum_out_add_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="1131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
writeoutput:57  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1132" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0">
<![CDATA[
writeoutput:58  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1133" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
