# ðŸ“¦ UVM Transaction Objects

This folder contains **sequence items** and **sequences** for the AXI master and slave agents.

**Contents:**
- `AXI_config.sv` â€“ Shared UVM configuration object for master/slave agents (stores virtual interface handle, activity mode, etc.).
- `master_objects/` â€“ Master-side sequence items and **organized master sequences** split into subfolders by category.
- `slave_objects/` â€“ Slave-side sequence items and sequences.

Objects define the **transaction-level representation** of AXI bus operations and how sequences drive them.

---

## ðŸ“‚ Master Sequences Folder Structure

Master sequences are organized into multiple subfolders for easier navigation and maintenance:

1. **`basic_ops/`** â€“ Core and simple transaction patterns  
   - `AXI_master_reset_sequence.svh`  
   - `AXI_master_main_sequence.svh`  
   - `AXI_master_single_read_seq.svh`  
   - `AXI_master_single_write_seq.svh`  

2. **`burst_patterns/`** â€“ Specific AXI burst type tests  
   - `AXI_master_incr_burst_seq.svh`  
   - `AXI_master_fixed_burst_seq.svh`  
   - `AXI_master_wrap_burst_seq.svh`  
   - `AXI_master_max_len_burst_seq.svh`  

3. **`address_alignment/`** â€“ Address-related edge cases  
   - `AXI_master_unaligned_access_seq.svh`  
   - `AXI_master_boundary_cross_seq.svh`  

4. **`data_strobe/`** â€“ Write strobe and byte-enable behavior  
   - `AXI_master_partial_write_strobe_seq.svh`  

5. **`mixed_traffic/`** â€“ Combined read/write ordering patterns  
   - `AXI_master_interleaved_rw_seq.svh`  
   - `AXI_master_read_after_write_seq.svh`  
   - `AXI_master_write_after_read_seq.svh`  

6. **`backpressure/`** â€“ Channel stall behavior tests  
   - `AXI_master_read_backpressure_seq.svh`  
   - `AXI_master_write_backpressure_seq.svh`  

7. **`error_and_reset/`** â€“ Fault injection & recovery  
   - `AXI_master_error_probe_seq.svh`  
   - `AXI_master_reset_during_txn_seq.svh`  

8. **`stress/`** â€“ High-load randomized traffic  
   - `AXI_master_random_stress_seq.svh`  

---

## ðŸ“œ Master Sequences Overview

### **Core Sequences**
- **`AXI_master_reset_sequence`** â€“ Applies a reset sequence on the master interface. Ensures all channels return to their idle state, counters are cleared, and initial protocol conditions are met before traffic begins.

- **`AXI_master_main_sequence`** â€“ Generates general **randomized AXI read and write transactions** with varying lengths, addresses, and bursts for broad coverage of protocol features.

---

### **Scenario Sequences**

- **`AXI_master_single_read_seq`** â€“ Issues **single-beat read** transactions (burst length = 1) to verify simple address/data handshakes and correct single-transfer behavior.<br><br>

- **`AXI_master_single_write_seq`** â€“ Sends **single-beat write** transactions to test basic write operations and response handling.<br><br>

- **`AXI_master_incr_burst_seq`** â€“ Generates **incrementing address bursts** (BURST_INCR), ensuring the master increments the address correctly per beat.<br><br>

- **`AXI_master_fixed_burst_seq`** â€“ Tests **fixed address bursts** (BURST_FIXED) where all beats target the same address, used in FIFOs or peripheral access.<br><br>

- **`AXI_master_wrap_burst_seq`** â€“ Creates **wrapping bursts** (BURST_WRAP) to verify correct wrap-around addressing behavior according to AXI rules.<br><br>

- **`AXI_master_max_len_burst_seq`** â€“ Uses the **maximum allowed burst length** (per AXI spec) to stress-test address generation and data throughput.<br><br>

- **`AXI_master_unaligned_access_seq`** â€“ Sends transactions where the address is **not aligned** to the transfer size, testing address alignment handling and potential error signaling.<br><br>

- **`AXI_master_boundary_cross_seq`** â€“ Issues bursts that **cross 4KB or other alignment boundaries**, verifying that the master/systems handle split or restricted bursts.<br><br>

- **`AXI_master_partial_write_strobe_seq`** â€“ Generates writes with **partial byte strobes** (e.g., 0xF0 or 0x0F) to check byte-enable behavior and selective data updates.<br><br>

- **`AXI_master_interleaved_rw_seq`** â€“ Runs **reads and writes interleaved** to test channel independence and ordering constraints.<br><br>

- **`AXI_master_read_backpressure_seq`** â€“ Applies **backpressure on the read data channel** by deasserting `RREADY` intermittently, verifying stall handling.<br><br>

- **`AXI_master_write_backpressure_seq`** â€“ Applies **backpressure on the write data channel** by deasserting `WREADY`, testing stall handling in writes.<br><br>

- **`AXI_master_read_after_write_seq`** â€“ Issues a **read immediately after a write** to the same or related addresses, checking data coherency and ordering.<br><br>

- **`AXI_master_write_after_read_seq`** â€“ Issues a **write immediately after a read**, verifying proper turnaround and channel readiness.<br><br>

- **`AXI_master_error_probe_seq`** â€“ Intentionally sends accesses to **invalid or protected addresses** to provoke error responses (`SLVERR`, `DECERR`) from the slave.<br><br>

- **`AXI_master_reset_during_txn_seq`** â€“ Applies a **reset while a transaction is active** to test graceful recovery and proper abort behavior.<br><br>

- **`AXI_master_random_stress_seq`** â€“ Generates **high-volume, mixed, and randomized traffic** (varied burst types, lengths, and addresses) to maximize coverage and stress the DUT.<br><br>

---

## ðŸ“œ Slave Sequences Overview
Currently, the slave side supports:
- **`AXI_slave_main_sequence`** â€“ Generates **randomized slave responses** to master transactions. Can be extended to model different slave behaviors such as delays, error responses, or data-dependent processing.

---

> **Tip for Test Writers:**  
> - Use **directed sequences** when verifying a specific feature or debugging an issue.  
> - Use **`AXI_master_random_stress_seq`** for coverage closure and regression testing.  
> - All sequences can be combined in `AXI_test_base` or extended test classes for complex test scenarios.
