git clone --depth 1 --no-tags https://github.com/vinitgupta10/Mortol-Kombot.git f:/verilog_sva_gh_scraper/data/full_repos/570332699
git clone --depth 1 --no-tags https://github.com/pavansai444/Memory.git f:/verilog_sva_gh_scraper/data/full_repos/565438076
git clone --depth 1 --no-tags https://github.com/FelipMa/Projeto-simples-processador.git f:/verilog_sva_gh_scraper/data/full_repos/564512605
git clone --depth 1 --no-tags https://github.com/mattvenn/gf180-demo.git f:/verilog_sva_gh_scraper/data/full_repos/569702147
git clone --depth 1 --no-tags https://github.com/648lsf/-alu.git f:/verilog_sva_gh_scraper/data/full_repos/564986865
git clone --depth 1 --no-tags https://github.com/rahulgaikwad007/A-64-Point-Fourier-Transform-Chip-for-High-Speed-Wireless-LAN-Application-Using-OFDM.git f:/verilog_sva_gh_scraper/data/full_repos/568450107
git clone --depth 1 --no-tags https://github.com/anawinop/openlane_netlist_sim.git f:/verilog_sva_gh_scraper/data/full_repos/566709213
git clone --depth 1 --no-tags https://github.com/JiDuQiu/pulse_counter.git f:/verilog_sva_gh_scraper/data/full_repos/568315960
git clone --depth 1 --no-tags https://github.com/FreitasFPGASolutions/Build_script.git f:/verilog_sva_gh_scraper/data/full_repos/568562748
git clone --depth 1 --no-tags https://github.com/nehamaheshwari21/Arbiter-PUF.git f:/verilog_sva_gh_scraper/data/full_repos/565748445
git clone --depth 1 --no-tags https://github.com/putoze/QR-CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/564298402
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP16_add.git f:/verilog_sva_gh_scraper/data/full_repos/570519848
git clone --depth 1 --no-tags https://github.com/Tvdnguyen/A-Novel-Algorithmic-Data-Collision-SDRAM-Based-TCAM-Architecture-Using-DDR-SDRAM-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/569365305
git clone --depth 1 --no-tags https://github.com/asif17r/Share.git f:/verilog_sva_gh_scraper/data/full_repos/567530584
git clone --depth 1 --no-tags https://github.com/erfaniravani/ARMProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/564893072
git clone --depth 1 --no-tags https://github.com/yangboy881/C109112130_test.git f:/verilog_sva_gh_scraper/data/full_repos/564773044
git clone --depth 1 --no-tags https://github.com/KosolapovVN/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/566824014
git clone --depth 1 --no-tags https://github.com/stefanbif/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/564028259
git clone --depth 1 --no-tags https://github.com/Hadi-loo/Digital-Logic-Design-Course.git f:/verilog_sva_gh_scraper/data/full_repos/565448378
git clone --depth 1 --no-tags https://github.com/hieupham1206/nativebus-apb-blackbox-mem.git f:/verilog_sva_gh_scraper/data/full_repos/567393845
git clone --depth 1 --no-tags https://github.com/nrvadlamudi/ECE316_L6.git f:/verilog_sva_gh_scraper/data/full_repos/567421926
git clone --depth 1 --no-tags https://github.com/DenisaFleancu26/BCD_adder.git f:/verilog_sva_gh_scraper/data/full_repos/567790433
git clone --depth 1 --no-tags https://github.com/anthony-cic/MIPS-Pipeline-.git f:/verilog_sva_gh_scraper/data/full_repos/570652732
git clone --depth 1 --no-tags https://github.com/CZH-Studio/CarLamp-by-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/570029472
git clone --depth 1 --no-tags https://github.com/TimofeyAlexandrov/dual_portRAM.git f:/verilog_sva_gh_scraper/data/full_repos/570277898
git clone --depth 1 --no-tags https://github.com/filippocarastro/MCU.git f:/verilog_sva_gh_scraper/data/full_repos/570254606
git clone --depth 1 --no-tags https://github.com/PoojithaReddy29/uart1.git f:/verilog_sva_gh_scraper/data/full_repos/564621381
git clone --depth 1 --no-tags https://github.com/pratikbhuran/synchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/565760657
git clone --depth 1 --no-tags https://github.com/gr4bherr/fromthetransistor.git f:/verilog_sva_gh_scraper/data/full_repos/568097911
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/SHA_256.git f:/verilog_sva_gh_scraper/data/full_repos/568654402
git clone --depth 1 --no-tags https://github.com/huandsaklajl/samplecpu.git f:/verilog_sva_gh_scraper/data/full_repos/568036577
git clone --depth 1 --no-tags https://github.com/dongjin097/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/569135843
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/chip_code_test.git f:/verilog_sva_gh_scraper/data/full_repos/567856344
git clone --depth 1 --no-tags https://github.com/mkkassem/mpw-submission-test-1.git f:/verilog_sva_gh_scraper/data/full_repos/568900758
git clone --depth 1 --no-tags https://github.com/SpenceJohnstonProjects/Verilog_UART_Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/568979800
git clone --depth 1 --no-tags https://github.com/Grant-Liu-2001/FPGA_robin.git f:/verilog_sva_gh_scraper/data/full_repos/564697657
git clone --depth 1 --no-tags https://github.com/KamikazeVildsvin/verilog-counter-example.git f:/verilog_sva_gh_scraper/data/full_repos/564713236
git clone --depth 1 --no-tags https://github.com/frdy21/ICC_2018_grad.git f:/verilog_sva_gh_scraper/data/full_repos/566170583
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab07-Clock-Domain-Crossing-CDC-.git f:/verilog_sva_gh_scraper/data/full_repos/566723509
git clone --depth 1 --no-tags https://github.com/ratansen/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/566762202
git clone --depth 1 --no-tags https://github.com/AliHarb44/WashingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/568404049
git clone --depth 1 --no-tags https://github.com/TheRealMolen/verily.git f:/verilog_sva_gh_scraper/data/full_repos/568451640
git clone --depth 1 --no-tags https://github.com/jaakkoiot/FPGA-synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/568521446
git clone --depth 1 --no-tags https://github.com/SentinelsORG/VitaV1.0.git f:/verilog_sva_gh_scraper/data/full_repos/567404939
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-multiplexed-counter.git f:/verilog_sva_gh_scraper/data/full_repos/565628310
git clone --depth 1 --no-tags https://github.com/FANFANFAN2506/VGA_Controller_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/564835795
git clone --depth 1 --no-tags https://github.com/ganioc/study-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/568605932
git clone --depth 1 --no-tags https://github.com/extrachange/FPGA_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/568339345
git clone --depth 1 --no-tags https://github.com/Nagarjun444/posedge-detector.git f:/verilog_sva_gh_scraper/data/full_repos/568870766
git clone --depth 1 --no-tags https://github.com/kraken-jar/dsd.git f:/verilog_sva_gh_scraper/data/full_repos/567441363
git clone --depth 1 --no-tags https://github.com/tde-nico/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/566693973
git clone --depth 1 --no-tags https://github.com/arit552/risv-fpu.git f:/verilog_sva_gh_scraper/data/full_repos/568406095
git clone --depth 1 --no-tags https://github.com/connorgre/OV7670_Camera.git f:/verilog_sva_gh_scraper/data/full_repos/569121548
git clone --depth 1 --no-tags https://github.com/sepehrkianian09/CA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/567201951
git clone --depth 1 --no-tags https://github.com/hereisjayant/ThermoLog.git f:/verilog_sva_gh_scraper/data/full_repos/567038321
git clone --depth 1 --no-tags https://github.com/lmruizva/Proyecto-Digital-22.git f:/verilog_sva_gh_scraper/data/full_repos/569708711
git clone --depth 1 --no-tags https://github.com/fourdim/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/570061482
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2310_Sky130_MPW7.git f:/verilog_sva_gh_scraper/data/full_repos/569724087
git clone --depth 1 --no-tags https://github.com/strive-mei/TEST_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/564348740
git clone --depth 1 --no-tags https://github.com/NingWentaoStar/FPGA_Tracking_platform.git f:/verilog_sva_gh_scraper/data/full_repos/564208346
git clone --depth 1 --no-tags https://github.com/hyogyeom/FSM_Light_FND_Motor.git f:/verilog_sva_gh_scraper/data/full_repos/566154143
git clone --depth 1 --no-tags https://github.com/basilnct/DISL_eBPF.git f:/verilog_sva_gh_scraper/data/full_repos/566255418
git clone --depth 1 --no-tags https://github.com/kishansm/BasicUartTransmitterUsingVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/564347856
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt2-4x4-multiply.git f:/verilog_sva_gh_scraper/data/full_repos/565545834
git clone --depth 1 --no-tags https://github.com/lihailewodedai/Traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/565606959
git clone --depth 1 --no-tags https://github.com/Mudassir-043/digital_prechecks.git f:/verilog_sva_gh_scraper/data/full_repos/563728310
git clone --depth 1 --no-tags https://github.com/harry878710/IoT_Data_Filter_CVSDproject.git f:/verilog_sva_gh_scraper/data/full_repos/570484081
git clone --depth 1 --no-tags https://github.com/sptravi/Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/570366753
git clone --depth 1 --no-tags https://github.com/eckloff/Verilog-4-Bit-Lookahead-Carry-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/568567863
git clone --depth 1 --no-tags https://github.com/lopez-seb/FPGA-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/569560535
git clone --depth 1 --no-tags https://github.com/powcoder/MIPS-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/569566250
git clone --depth 1 --no-tags https://github.com/asreed666/city2077.git f:/verilog_sva_gh_scraper/data/full_repos/569717681
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/caravel_user_project_gf.git f:/verilog_sva_gh_scraper/data/full_repos/569894552
git clone --depth 1 --no-tags https://github.com/YUME-FF/Duke-ECE550-PC5.git f:/verilog_sva_gh_scraper/data/full_repos/570324850
git clone --depth 1 --no-tags https://github.com/DantuNandiniDevi/Caravel_pcb.git f:/verilog_sva_gh_scraper/data/full_repos/564223397
git clone --depth 1 --no-tags https://github.com/ukusann/group11_8051.git f:/verilog_sva_gh_scraper/data/full_repos/570471468
git clone --depth 1 --no-tags https://github.com/lopez-seb/Verilog-Synth-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/569566633
git clone --depth 1 --no-tags https://github.com/cfiraguston/vCHIP-8.git f:/verilog_sva_gh_scraper/data/full_repos/570436655
git clone --depth 1 --no-tags https://github.com/vishvesh27-engg/8-bit-microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/567118252
git clone --depth 1 --no-tags https://github.com/Cyber-E-J/pipeline-CPU-with-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/567655105
git clone --depth 1 --no-tags https://github.com/Amuktha19/AHD.git f:/verilog_sva_gh_scraper/data/full_repos/567495875
git clone --depth 1 --no-tags https://github.com/benjamin051000/sattack.git f:/verilog_sva_gh_scraper/data/full_repos/566986020
git clone --depth 1 --no-tags https://github.com/Thatjasp/Verilog_Pong.git f:/verilog_sva_gh_scraper/data/full_repos/567025989
git clone --depth 1 --no-tags https://github.com/AnanayG/pj216_PE.git f:/verilog_sva_gh_scraper/data/full_repos/566089725
git clone --depth 1 --no-tags https://github.com/Ly403/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/565131905
git clone --depth 1 --no-tags https://github.com/keremiu/Say-TahminOyunu-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/568426515
git clone --depth 1 --no-tags https://github.com/simon-felipe/FPGA-Frogger.git f:/verilog_sva_gh_scraper/data/full_repos/569090541
git clone --depth 1 --no-tags https://github.com/JohnSalinas123/CS3650_Project1_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/569945146
git clone --depth 1 --no-tags https://github.com/RawanMostafa08/AES-project.git f:/verilog_sva_gh_scraper/data/full_repos/569776635
git clone --depth 1 --no-tags https://github.com/AgapeDsky/Local-Maxima-LSI2023.git f:/verilog_sva_gh_scraper/data/full_repos/569647692
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2320_Sky130_MPW8.git f:/verilog_sva_gh_scraper/data/full_repos/569725654
git clone --depth 1 --no-tags https://github.com/z1025220674/Completion_code.git f:/verilog_sva_gh_scraper/data/full_repos/569963013
git clone --depth 1 --no-tags https://github.com/alan0823666/Building-Single-Cycle-CPU-by-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/569231951
git clone --depth 1 --no-tags https://github.com/BitShard/riscy.git f:/verilog_sva_gh_scraper/data/full_repos/566390882
git clone --depth 1 --no-tags https://github.com/yashkumawat21/State-space-enumeration.git f:/verilog_sva_gh_scraper/data/full_repos/566466790
git clone --depth 1 --no-tags https://github.com/sharan-16/AHD.git f:/verilog_sva_gh_scraper/data/full_repos/566468300
git clone --depth 1 --no-tags https://github.com/minth1468/digital-piano.git f:/verilog_sva_gh_scraper/data/full_repos/565753699
git clone --depth 1 --no-tags https://github.com/Qandle/CPE222.git f:/verilog_sva_gh_scraper/data/full_repos/565660524
git clone --depth 1 --no-tags https://github.com/SiangYong/FPGA-_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/563735191
git clone --depth 1 --no-tags https://github.com/SimonHelleman/CPU-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/565233494
