- 20 clock to system cache back data for first time
- System cache takes 14 clocks to tranfer instr to Core
- ALU takes 4 clock to finish to write back to register files
- MUL take 4 clocks to finish to write back to register files
- LSU take 18 clock to finish sw and lw

