JDF B
// Created by Version 1.3 
PROJECT VHDL Hierarchical Design
DESIGN vhdl_hierarchical_design Normal
DEVKIT LC4384C-10FT256I
ENTRY Schematic/VHDL
STIMULUS vhdl_hierarchical_design.abv
MODULE vhdl_hierarchical_design.vhd
MODSTYLE rotate Normal
MODSTYLE top_lev Normal
MODSTYLE reg8 Normal
STIMULUS reg8 register.wdl
MODSTYLE muxhier Normal
STIMULUS muxhier muxer.wdl
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE top_lev
