# Diff Details

Date : 2024-12-12 15:17:57

Directory /Users/yucheng/Documents/FYP/convolution-accelerator-FYP

Total : 9 files,  144 codes, 43 comments, 44 blanks, all 231 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [design source/system_verilog/interface.sv](/design%20source/system_verilog/interface.sv) | System Verilog | 4 | 0 | -1 | 3 |
| [design source/system_verilog/multicaster.sv](/design%20source/system_verilog/multicaster.sv) | System Verilog | 18 | 1 | 2 | 21 |
| [design source/system_verilog/pe_array.sv](/design%20source/system_verilog/pe_array.sv) | System Verilog | -38 | -21 | -9 | -68 |
| [design source/system_verilog/pe_array_configurable.sv](/design%20source/system_verilog/pe_array_configurable.sv) | System Verilog | 70 | 21 | 30 | 121 |
| [design source/system_verilog/xbus_control.sv](/design%20source/system_verilog/xbus_control.sv) | System Verilog | 3 | 0 | 1 | 4 |
| [design source/verilog/weight_buffer.v](/design%20source/verilog/weight_buffer.v) | Verilog | 77 | 21 | 18 | 116 |
| [simulation source/system_verilog/tb_glb_pe_loop.sv](/simulation%20source/system_verilog/tb_glb_pe_loop.sv) | System Verilog | 4 | 0 | 0 | 4 |
| [simulation source/verilog/tb_weight_buffer.v](/simulation%20source/verilog/tb_weight_buffer.v) | Verilog | 0 | 0 | 1 | 1 |
| [simulation source/verilog/weight_buffer_driver.v](/simulation%20source/verilog/weight_buffer_driver.v) | Verilog | 6 | 21 | 2 | 29 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details