#! /home/nathan/keep/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-529-gcb6544fac)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/nathan/keep/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/nathan/keep/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/nathan/keep/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/nathan/keep/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/nathan/keep/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/nathan/keep/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555556a70d40 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x555556a70ed0 .scope module, "cpu16_RegisterFile" "cpu16_RegisterFile" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 1 "i_count_enable";
    .port_info 3 /INPUT 1 "i_write_enable";
    .port_info 4 /INPUT 3 "i_write_dest";
    .port_info 5 /INPUT 16 "i_write_data";
    .port_info 6 /INPUT 3 "i_read_src1";
    .port_info 7 /INPUT 3 "i_read_src2";
    .port_info 8 /OUTPUT 16 "o_read_data1";
    .port_info 9 /OUTPUT 16 "o_read_data2";
    .port_info 10 /OUTPUT 16 "o_program_counter";
o0x7fe3f07c4018 .functor BUFZ 1, c4<z>; HiZ drive
v0x555556a9a4c0_0 .net "i_clk", 0 0, o0x7fe3f07c4018;  0 drivers
o0x7fe3f07c4048 .functor BUFZ 1, c4<z>; HiZ drive
v0x555556ac07b0_0 .net "i_count_enable", 0 0, o0x7fe3f07c4048;  0 drivers
o0x7fe3f07c4078 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x555556ac0870_0 .net "i_read_src1", 2 0, o0x7fe3f07c4078;  0 drivers
o0x7fe3f07c40a8 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x555556ac0930_0 .net "i_read_src2", 2 0, o0x7fe3f07c40a8;  0 drivers
o0x7fe3f07c40d8 .functor BUFZ 1, c4<z>; HiZ drive
v0x555556ac0a10_0 .net "i_rst", 0 0, o0x7fe3f07c40d8;  0 drivers
o0x7fe3f07c4108 .functor BUFZ 16, c4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x555556ac0ad0_0 .net "i_write_data", 15 0, o0x7fe3f07c4108;  0 drivers
o0x7fe3f07c4138 .functor BUFZ 3, c4<zzz>; HiZ drive
v0x555556ac0bb0_0 .net "i_write_dest", 2 0, o0x7fe3f07c4138;  0 drivers
o0x7fe3f07c4168 .functor BUFZ 1, c4<z>; HiZ drive
v0x555556ac0c90_0 .net "i_write_enable", 0 0, o0x7fe3f07c4168;  0 drivers
v0x555556ac0d50_0 .var "o_program_counter", 15 0;
v0x555556ac0e30_0 .var "o_read_data1", 15 0;
v0x555556ac0f10_0 .var "o_read_data2", 15 0;
v0x555556ac0ff0 .array "r_regs", 7 0, 15 0;
v0x555556ac0ff0_7 .array/port v0x555556ac0ff0, 7;
E_0x555556aaa6f0 .event anyedge, v0x555556ac0ff0_7;
v0x555556ac0ff0_0 .array/port v0x555556ac0ff0, 0;
v0x555556ac0ff0_1 .array/port v0x555556ac0ff0, 1;
v0x555556ac0ff0_2 .array/port v0x555556ac0ff0, 2;
E_0x555556aacd20/0 .event anyedge, v0x555556ac0930_0, v0x555556ac0ff0_0, v0x555556ac0ff0_1, v0x555556ac0ff0_2;
v0x555556ac0ff0_3 .array/port v0x555556ac0ff0, 3;
v0x555556ac0ff0_4 .array/port v0x555556ac0ff0, 4;
v0x555556ac0ff0_5 .array/port v0x555556ac0ff0, 5;
v0x555556ac0ff0_6 .array/port v0x555556ac0ff0, 6;
E_0x555556aacd20/1 .event anyedge, v0x555556ac0ff0_3, v0x555556ac0ff0_4, v0x555556ac0ff0_5, v0x555556ac0ff0_6;
E_0x555556aacd20/2 .event anyedge, v0x555556ac0ff0_7;
E_0x555556aacd20 .event/or E_0x555556aacd20/0, E_0x555556aacd20/1, E_0x555556aacd20/2;
E_0x555556a95710/0 .event anyedge, v0x555556ac0870_0, v0x555556ac0ff0_0, v0x555556ac0ff0_1, v0x555556ac0ff0_2;
E_0x555556a95710/1 .event anyedge, v0x555556ac0ff0_3, v0x555556ac0ff0_4, v0x555556ac0ff0_5, v0x555556ac0ff0_6;
E_0x555556a95710/2 .event anyedge, v0x555556ac0ff0_7;
E_0x555556a95710 .event/or E_0x555556a95710/0, E_0x555556a95710/1, E_0x555556a95710/2;
E_0x555556a99a40 .event posedge, v0x555556ac0a10_0, v0x555556a9a4c0_0;
    .scope S_0x555556a70ed0;
T_0 ;
    %wait E_0x555556a99a40;
    %load/vec4 v0x555556ac0a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556ac0ff0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556ac0ff0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555556ac0c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x555556ac0bb0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555556ac0ad0_0;
    %load/vec4 v0x555556ac0bb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556ac0ff0, 0, 4;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x555556ac07b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x555556ac0c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x555556ac0bb0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555556ac0ff0, 4;
    %addi 1, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556ac0ff0, 0, 4;
T_0.5 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555556a70ed0;
T_1 ;
Ewait_0 .event/or E_0x555556a95710, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555556ac0870_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556ac0ff0, 4;
    %store/vec4 v0x555556ac0e30_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555556a70ed0;
T_2 ;
Ewait_1 .event/or E_0x555556aacd20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555556ac0930_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555556ac0ff0, 4;
    %store/vec4 v0x555556ac0f10_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555556a70ed0;
T_3 ;
Ewait_2 .event/or E_0x555556aaa6f0, E_0x0;
    %wait Ewait_2;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555556ac0ff0, 4;
    %store/vec4 v0x555556ac0d50_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/home/nathan/code/fpga/cpu16/design/tests/../build/RegisterFile.sv";
