git clone --depth 1 --no-tags https://github.com/RCoeurjoly/Space-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/103017755
git clone --depth 1 --no-tags https://github.com/scluconn/LPN-based_PUF.git f:/verilog_sva_gh_scraper/data/full_repos/108216748
git clone --depth 1 --no-tags https://github.com/deanm1278/FPGA_SWD.git f:/verilog_sva_gh_scraper/data/full_repos/103710579
git clone --depth 1 --no-tags https://github.com/hatimak/sigma.git f:/verilog_sva_gh_scraper/data/full_repos/107803116
git clone --depth 1 --no-tags https://github.com/pandeykartikey/RISCY-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/104920854
git clone --depth 1 --no-tags https://github.com/google/bbcpu.git f:/verilog_sva_gh_scraper/data/full_repos/105869704
git clone --depth 1 --no-tags https://github.com/michaelriri/16-bit-risc-processor.git f:/verilog_sva_gh_scraper/data/full_repos/101237473
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/PET2001_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/108328929
git clone --depth 1 --no-tags https://github.com/CoreyChen922/sata_2_host_controller.git f:/verilog_sva_gh_scraper/data/full_repos/107296998
git clone --depth 1 --no-tags https://github.com/hoglet67/Ice40JupiterAce.git f:/verilog_sva_gh_scraper/data/full_repos/101906311
git clone --depth 1 --no-tags https://github.com/biren15/Design-and-implementation-of-the-low-pass-digital-filter.git f:/verilog_sva_gh_scraper/data/full_repos/103874046
git clone --depth 1 --no-tags https://github.com/fengyulin1996/Verilog-DSP.git f:/verilog_sva_gh_scraper/data/full_repos/108645576
git clone --depth 1 --no-tags https://github.com/ash-aldujaili/spatial-filter-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/106909244
git clone --depth 1 --no-tags https://github.com/ilyajob05/verilog_modules.git f:/verilog_sva_gh_scraper/data/full_repos/102388603
git clone --depth 1 --no-tags https://github.com/DTV96Calibre/pipelined-mips.git f:/verilog_sva_gh_scraper/data/full_repos/104394975
git clone --depth 1 --no-tags https://github.com/MorgothCreator/VerilogUtilIP.git f:/verilog_sva_gh_scraper/data/full_repos/101354354
git clone --depth 1 --no-tags https://github.com/fusesoc/tiny-cores.git f:/verilog_sva_gh_scraper/data/full_repos/106124445
git clone --depth 1 --no-tags https://github.com/www-asics-ws/wb_conmax.git f:/verilog_sva_gh_scraper/data/full_repos/105239451
git clone --depth 1 --no-tags https://github.com/egk696/EDAC_SDRAM_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/107660616
git clone --depth 1 --no-tags https://github.com/MaorAssayag/Computer-Engineering-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/102852612
git clone --depth 1 --no-tags https://github.com/hoglet67/Papilio_One_OLS.git f:/verilog_sva_gh_scraper/data/full_repos/106408053
git clone --depth 1 --no-tags https://github.com/csyxwei/Y86-SEQ-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/106063918
git clone --depth 1 --no-tags https://github.com/ZipCPU/autofpga-demo.git f:/verilog_sva_gh_scraper/data/full_repos/105808202
git clone --depth 1 --no-tags https://github.com/ianhan/barconx4.git f:/verilog_sva_gh_scraper/data/full_repos/108421966
git clone --depth 1 --no-tags https://github.com/MedicineYeh/verilog-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/103827356
git clone --depth 1 --no-tags https://github.com/EternalFeather/Single-Cycle-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/101733138
git clone --depth 1 --no-tags https://github.com/nimrods8/ntlmv2-cracker.git f:/verilog_sva_gh_scraper/data/full_repos/102201362
git clone --depth 1 --no-tags https://github.com/www-asics-ws/aes_128.git f:/verilog_sva_gh_scraper/data/full_repos/105240434
git clone --depth 1 --no-tags https://github.com/FISC-Project/FISC-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/104644997
git clone --depth 1 --no-tags https://github.com/EasonIp/Filter_FPGAwithMATLAB.git f:/verilog_sva_gh_scraper/data/full_repos/105227305
git clone --depth 1 --no-tags https://github.com/SamuelGong/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/101428364
git clone --depth 1 --no-tags https://github.com/hyerania/ECEN350-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/101830077
git clone --depth 1 --no-tags https://github.com/zjxs1997/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/102687673
git clone --depth 1 --no-tags https://github.com/HandsomeBrotherShuaiLi/CPU54.git f:/verilog_sva_gh_scraper/data/full_repos/105634406
git clone --depth 1 --no-tags https://github.com/biren15/Design-and-Implementation-of-a-Cruise-Control-System.git f:/verilog_sva_gh_scraper/data/full_repos/103878964
git clone --depth 1 --no-tags https://github.com/bixiaopeng0/FPGA-image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/103661345
git clone --depth 1 --no-tags https://github.com/Obijuan/blackice-examples.git f:/verilog_sva_gh_scraper/data/full_repos/101786773
git clone --depth 1 --no-tags https://github.com/nimrods8/Atari-2600.git f:/verilog_sva_gh_scraper/data/full_repos/102189993
git clone --depth 1 --no-tags https://github.com/Jackwin/srio_udp.git f:/verilog_sva_gh_scraper/data/full_repos/103083907
git clone --depth 1 --no-tags https://github.com/Digilent/Zybo-Z7-10-XADC.git f:/verilog_sva_gh_scraper/data/full_repos/102786655
git clone --depth 1 --no-tags https://github.com/zhouxingkong/HuffmanCoding.git f:/verilog_sva_gh_scraper/data/full_repos/103819363
git clone --depth 1 --no-tags https://github.com/tzechienchu/Implementation-of-Simplified-TCP-using-the-NIOS-II-in-Intel-DE2i-150-FPGA-board..git f:/verilog_sva_gh_scraper/data/full_repos/101732884
git clone --depth 1 --no-tags https://github.com/stffrdhrn/de0_nano-multicore.git f:/verilog_sva_gh_scraper/data/full_repos/106105951
git clone --depth 1 --no-tags https://github.com/bmyerz/minized-examples.git f:/verilog_sva_gh_scraper/data/full_repos/107900195
git clone --depth 1 --no-tags https://github.com/mishal23/automatic-door-controller.git f:/verilog_sva_gh_scraper/data/full_repos/107892920
git clone --depth 1 --no-tags https://github.com/SamuelGong/MultipleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/101427397
git clone --depth 1 --no-tags https://github.com/rbnprdy/MIPSProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/105595887
git clone --depth 1 --no-tags https://github.com/himingway/IC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/102941056
git clone --depth 1 --no-tags https://github.com/stffrdhrn/ompic.git f:/verilog_sva_gh_scraper/data/full_repos/106133688
git clone --depth 1 --no-tags https://github.com/JustinOng/blake2b.git f:/verilog_sva_gh_scraper/data/full_repos/101468463
git clone --depth 1 --no-tags https://github.com/mattvenn/fpga-serial-debug.git f:/verilog_sva_gh_scraper/data/full_repos/101384651
git clone --depth 1 --no-tags https://github.com/NSEE/SimuCam_Development_NFEE.git f:/verilog_sva_gh_scraper/data/full_repos/103540801
git clone --depth 1 --no-tags https://github.com/ben-marshall/riscv-multi-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/103842408
git clone --depth 1 --no-tags https://github.com/estija/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/106075292
git clone --depth 1 --no-tags https://github.com/sdeepaknarayanan/CORDIC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/106444132
git clone --depth 1 --no-tags https://github.com/rimasaviz/adi-bbp.git f:/verilog_sva_gh_scraper/data/full_repos/103327682
git clone --depth 1 --no-tags https://github.com/EatonL/PING-BAO.git f:/verilog_sva_gh_scraper/data/full_repos/105276942
git clone --depth 1 --no-tags https://github.com/xianzhez/five-staged_pipelined_mips_design.git f:/verilog_sva_gh_scraper/data/full_repos/106410509
git clone --depth 1 --no-tags https://github.com/ilyadesign/SPI_SLAVE_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/106040987
git clone --depth 1 --no-tags https://github.com/MossbauerLab/MessbauerTestEnvironment.git f:/verilog_sva_gh_scraper/data/full_repos/101793969
git clone --depth 1 --no-tags https://github.com/xanderdcoleman/Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/102524198
git clone --depth 1 --no-tags https://github.com/wesolost/Nvdla-DLA.git f:/verilog_sva_gh_scraper/data/full_repos/104835162
git clone --depth 1 --no-tags https://github.com/lkwq007/Sokoban-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/103825972
git clone --depth 1 --no-tags https://github.com/ConchuOD/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/103443092
git clone --depth 1 --no-tags https://github.com/juanmard/screen-logo.git f:/verilog_sva_gh_scraper/data/full_repos/104897887
git clone --depth 1 --no-tags https://github.com/keqiao2017/AXI_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/107087629
git clone --depth 1 --no-tags https://github.com/LastWhisperPZW/UVM_SPI_verify.git f:/verilog_sva_gh_scraper/data/full_repos/108742096
git clone --depth 1 --no-tags https://github.com/RomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/102870077
git clone --depth 1 --no-tags https://github.com/yuri-panchul/2017-year-end.git f:/verilog_sva_gh_scraper/data/full_repos/106491748
git clone --depth 1 --no-tags https://github.com/pxcland/UART.git f:/verilog_sva_gh_scraper/data/full_repos/102564818
git clone --depth 1 --no-tags https://github.com/Project-Bonfire/Reliability-analysis.git f:/verilog_sva_gh_scraper/data/full_repos/105003587
git clone --depth 1 --no-tags https://github.com/jszheng/chisel3_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/107833694
git clone --depth 1 --no-tags https://github.com/htti/mipitest.git f:/verilog_sva_gh_scraper/data/full_repos/104547694
git clone --depth 1 --no-tags https://github.com/kohjingyu/8bitALU.git f:/verilog_sva_gh_scraper/data/full_repos/107116874
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Bagman_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/108033409
git clone --depth 1 --no-tags https://github.com/Torlus/nes-classic-mini-done-right.git f:/verilog_sva_gh_scraper/data/full_repos/105784418
git clone --depth 1 --no-tags https://github.com/avoroshilov/mips.git f:/verilog_sva_gh_scraper/data/full_repos/107900590
git clone --depth 1 --no-tags https://github.com/OldChenHAHA/IP-cores.git f:/verilog_sva_gh_scraper/data/full_repos/104443190
git clone --depth 1 --no-tags https://github.com/EricDracula/FiveStage-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/104842026
git clone --depth 1 --no-tags https://github.com/SamuelGong/MicroprogrammingProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/101427841
git clone --depth 1 --no-tags https://github.com/hohaidang/UART_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/101991755
git clone --depth 1 --no-tags https://github.com/KamalAlyKamal/8253Timer.git f:/verilog_sva_gh_scraper/data/full_repos/101556578
git clone --depth 1 --no-tags https://github.com/atomminer/AtomHardware.git f:/verilog_sva_gh_scraper/data/full_repos/101775666
git clone --depth 1 --no-tags https://github.com/zhoumumu/CPUs.git f:/verilog_sva_gh_scraper/data/full_repos/102181604
git clone --depth 1 --no-tags https://github.com/anshulbshah/Enhanced-CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/107379911
git clone --depth 1 --no-tags https://github.com/SuperABC/Shell.git f:/verilog_sva_gh_scraper/data/full_repos/103286426
git clone --depth 1 --no-tags https://github.com/HuLuHuLuHu/CA_02-5_stage_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/106087322
git clone --depth 1 --no-tags https://github.com/tropical-peach/snes_gamepad.git f:/verilog_sva_gh_scraper/data/full_repos/102543783
git clone --depth 1 --no-tags https://github.com/AniketBadhan/FPGA-PC-communication-using-UART.git f:/verilog_sva_gh_scraper/data/full_repos/105616658
git clone --depth 1 --no-tags https://github.com/praveenmunagapati/mipscpu.git f:/verilog_sva_gh_scraper/data/full_repos/107724674
git clone --depth 1 --no-tags https://github.com/NishadSaraf/Hand-Gesture-Controlled-Robot.git f:/verilog_sva_gh_scraper/data/full_repos/104301531
git clone --depth 1 --no-tags https://github.com/NegarMirgati/Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/108438462
git clone --depth 1 --no-tags https://github.com/mishal23/dds-lab.git f:/verilog_sva_gh_scraper/data/full_repos/107030572
git clone --depth 1 --no-tags https://github.com/anisaqazi/VLSI1_RSA.git f:/verilog_sva_gh_scraper/data/full_repos/104024459
git clone --depth 1 --no-tags https://github.com/JordanSekky/Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/104379610
git clone --depth 1 --no-tags https://github.com/cmruderman/HW-SW-Compression-Decompression.git f:/verilog_sva_gh_scraper/data/full_repos/102040241
git clone --depth 1 --no-tags https://github.com/mishal23/coa.git f:/verilog_sva_gh_scraper/data/full_repos/102649740
git clone --depth 1 --no-tags https://github.com/SLongofono/Senior_Design_Capstone.git f:/verilog_sva_gh_scraper/data/full_repos/102792090
git clone --depth 1 --no-tags https://github.com/chethan2807/Implementation-of-DTBDM-Decision-Tree-Based-De-noising-Method-on-MAX-10-Nios-II-Embedded-Evaluation.git f:/verilog_sva_gh_scraper/data/full_repos/103767697
git clone --depth 1 --no-tags https://github.com/juanmard/screen-warmboot.git f:/verilog_sva_gh_scraper/data/full_repos/106131162
