<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_usart3.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart3.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__usart3_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a71d684245a149c461968e40b25b29a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a71d684245a149c461968e40b25b29a54">REG_USART3_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A4000U)</td></tr>
<tr class="memdesc:a71d684245a149c461968e40b25b29a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Control Register  <a href="#a71d684245a149c461968e40b25b29a54">More...</a><br /></td></tr>
<tr class="separator:a71d684245a149c461968e40b25b29a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d330188fed5692a89bf1d143ecbaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#ac7d330188fed5692a89bf1d143ecbaf3">REG_USART3_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4004U)</td></tr>
<tr class="memdesc:ac7d330188fed5692a89bf1d143ecbaf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Mode Register  <a href="#ac7d330188fed5692a89bf1d143ecbaf3">More...</a><br /></td></tr>
<tr class="separator:ac7d330188fed5692a89bf1d143ecbaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3930799f24dc8a88348a35c903a1eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#af3930799f24dc8a88348a35c903a1eba">REG_USART3_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A4008U)</td></tr>
<tr class="memdesc:af3930799f24dc8a88348a35c903a1eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Interrupt Enable Register  <a href="#af3930799f24dc8a88348a35c903a1eba">More...</a><br /></td></tr>
<tr class="separator:af3930799f24dc8a88348a35c903a1eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2407692525e581a2549f29b10d13544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#ac2407692525e581a2549f29b10d13544">REG_USART3_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A400CU)</td></tr>
<tr class="memdesc:ac2407692525e581a2549f29b10d13544"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Interrupt Disable Register  <a href="#ac2407692525e581a2549f29b10d13544">More...</a><br /></td></tr>
<tr class="separator:ac2407692525e581a2549f29b10d13544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b62523190c2e2a198a20463f4adb4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a2b62523190c2e2a198a20463f4adb4d9">REG_USART3_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4010U)</td></tr>
<tr class="memdesc:a2b62523190c2e2a198a20463f4adb4d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Interrupt Mask Register  <a href="#a2b62523190c2e2a198a20463f4adb4d9">More...</a><br /></td></tr>
<tr class="separator:a2b62523190c2e2a198a20463f4adb4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae45ea077e7c51b2293e81a7a271059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a5ae45ea077e7c51b2293e81a7a271059">REG_USART3_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4014U)</td></tr>
<tr class="memdesc:a5ae45ea077e7c51b2293e81a7a271059"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Channel Status Register  <a href="#a5ae45ea077e7c51b2293e81a7a271059">More...</a><br /></td></tr>
<tr class="separator:a5ae45ea077e7c51b2293e81a7a271059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e55f15fd1c079feb92d61ad02b8768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#ab8e55f15fd1c079feb92d61ad02b8768">REG_USART3_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4018U)</td></tr>
<tr class="memdesc:ab8e55f15fd1c079feb92d61ad02b8768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receiver Holding Register  <a href="#ab8e55f15fd1c079feb92d61ad02b8768">More...</a><br /></td></tr>
<tr class="separator:ab8e55f15fd1c079feb92d61ad02b8768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7932e67158db774ff8c08dd8d54f02c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a7932e67158db774ff8c08dd8d54f02c6">REG_USART3_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A401CU)</td></tr>
<tr class="memdesc:a7932e67158db774ff8c08dd8d54f02c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmitter Holding Register  <a href="#a7932e67158db774ff8c08dd8d54f02c6">More...</a><br /></td></tr>
<tr class="separator:a7932e67158db774ff8c08dd8d54f02c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a4a3b8343254b71d5a0b4d98134576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a79a4a3b8343254b71d5a0b4d98134576">REG_USART3_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4020U)</td></tr>
<tr class="memdesc:a79a4a3b8343254b71d5a0b4d98134576"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Baud Rate Generator Register  <a href="#a79a4a3b8343254b71d5a0b4d98134576">More...</a><br /></td></tr>
<tr class="separator:a79a4a3b8343254b71d5a0b4d98134576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ced18ea4c1683750d56142337db0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a51ced18ea4c1683750d56142337db0c1">REG_USART3_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4024U)</td></tr>
<tr class="memdesc:a51ced18ea4c1683750d56142337db0c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receiver Time-out Register  <a href="#a51ced18ea4c1683750d56142337db0c1">More...</a><br /></td></tr>
<tr class="separator:a51ced18ea4c1683750d56142337db0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183b8d917f02215573e0f820d93308ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a183b8d917f02215573e0f820d93308ad">REG_USART3_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4028U)</td></tr>
<tr class="memdesc:a183b8d917f02215573e0f820d93308ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmitter Timeguard Register  <a href="#a183b8d917f02215573e0f820d93308ad">More...</a><br /></td></tr>
<tr class="separator:a183b8d917f02215573e0f820d93308ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd636167f4cd9a994c55cfb8cfe0f55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#acd636167f4cd9a994c55cfb8cfe0f55b">REG_USART3_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4040U)</td></tr>
<tr class="memdesc:acd636167f4cd9a994c55cfb8cfe0f55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) FI DI Ratio Register  <a href="#acd636167f4cd9a994c55cfb8cfe0f55b">More...</a><br /></td></tr>
<tr class="separator:acd636167f4cd9a994c55cfb8cfe0f55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b961a770cfe8825319f63c12948120b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a5b961a770cfe8825319f63c12948120b">REG_USART3_NER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4044U)</td></tr>
<tr class="memdesc:a5b961a770cfe8825319f63c12948120b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Number of Errors Register  <a href="#a5b961a770cfe8825319f63c12948120b">More...</a><br /></td></tr>
<tr class="separator:a5b961a770cfe8825319f63c12948120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7337df83b1cb35a8bd1898ee76f96362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a7337df83b1cb35a8bd1898ee76f96362">REG_USART3_IF</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A404CU)</td></tr>
<tr class="memdesc:a7337df83b1cb35a8bd1898ee76f96362"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) IrDA Filter Register  <a href="#a7337df83b1cb35a8bd1898ee76f96362">More...</a><br /></td></tr>
<tr class="separator:a7337df83b1cb35a8bd1898ee76f96362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cad41151185c2f823bd3c6d79272c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a6cad41151185c2f823bd3c6d79272c83">REG_USART3_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4050U)</td></tr>
<tr class="memdesc:a6cad41151185c2f823bd3c6d79272c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Manchester Encoder Decoder Register  <a href="#a6cad41151185c2f823bd3c6d79272c83">More...</a><br /></td></tr>
<tr class="separator:a6cad41151185c2f823bd3c6d79272c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc94a11648afdbe42328b6819bd10d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a2fc94a11648afdbe42328b6819bd10d7">REG_USART3_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4054U)</td></tr>
<tr class="memdesc:a2fc94a11648afdbe42328b6819bd10d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) LIN Mode Register  <a href="#a2fc94a11648afdbe42328b6819bd10d7">More...</a><br /></td></tr>
<tr class="separator:a2fc94a11648afdbe42328b6819bd10d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5540d8c2a765c47e0652b58057be7c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a5540d8c2a765c47e0652b58057be7c2e">REG_USART3_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4058U)</td></tr>
<tr class="memdesc:a5540d8c2a765c47e0652b58057be7c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) LIN Identifier Register  <a href="#a5540d8c2a765c47e0652b58057be7c2e">More...</a><br /></td></tr>
<tr class="separator:a5540d8c2a765c47e0652b58057be7c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f1b1242d66e501db2af651b7c3e02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a96f1b1242d66e501db2af651b7c3e02e">REG_USART3_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A40E4U)</td></tr>
<tr class="memdesc:a96f1b1242d66e501db2af651b7c3e02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Write Protect Mode Register  <a href="#a96f1b1242d66e501db2af651b7c3e02e">More...</a><br /></td></tr>
<tr class="separator:a96f1b1242d66e501db2af651b7c3e02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecc600c50aaa4b0eea33376a338edac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#acecc600c50aaa4b0eea33376a338edac">REG_USART3_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A40E8U)</td></tr>
<tr class="memdesc:acecc600c50aaa4b0eea33376a338edac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Write Protect Status Register  <a href="#acecc600c50aaa4b0eea33376a338edac">More...</a><br /></td></tr>
<tr class="separator:acecc600c50aaa4b0eea33376a338edac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb3589eb491335ad4b5e747045fe74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a9cb3589eb491335ad4b5e747045fe74f">REG_USART3_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4100U)</td></tr>
<tr class="memdesc:a9cb3589eb491335ad4b5e747045fe74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Pointer Register  <a href="#a9cb3589eb491335ad4b5e747045fe74f">More...</a><br /></td></tr>
<tr class="separator:a9cb3589eb491335ad4b5e747045fe74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4386fb1c812e548ddd2f59ac5f39731d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a4386fb1c812e548ddd2f59ac5f39731d">REG_USART3_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4104U)</td></tr>
<tr class="memdesc:a4386fb1c812e548ddd2f59ac5f39731d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Counter Register  <a href="#a4386fb1c812e548ddd2f59ac5f39731d">More...</a><br /></td></tr>
<tr class="separator:a4386fb1c812e548ddd2f59ac5f39731d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83301953c0ad291f306435658f0f97fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a83301953c0ad291f306435658f0f97fc">REG_USART3_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4108U)</td></tr>
<tr class="memdesc:a83301953c0ad291f306435658f0f97fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Pointer Register  <a href="#a83301953c0ad291f306435658f0f97fc">More...</a><br /></td></tr>
<tr class="separator:a83301953c0ad291f306435658f0f97fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e601c741f4cb46e010e5d7f6270a571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a6e601c741f4cb46e010e5d7f6270a571">REG_USART3_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A410CU)</td></tr>
<tr class="memdesc:a6e601c741f4cb46e010e5d7f6270a571"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Counter Register  <a href="#a6e601c741f4cb46e010e5d7f6270a571">More...</a><br /></td></tr>
<tr class="separator:a6e601c741f4cb46e010e5d7f6270a571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d8b5533aaafd3e862d42426292e9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#ac6d8b5533aaafd3e862d42426292e9e3">REG_USART3_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4110U)</td></tr>
<tr class="memdesc:ac6d8b5533aaafd3e862d42426292e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Next Pointer Register  <a href="#ac6d8b5533aaafd3e862d42426292e9e3">More...</a><br /></td></tr>
<tr class="separator:ac6d8b5533aaafd3e862d42426292e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3d86fc206eb6b17147ddb458fc5222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#aaf3d86fc206eb6b17147ddb458fc5222">REG_USART3_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4114U)</td></tr>
<tr class="memdesc:aaf3d86fc206eb6b17147ddb458fc5222"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Receive Next Counter Register  <a href="#aaf3d86fc206eb6b17147ddb458fc5222">More...</a><br /></td></tr>
<tr class="separator:aaf3d86fc206eb6b17147ddb458fc5222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3dae1f3d2d537ed6813cfae32997a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a4c3dae1f3d2d537ed6813cfae32997a8">REG_USART3_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4118U)</td></tr>
<tr class="memdesc:a4c3dae1f3d2d537ed6813cfae32997a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Next Pointer Register  <a href="#a4c3dae1f3d2d537ed6813cfae32997a8">More...</a><br /></td></tr>
<tr class="separator:a4c3dae1f3d2d537ed6813cfae32997a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d207f615e7eb80800536ff911392bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a5d207f615e7eb80800536ff911392bf7">REG_USART3_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A411CU)</td></tr>
<tr class="memdesc:a5d207f615e7eb80800536ff911392bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transmit Next Counter Register  <a href="#a5d207f615e7eb80800536ff911392bf7">More...</a><br /></td></tr>
<tr class="separator:a5d207f615e7eb80800536ff911392bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710118c2e9d53ebf2bbd9bfe745f0c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a710118c2e9d53ebf2bbd9bfe745f0c01">REG_USART3_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A4120U)</td></tr>
<tr class="memdesc:a710118c2e9d53ebf2bbd9bfe745f0c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transfer Control Register  <a href="#a710118c2e9d53ebf2bbd9bfe745f0c01">More...</a><br /></td></tr>
<tr class="separator:a710118c2e9d53ebf2bbd9bfe745f0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2970eed58a206aafdc00d9252e88a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart3_8h.html#a1a2970eed58a206aafdc00d9252e88a8">REG_USART3_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4124U)</td></tr>
<tr class="memdesc:a1a2970eed58a206aafdc00d9252e88a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART3) Transfer Status Register  <a href="#a1a2970eed58a206aafdc00d9252e88a8">More...</a><br /></td></tr>
<tr class="separator:a1a2970eed58a206aafdc00d9252e88a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a79a4a3b8343254b71d5a0b4d98134576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a4a3b8343254b71d5a0b4d98134576">&#9670;&nbsp;</a></span>REG_USART3_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_BRGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00077">77</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a71d684245a149c461968e40b25b29a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d684245a149c461968e40b25b29a54">&#9670;&nbsp;</a></span>REG_USART3_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00069">69</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a5ae45ea077e7c51b2293e81a7a271059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae45ea077e7c51b2293e81a7a271059">&#9670;&nbsp;</a></span>REG_USART3_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_CSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00074">74</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="acd636167f4cd9a994c55cfb8cfe0f55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd636167f4cd9a994c55cfb8cfe0f55b">&#9670;&nbsp;</a></span>REG_USART3_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_FIDI&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00080">80</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="ac2407692525e581a2549f29b10d13544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2407692525e581a2549f29b10d13544">&#9670;&nbsp;</a></span>REG_USART3_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00072">72</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="af3930799f24dc8a88348a35c903a1eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3930799f24dc8a88348a35c903a1eba">&#9670;&nbsp;</a></span>REG_USART3_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A4008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00071">71</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a7337df83b1cb35a8bd1898ee76f96362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7337df83b1cb35a8bd1898ee76f96362">&#9670;&nbsp;</a></span>REG_USART3_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IF&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00082">82</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a2b62523190c2e2a198a20463f4adb4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b62523190c2e2a198a20463f4adb4d9">&#9670;&nbsp;</a></span>REG_USART3_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00073">73</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a5540d8c2a765c47e0652b58057be7c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5540d8c2a765c47e0652b58057be7c2e">&#9670;&nbsp;</a></span>REG_USART3_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_LINIR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00085">85</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a2fc94a11648afdbe42328b6819bd10d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc94a11648afdbe42328b6819bd10d7">&#9670;&nbsp;</a></span>REG_USART3_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_LINMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00084">84</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a6cad41151185c2f823bd3c6d79272c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cad41151185c2f823bd3c6d79272c83">&#9670;&nbsp;</a></span>REG_USART3_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_MAN&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Manchester Encoder Decoder Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00083">83</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="ac7d330188fed5692a89bf1d143ecbaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d330188fed5692a89bf1d143ecbaf3">&#9670;&nbsp;</a></span>REG_USART3_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00070">70</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a5b961a770cfe8825319f63c12948120b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b961a770cfe8825319f63c12948120b">&#9670;&nbsp;</a></span>REG_USART3_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_NER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00081">81</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a710118c2e9d53ebf2bbd9bfe745f0c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710118c2e9d53ebf2bbd9bfe745f0c01">&#9670;&nbsp;</a></span>REG_USART3_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A4120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00096">96</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a1a2970eed58a206aafdc00d9252e88a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2970eed58a206aafdc00d9252e88a8">&#9670;&nbsp;</a></span>REG_USART3_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00097">97</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a4386fb1c812e548ddd2f59ac5f39731d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4386fb1c812e548ddd2f59ac5f39731d">&#9670;&nbsp;</a></span>REG_USART3_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00089">89</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="ab8e55f15fd1c079feb92d61ad02b8768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e55f15fd1c079feb92d61ad02b8768">&#9670;&nbsp;</a></span>REG_USART3_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A4018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receiver Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00075">75</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="aaf3d86fc206eb6b17147ddb458fc5222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf3d86fc206eb6b17147ddb458fc5222">&#9670;&nbsp;</a></span>REG_USART3_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00093">93</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="ac6d8b5533aaafd3e862d42426292e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d8b5533aaafd3e862d42426292e9e3">&#9670;&nbsp;</a></span>REG_USART3_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00092">92</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a9cb3589eb491335ad4b5e747045fe74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb3589eb491335ad4b5e747045fe74f">&#9670;&nbsp;</a></span>REG_USART3_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00088">88</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a51ced18ea4c1683750d56142337db0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ced18ea4c1683750d56142337db0c1">&#9670;&nbsp;</a></span>REG_USART3_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_RTOR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00078">78</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a6e601c741f4cb46e010e5d7f6270a571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e601c741f4cb46e010e5d7f6270a571">&#9670;&nbsp;</a></span>REG_USART3_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A410CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00091">91</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a7932e67158db774ff8c08dd8d54f02c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7932e67158db774ff8c08dd8d54f02c6">&#9670;&nbsp;</a></span>REG_USART3_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400A401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmitter Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00076">76</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a5d207f615e7eb80800536ff911392bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d207f615e7eb80800536ff911392bf7">&#9670;&nbsp;</a></span>REG_USART3_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A411CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00095">95</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a4c3dae1f3d2d537ed6813cfae32997a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3dae1f3d2d537ed6813cfae32997a8">&#9670;&nbsp;</a></span>REG_USART3_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00094">94</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a83301953c0ad291f306435658f0f97fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83301953c0ad291f306435658f0f97fc">&#9670;&nbsp;</a></span>REG_USART3_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00090">90</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a183b8d917f02215573e0f820d93308ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183b8d917f02215573e0f820d93308ad">&#9670;&nbsp;</a></span>REG_USART3_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_TTGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A4028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00079">79</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="a96f1b1242d66e501db2af651b7c3e02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f1b1242d66e501db2af651b7c3e02e">&#9670;&nbsp;</a></span>REG_USART3_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400A40E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00086">86</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
<a id="acecc600c50aaa4b0eea33376a338edac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acecc600c50aaa4b0eea33376a338edac">&#9670;&nbsp;</a></span>REG_USART3_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART3_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400A40E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART3) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart3_8h_source.html#l00087">87</a> of file <a class="el" href="instance__usart3_8h_source.html">instance_usart3.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
