===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.2912 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9149 ( 19.3%)    3.9149 ( 24.0%)  FIR Parser
    8.9372 ( 44.0%)    6.3796 ( 39.2%)  'firrtl.circuit' Pipeline
    0.5358 (  2.6%)    0.5358 (  3.3%)    CreateSiFiveMetadata
    1.6313 (  8.0%)    0.8169 (  5.0%)    'firrtl.module' Pipeline
    1.4512 (  7.1%)    0.7336 (  4.5%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1759 (  0.9%)    0.0947 (  0.6%)      LowerCHIRRTL
    0.1416 (  0.7%)    0.1416 (  0.9%)    InferWidths
    0.6764 (  3.3%)    0.6764 (  4.2%)    InferResets
    0.0488 (  0.2%)    0.0488 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0969 (  0.5%)    0.0969 (  0.6%)    PrefixModules
    0.0479 (  0.2%)    0.0479 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5457 (  2.7%)    0.5457 (  3.3%)    LowerFIRRTLTypes
    2.3366 ( 11.5%)    1.1708 (  7.2%)    'firrtl.module' Pipeline
    0.8863 (  4.4%)    0.4601 (  2.8%)      ExpandWhens
    1.4462 (  7.1%)    0.7378 (  4.5%)      Canonicalizer
    0.3961 (  1.9%)    0.3961 (  2.4%)    Inliner
    1.4134 (  7.0%)    1.4134 (  8.7%)    IMConstProp
    0.0467 (  0.2%)    0.0467 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.1580 (  5.7%)    0.5805 (  3.6%)    'firrtl.module' Pipeline
    1.1556 (  5.7%)    0.5794 (  3.6%)      Canonicalizer
    1.0662 (  5.2%)    1.0662 (  6.5%)  LowerFIRRTLToHW
    0.2632 (  1.3%)    0.2632 (  1.6%)  HWMemSimImpl
    2.4384 ( 12.0%)    1.2195 (  7.5%)  'hw.module' Pipeline
    0.0853 (  0.4%)    0.0455 (  0.3%)    HWCleanup
    0.7780 (  3.8%)    0.4095 (  2.5%)    CSE
    0.0014 (  0.0%)    0.0009 (  0.0%)      (A) DominanceInfo
    1.5511 (  7.6%)    0.7936 (  4.9%)    Canonicalizer
    0.0149 (  0.1%)    0.0081 (  0.0%)    HWLegalizeModules
    0.5055 (  2.5%)    0.5055 (  3.1%)  HWLegalizeNames
    0.4959 (  2.4%)    0.2480 (  1.5%)  'hw.module' Pipeline
    0.4927 (  2.4%)    0.2465 (  1.5%)    PrettifyVerilog
    2.6835 ( 13.2%)    2.6835 ( 16.5%)  ExportVerilog emission
    0.0062 (  0.0%)    0.0062 (  0.0%)  Rest
   20.3156 (100.0%)   16.2912 (100.0%)  Total

{
  totalTime: 16.327,
  maxMemory: 806440960
}
