{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525177480660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525177480665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 13:24:40 2018 " "Processing started: Tue May 01 13:24:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525177480665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177480665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177480665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525177480969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525177480969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Found entity 1: P1" {  } { { "P1.bdf" "" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525177489988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177489988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_in-Calculations " "Found design unit 1: ADC_in-Calculations" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525177490385 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_in " "Found entity 1: ADC_in" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525177490385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1 " "Elaborating entity \"P1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525177490415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_in ADC_in:inst " "Elaborating entity \"ADC_in\" for hierarchy \"ADC_in:inst\"" {  } { { "P1.bdf" "inst" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 136 248 472 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525177490416 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable ADC_in.vhd(36) " "VHDL Process Statement warning at ADC_in.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490417 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latched ADC_in.vhd(40) " "VHDL Process Statement warning at ADC_in.vhd(40): signal \"latched\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer2 ADC_in.vhd(48) " "VHDL Process Statement warning at ADC_in.vhd(48): signal \"Buffer2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_in ADC_in.vhd(49) " "VHDL Process Statement warning at ADC_in.vhd(49): signal \"ADC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer3 ADC_in.vhd(53) " "VHDL Process Statement warning at ADC_in.vhd(53): signal \"Buffer3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_in ADC_in.vhd(54) " "VHDL Process Statement warning at ADC_in.vhd(54): signal \"ADC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Buffer1 ADC_in.vhd(59) " "VHDL Process Statement warning at ADC_in.vhd(59): signal \"Buffer1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BufferCount ADC_in.vhd(60) " "VHDL Process Statement warning at ADC_in.vhd(60): signal \"BufferCount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525177490418 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_out ADC_in.vhd(30) " "VHDL Process Statement warning at ADC_in.vhd(30): inferring latch(es) for signal or variable \"ADC_out\", which holds its previous value in one or more paths through the process" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525177490419 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latched ADC_in.vhd(30) " "VHDL Process Statement warning at ADC_in.vhd(30): inferring latch(es) for signal or variable \"latched\", which holds its previous value in one or more paths through the process" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525177490419 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Buffer3 ADC_in.vhd(30) " "VHDL Process Statement warning at ADC_in.vhd(30): inferring latch(es) for signal or variable \"Buffer3\", which holds its previous value in one or more paths through the process" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525177490419 "|P1|ADC_in:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BufferCheck ADC_in.vhd(30) " "VHDL Process Statement warning at ADC_in.vhd(30): inferring latch(es) for signal or variable \"BufferCheck\", which holds its previous value in one or more paths through the process" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525177490419 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCheck\[0\] ADC_in.vhd(30) " "Inferred latch for \"BufferCheck\[0\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCheck\[1\] ADC_in.vhd(30) " "Inferred latch for \"BufferCheck\[1\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCheck\[2\] ADC_in.vhd(30) " "Inferred latch for \"BufferCheck\[2\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCheck\[3\] ADC_in.vhd(30) " "Inferred latch for \"BufferCheck\[3\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[0\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[0\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[1\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[1\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[2\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[2\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[3\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[3\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[4\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[4\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[5\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[5\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[6\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[6\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490421 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[7\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[7\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[8\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[8\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[9\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[9\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[10\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[10\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer3\[11\] ADC_in.vhd(30) " "Inferred latch for \"Buffer3\[11\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[0\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[0\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[0\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[0\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[1\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[1\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[1\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[1\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[2\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[2\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[2\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[2\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[3\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[3\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[3\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[3\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[4\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[4\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[4\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[4\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[5\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[5\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490422 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[5\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[5\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[6\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[6\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[6\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[6\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[7\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[7\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[7\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[7\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[8\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[8\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[8\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[8\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[9\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[9\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[9\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[9\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[10\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[10\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[10\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[10\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Buffer2\[11\] ADC_in.vhd(41) " "Can't infer register for \"Buffer2\[11\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Buffer2\[11\] ADC_in.vhd(30) " "Inferred latch for \"Buffer2\[11\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "BufferCount\[0\] ADC_in.vhd(41) " "Can't infer register for \"BufferCount\[0\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCount\[0\] ADC_in.vhd(30) " "Inferred latch for \"BufferCount\[0\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "BufferCount\[1\] ADC_in.vhd(41) " "Can't infer register for \"BufferCount\[1\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCount\[1\] ADC_in.vhd(30) " "Inferred latch for \"BufferCount\[1\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "BufferCount\[2\] ADC_in.vhd(41) " "Can't infer register for \"BufferCount\[2\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490423 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCount\[2\] ADC_in.vhd(30) " "Inferred latch for \"BufferCount\[2\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "BufferCount\[3\] ADC_in.vhd(41) " "Can't infer register for \"BufferCount\[3\]\" at ADC_in.vhd(41) because it does not hold its value outside the clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BufferCount\[3\] ADC_in.vhd(30) " "Inferred latch for \"BufferCount\[3\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latched ADC_in.vhd(30) " "Inferred latch for \"latched\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[0\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[0\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[1\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[1\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[2\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[2\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[3\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[3\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[4\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[4\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490424 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[5\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[5\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[6\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[6\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[7\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[7\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[8\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[8\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[9\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[9\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[10\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[10\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[11\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[11\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[12\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[12\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[13\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[13\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[14\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[14\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_out\[15\] ADC_in.vhd(30) " "Inferred latch for \"ADC_out\[15\]\" at ADC_in.vhd(30)" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490425 "|P1|ADC_in:inst"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "ADC_in.vhd(41) " "HDL error at ADC_in.vhd(41): couldn't implement registers for assignments on this clock edge" {  } { { "ADC_in.vhd" "" { Text "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/ADC_in.vhd" 41 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1525177490426 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ADC_in:inst " "Can't elaborate user hierarchy \"ADC_in:inst\"" {  } { { "P1.bdf" "inst" { Schematic "C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/P1.bdf" { { 136 248 472 248 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525177490427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525177490574 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 01 13:24:50 2018 " "Processing ended: Tue May 01 13:24:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525177490574 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525177490574 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525177490574 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177490574 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525177491203 ""}
