Hi! Iâ€™m Zied. Iâ€™m now a Visiting Assistant Professor in Department of Electronics, Higher Institute of Applied Science and Technology of Sousse (ISSATSo), Sousse University. I received my PhD degree on Electrical Engineering from the The National Engineering School of Sousse in 2019 and received my master degree in  Microelectronics Devices and Systems Design from the Faculty of Sciences of Monastir in 2012. My research interest includes watermaking, artificial intelligence, machine learning, deep learning and FPGA.

<!---
ðŸ‘‹ Hi, Iâ€™m @zyeid
- ðŸ‘€ Iâ€™m interested in ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ’žï¸ Iâ€™m looking to collaborate on ...
- ðŸ“« How to reach me ...>

<!---
zyeid/zyeid is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
