<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>3.831</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>3.831</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>3.831</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>6.169</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>6.169</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>6.169</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>6.169</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>55</BRAM>
      <CLB>0</CLB>
      <DSP>141</DSP>
      <FF>16211</FF>
      <LATCH>0</LATCH>
      <LUT>16207</LUT>
      <SRL>444</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>432</BRAM>
      <CLB>0</CLB>
      <DSP>360</DSP>
      <FF>141120</FF>
      <LUT>70560</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="gesture_model" DISPNAME="inst" RTLNAME="gesture_model">
      <SubModules count="18">Loop_VITIS_LOOP_149_1_proc8_U0 Loop_VITIS_LOOP_171_3_proc9_U0 Loop_VITIS_LOOP_77_1_proc_U0 batch_norm_out_0_U batch_norm_out_1_U batch_normalization_0_U0 batch_normalization_1_U0 control_s_axi_U conv1d_0_U0 conv1d_out_0_U dense_0_U0 dense_1_U0 dense_out_0_U flatten_out_0_U input_0_U max_pool_out_0_U max_pooling1d_0_U0 output_U</SubModules>
      <Resources BRAM="55" DSP="141" FF="16211" LUT="16207"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_149_1_proc8_U0" DEPTH="1" TYPE="function" MODULENAME="Loop_VITIS_LOOP_149_1_proc8" DISPNAME="Loop_VITIS_LOOP_149_1_proc8_U0" RTLNAME="gesture_model_Loop_VITIS_LOOP_149_1_proc8">
      <SubModules count="2">flow_control_loop_pipe_U regslice_both_input_stream_V_data_V_U</SubModules>
      <Resources FF="77" LUT="83"/>
      <LocalResources FF="8"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_149_1_proc8_U0/flow_control_loop_pipe_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="gesture_model_flow_control_loop_pipe">
      <Resources FF="1" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_149_1_proc8_U0/regslice_both_input_stream_V_data_V_U" BINDMODULE="gesture_model_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_stream_V_data_V_U" RTLNAME="gesture_model_regslice_both">
      <Resources FF="68" LUT="68"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_171_3_proc9_U0" DEPTH="1" TYPE="function" MODULENAME="Loop_VITIS_LOOP_171_3_proc9" DISPNAME="Loop_VITIS_LOOP_171_3_proc9_U0" RTLNAME="gesture_model_Loop_VITIS_LOOP_171_3_proc9">
      <SubModules count="3">flow_control_loop_pipe_U regslice_both_output_stream_V_data_V_U regslice_both_output_stream_V_last_V_U</SubModules>
      <Resources FF="84" LUT="50"/>
      <LocalResources FF="9" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_171_3_proc9_U0/flow_control_loop_pipe_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="gesture_model_flow_control_loop_pipe">
      <Resources FF="1" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_171_3_proc9_U0/regslice_both_output_stream_V_data_V_U" BINDMODULE="gesture_model_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_data_V_U" RTLNAME="gesture_model_regslice_both">
      <Resources FF="68" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_171_3_proc9_U0/regslice_both_output_stream_V_last_V_U" BINDMODULE="gesture_model_regslice_both" DEPTH="2" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_last_V_U" RTLNAME="gesture_model_regslice_both">
      <Resources FF="6" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_77_1_proc_U0" DEPTH="1" TYPE="function" MODULENAME="Loop_VITIS_LOOP_77_1_proc" DISPNAME="Loop_VITIS_LOOP_77_1_proc_U0" RTLNAME="gesture_model_Loop_VITIS_LOOP_77_1_proc">
      <SubModules count="1">flow_control_loop_pipe_U</SubModules>
      <Resources FF="46" LUT="71"/>
      <LocalResources FF="45" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/Loop_VITIS_LOOP_77_1_proc_U0/flow_control_loop_pipe_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="gesture_model_flow_control_loop_pipe">
      <Resources FF="1" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_norm_out_0_U" BINDMODULE="gesture_model_batch_norm_out_0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="batch_norm_out_0_RAM_AUTO_1R1W" DISPNAME="batch_norm_out_0_U" RTLNAME="gesture_model_batch_norm_out_0_RAM_AUTO_1R1W">
      <Resources BRAM="8" FF="73" LUT="122"/>
      <LocalResources FF="73" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="batch_norm_out_0_U" SOURCE="vitis_test/nnet/core.cpp:142" URAM="0" VARIABLE="batch_norm_out_0"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_norm_out_1_U" BINDMODULE="gesture_model_batch_norm_out_1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="batch_norm_out_1_RAM_AUTO_1R1W" DISPNAME="batch_norm_out_1_U" RTLNAME="gesture_model_batch_norm_out_1_RAM_AUTO_1R1W">
      <Resources FF="200" LUT="215"/>
      <LocalResources FF="72" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="batch_norm_out_1_U" SOURCE="vitis_test/nnet/core.cpp:146" URAM="0" VARIABLE="batch_norm_out_1"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0" DEPTH="1" TYPE="function" MODULENAME="batch_normalization_0" DISPNAME="batch_normalization_0_U0" RTLNAME="gesture_model_batch_normalization_0">
      <SubModules count="11">batch_norm_0_beta_U batch_norm_0_gamma_U batch_norm_0_mean_U batch_norm_0_variance_U fadd_32ns_32ns_32_4_full_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U26 fdiv_32ns_32ns_32_9_no_dsp_1_U28 flow_control_loop_delay_pipe_U fmul_32ns_32ns_32_3_max_dsp_1_U27 fsqrt_32ns_32ns_32_8_no_dsp_1_U29 fsub_32ns_32ns_32_4_full_dsp_1_U25</SubModules>
      <Resources DSP="9" FF="1871" LUT="2160"/>
      <LocalResources FF="303" LUT="77"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/batch_norm_0_beta_U" BINDMODULE="gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R" DISPNAME="batch_norm_0_beta_U" RTLNAME="gesture_model_batch_normalization_0_batch_norm_0_beta_ROM_AUTO_1R">
      <Resources FF="28" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_0_beta_U" SOURCE="" URAM="0" VARIABLE="batch_norm_0_beta"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/batch_norm_0_gamma_U" BINDMODULE="gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R" DISPNAME="batch_norm_0_gamma_U" RTLNAME="gesture_model_batch_normalization_0_batch_norm_0_gamma_ROM_AUTO_1R">
      <Resources FF="24" LUT="12"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_0_gamma_U" SOURCE="" URAM="0" VARIABLE="batch_norm_0_gamma"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/batch_norm_0_mean_U" BINDMODULE="gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R" DISPNAME="batch_norm_0_mean_U" RTLNAME="gesture_model_batch_normalization_0_batch_norm_0_mean_ROM_AUTO_1R">
      <Resources FF="27" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_0_mean_U" SOURCE="" URAM="0" VARIABLE="batch_norm_0_mean"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/batch_norm_0_variance_U" BINDMODULE="gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R" DISPNAME="batch_norm_0_variance_U" RTLNAME="gesture_model_batch_normalization_0_batch_norm_0_variance_ROM_AUTO_1R">
      <Resources FF="28" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_0_variance_U" SOURCE="" URAM="0" VARIABLE="batch_norm_0_variance"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/fadd_32ns_32ns_32_4_full_dsp_1_U24" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U24" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="162" LUT="215"/>
      <LocalResources FF="61" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U24" SOURCE="vitis_test/nnet/core.cpp:48" URAM="0" VARIABLE="add"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/fadd_32ns_32ns_32_4_full_dsp_1_U26" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U26" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="226" LUT="233"/>
      <LocalResources FF="92" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U26" SOURCE="vitis_test/nnet/core.cpp:48" URAM="0" VARIABLE="add5"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U28" BINDMODULE="gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_9_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U28" RTLNAME="gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1">
      <Resources FF="423" LUT="807"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U28" SOURCE="vitis_test/nnet/core.cpp:48" URAM="0" VARIABLE="div"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/flow_control_loop_delay_pipe_U" BINDMODULE="gesture_model_flow_control_loop_delay_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_delay_pipe" DISPNAME="flow_control_loop_delay_pipe_U" RTLNAME="gesture_model_flow_control_loop_delay_pipe">
      <Resources FF="2" LUT="43"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/fmul_32ns_32ns_32_3_max_dsp_1_U27" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="121" LUT="76"/>
      <LocalResources FF="88" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="vitis_test/nnet/core.cpp:48" URAM="0" VARIABLE="mul"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/fsqrt_32ns_32ns_32_8_no_dsp_1_U29" BINDMODULE="gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fsqrt_32ns_32ns_32_8_no_dsp_1" DISPNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U29" RTLNAME="gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1">
      <Resources FF="303" LUT="433"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U29" SOURCE="vitis_test/nnet/core.cpp:48" URAM="0" VARIABLE="conv"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_0_U0/fsub_32ns_32ns_32_4_full_dsp_1_U25" BINDMODULE="gesture_model_fsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="fsub_32ns_32ns_32_4_full_dsp_1_U25" RTLNAME="gesture_model_fsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="224" LUT="233"/>
      <LocalResources FF="91" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_46_2" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U25" SOURCE="vitis_test/nnet/core.cpp:48" URAM="0" VARIABLE="sub"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0" DEPTH="1" TYPE="function" MODULENAME="batch_normalization_1" DISPNAME="batch_normalization_1_U0" RTLNAME="gesture_model_batch_normalization_1">
      <SubModules count="11">batch_norm_1_beta_U batch_norm_1_gamma_U batch_norm_1_mean_U batch_norm_1_variance_U fadd_32ns_32ns_32_4_full_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U53 fdiv_32ns_32ns_32_9_no_dsp_1_U55 flow_control_loop_delay_pipe_U fmul_32ns_32ns_32_3_max_dsp_1_U54 fsqrt_32ns_32ns_32_8_no_dsp_1_U56 fsub_32ns_32ns_32_4_full_dsp_1_U52</SubModules>
      <Resources DSP="9" FF="1793" LUT="2149"/>
      <LocalResources FF="240" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/batch_norm_1_beta_U" BINDMODULE="gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R" DISPNAME="batch_norm_1_beta_U" RTLNAME="gesture_model_batch_normalization_1_batch_norm_1_beta_ROM_AUTO_1R">
      <Resources FF="28" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_1_beta_U" SOURCE="" URAM="0" VARIABLE="batch_norm_1_beta"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/batch_norm_1_gamma_U" BINDMODULE="gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R" DISPNAME="batch_norm_1_gamma_U" RTLNAME="gesture_model_batch_normalization_1_batch_norm_1_gamma_ROM_AUTO_1R">
      <Resources FF="24" LUT="13"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_1_gamma_U" SOURCE="" URAM="0" VARIABLE="batch_norm_1_gamma"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/batch_norm_1_mean_U" BINDMODULE="gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R" DISPNAME="batch_norm_1_mean_U" RTLNAME="gesture_model_batch_normalization_1_batch_norm_1_mean_ROM_AUTO_1R">
      <Resources FF="25" LUT="13"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_1_mean_U" SOURCE="" URAM="0" VARIABLE="batch_norm_1_mean"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/batch_norm_1_variance_U" BINDMODULE="gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R" DISPNAME="batch_norm_1_variance_U" RTLNAME="gesture_model_batch_normalization_1_batch_norm_1_variance_ROM_AUTO_1R">
      <Resources FF="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="batch_norm_1_variance_U" SOURCE="" URAM="0" VARIABLE="batch_norm_1_variance"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/fadd_32ns_32ns_32_4_full_dsp_1_U51" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U51" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="156" LUT="214"/>
      <LocalResources FF="58" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_101_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U51" SOURCE="vitis_test/nnet/core.cpp:103" URAM="0" VARIABLE="add"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/fadd_32ns_32ns_32_4_full_dsp_1_U53" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U53" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="226" LUT="281"/>
      <LocalResources FF="92"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_101_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U53" SOURCE="vitis_test/nnet/core.cpp:103" URAM="0" VARIABLE="add4"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U55" BINDMODULE="gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_9_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U55" RTLNAME="gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1">
      <Resources FF="423" LUT="807"/>
      <LocalResources FF="96" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_101_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U55" SOURCE="vitis_test/nnet/core.cpp:103" URAM="0" VARIABLE="div"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/flow_control_loop_delay_pipe_U" BINDMODULE="gesture_model_flow_control_loop_delay_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_delay_pipe" DISPNAME="flow_control_loop_delay_pipe_U" RTLNAME="gesture_model_flow_control_loop_delay_pipe">
      <Resources FF="2" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/fmul_32ns_32ns_32_3_max_dsp_1_U54" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U54" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="121" LUT="85"/>
      <LocalResources FF="88" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_101_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U54" SOURCE="vitis_test/nnet/core.cpp:103" URAM="0" VARIABLE="mul"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/fsqrt_32ns_32ns_32_8_no_dsp_1_U56" BINDMODULE="gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fsqrt_32ns_32ns_32_8_no_dsp_1" DISPNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U56" RTLNAME="gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1">
      <Resources FF="303" LUT="433"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="VITIS_LOOP_101_1" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U56" SOURCE="vitis_test/nnet/core.cpp:103" URAM="0" VARIABLE="conv7"/>
    </RtlModule>
    <RtlModule CELL="inst/batch_normalization_1_U0/fsub_32ns_32ns_32_4_full_dsp_1_U52" BINDMODULE="gesture_model_fsub_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fsub_32ns_32ns_32_4_full_dsp_1" DISPNAME="fsub_32ns_32ns_32_4_full_dsp_1_U52" RTLNAME="gesture_model_fsub_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="220" LUT="233"/>
      <LocalResources FF="89" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_101_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U52" SOURCE="vitis_test/nnet/core.cpp:103" URAM="0" VARIABLE="sub"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="gesture_model_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="gesture_model_control_s_axi">
      <Resources FF="27" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0" DEPTH="1" TYPE="function" MODULENAME="conv1d_0" DISPNAME="conv1d_0_U0" RTLNAME="gesture_model_conv1d_0">
      <SubModules count="10">conv1d_0_biases_U conv1d_0_weights_0_0_U conv1d_0_weights_1_0_U conv1d_0_weights_2_0_U fadd_32ns_32ns_32_4_full_dsp_1_U10 fadd_32ns_32ns_32_4_full_dsp_1_U11 fcmp_32ns_32ns_1_2_no_dsp_1_U14 flow_control_loop_pipe_U fmul_32ns_32ns_32_3_max_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U13</SubModules>
      <Resources DSP="10" FF="1361" LUT="1043"/>
      <LocalResources FF="501" LUT="118"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/conv1d_0_biases_U" BINDMODULE="gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="conv1d_0_conv1d_0_biases_ROM_AUTO_1R" DISPNAME="conv1d_0_biases_U" RTLNAME="gesture_model_conv1d_0_conv1d_0_biases_ROM_AUTO_1R">
      <Resources FF="28" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1d_0_biases_U" SOURCE="" URAM="0" VARIABLE="conv1d_0_biases"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/conv1d_0_weights_0_0_U" BINDMODULE="gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R" DISPNAME="conv1d_0_weights_0_0_U" RTLNAME="gesture_model_conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R">
      <Resources FF="28" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1d_0_weights_0_0_U" SOURCE="" URAM="0" VARIABLE="conv1d_0_weights_0_0"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/conv1d_0_weights_1_0_U" BINDMODULE="gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R" DISPNAME="conv1d_0_weights_1_0_U" RTLNAME="gesture_model_conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R">
      <Resources FF="27"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1d_0_weights_1_0_U" SOURCE="" URAM="0" VARIABLE="conv1d_0_weights_1_0"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/conv1d_0_weights_2_0_U" BINDMODULE="gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R" DISPNAME="conv1d_0_weights_2_0_U" RTLNAME="gesture_model_conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R">
      <Resources FF="27"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1d_0_weights_2_0_U" SOURCE="" URAM="0" VARIABLE="conv1d_0_weights_2_0"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/fadd_32ns_32ns_32_4_full_dsp_1_U10" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="234" LUT="271"/>
      <LocalResources FF="97" LUT="34"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="vitis_test/nnet/core.cpp:34" URAM="0" VARIABLE="sum_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="vitis_test/nnet/core.cpp:34" URAM="0" VARIABLE="sum_3_2"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/fadd_32ns_32ns_32_4_full_dsp_1_U11" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="233" LUT="299"/>
      <LocalResources FF="96" LUT="62"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="vitis_test/nnet/core.cpp:34" URAM="0" VARIABLE="sum_3_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="vitis_test/nnet/core.cpp:37" URAM="0" VARIABLE="x_assign"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U14" BINDMODULE="gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fcmp_32ns_32ns_1_2_no_dsp_1" DISPNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U14" RTLNAME="gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1">
      <Resources FF="33" LUT="43"/>
      <LocalResources FF="33"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/flow_control_loop_pipe_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="gesture_model_flow_control_loop_pipe">
      <Resources FF="1" LUT="113"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/fmul_32ns_32ns_32_3_max_dsp_1_U12" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U12" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="125" LUT="105"/>
      <LocalResources FF="92" LUT="31"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U12" SOURCE="vitis_test/nnet/core.cpp:34" URAM="0" VARIABLE="mul"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U12" SOURCE="vitis_test/nnet/core.cpp:34" URAM="0" VARIABLE="mul_2"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_0_U0/fmul_32ns_32ns_32_3_max_dsp_1_U13" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U13" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="124" LUT="76"/>
      <LocalResources FF="91"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_27_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U13" SOURCE="vitis_test/nnet/core.cpp:34" URAM="0" VARIABLE="mul_1"/>
    </RtlModule>
    <RtlModule CELL="inst/conv1d_out_0_U" BINDMODULE="gesture_model_conv1d_out_0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="conv1d_out_0_RAM_AUTO_1R1W" DISPNAME="conv1d_out_0_U" RTLNAME="gesture_model_conv1d_out_0_RAM_AUTO_1R1W">
      <Resources BRAM="8" FF="6" LUT="4"/>
      <LocalResources FF="6" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv1d_out_0_U" SOURCE="vitis_test/nnet/core.cpp:141" URAM="0" VARIABLE="conv1d_out_0"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0" DEPTH="1" TYPE="function" MODULENAME="dense_0" DISPNAME="dense_0_U0" RTLNAME="gesture_model_dense_0">
      <SubModules count="6">dense_0_biases_U dense_0_weights_U fadd_32ns_32ns_32_4_full_dsp_1_U44 fcmp_32ns_32ns_1_2_no_dsp_1_U46 flow_control_loop_pipe_U fmul_32ns_32ns_32_3_max_dsp_1_U45</SubModules>
      <Resources BRAM="31" DSP="5" FF="644" LUT="549"/>
      <LocalResources FF="219" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0/dense_0_biases_U" BINDMODULE="gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="dense_0_dense_0_biases_ROM_AUTO_1R" DISPNAME="dense_0_biases_U" RTLNAME="gesture_model_dense_0_dense_0_biases_ROM_AUTO_1R">
      <Resources FF="27" LUT="15"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_0_biases_U" SOURCE="" URAM="0" VARIABLE="dense_0_biases"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0/dense_0_weights_U" BINDMODULE="gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R" DEPTH="2" TYPE="resource" MODULENAME="dense_0_dense_0_weights_ROM_AUTO_1R" DISPNAME="dense_0_weights_U" RTLNAME="gesture_model_dense_0_dense_0_weights_ROM_AUTO_1R">
      <Resources BRAM="31" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_0_weights_U" SOURCE="" URAM="0" VARIABLE="dense_0_weights"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0/fadd_32ns_32ns_32_4_full_dsp_1_U44" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U44" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="234" LUT="299"/>
      <LocalResources FF="97" LUT="78"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_91_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U44" SOURCE="vitis_test/nnet/core.cpp:93" URAM="0" VARIABLE="sum_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_91_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U44" SOURCE="vitis_test/nnet/core.cpp:95" URAM="0" VARIABLE="x_assign"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U46" BINDMODULE="gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fcmp_32ns_32ns_1_2_no_dsp_1" DISPNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U46" RTLNAME="gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1">
      <Resources FF="34" LUT="60"/>
      <LocalResources FF="34" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0/flow_control_loop_pipe_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="gesture_model_flow_control_loop_pipe">
      <Resources FF="1" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_0_U0/fmul_32ns_32ns_32_3_max_dsp_1_U45" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="129" LUT="92"/>
      <LocalResources FF="96" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_88_1_VITIS_LOOP_91_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U45" SOURCE="vitis_test/nnet/core.cpp:93" URAM="0" VARIABLE="mul"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0" DEPTH="1" TYPE="function" MODULENAME="dense_1" DISPNAME="dense_1_U0" RTLNAME="gesture_model_dense_1">
      <SubModules count="7">dexp_64ns_64ns_64_13_full_dsp_1_U145 fadd_32ns_32ns_32_4_full_dsp_1_U142 fpext_32ns_64_2_no_dsp_1_U144 fptrunc_64ns_32_2_no_dsp_1_U143 grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233 grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291 grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298</SubModules>
      <Resources DSP="108" FF="9474" LUT="8231"/>
      <LocalResources FF="531" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U145" BINDMODULE="gesture_model_dexp_64ns_64ns_64_13_full_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="dexp_64ns_64ns_64_13_full_dsp_1" DISPNAME="dexp_64ns_64ns_64_13_full_dsp_1_U145" RTLNAME="gesture_model_dexp_64ns_64ns_64_13_full_dsp_1">
      <Resources DSP="26" FF="1095" LUT="1897"/>
      <LocalResources FF="127" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/fadd_32ns_32ns_32_4_full_dsp_1_U142" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U142" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="198" LUT="218"/>
      <LocalResources FF="63" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/fpext_32ns_64_2_no_dsp_1_U144" BINDMODULE="gesture_model_fpext_32ns_64_2_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fpext_32ns_64_2_no_dsp_1" DISPNAME="fpext_32ns_64_2_no_dsp_1_U144" RTLNAME="gesture_model_fpext_32ns_64_2_no_dsp_1">
      <Resources FF="96" LUT="99"/>
      <LocalResources FF="96" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/fptrunc_64ns_32_2_no_dsp_1_U143" BINDMODULE="gesture_model_fptrunc_64ns_32_2_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fptrunc_64ns_32_2_no_dsp_1" DISPNAME="fptrunc_64ns_32_2_no_dsp_1_U143" RTLNAME="gesture_model_fptrunc_64ns_32_2_no_dsp_1">
      <Resources FF="94" LUT="41"/>
      <LocalResources FF="94"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233" DEPTH="2" TYPE="function" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1" DISPNAME="grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1">
      <SubModules count="50">dense_1_biases_U dense_1_weights_0_U dense_1_weights_10_U dense_1_weights_11_U dense_1_weights_12_U dense_1_weights_13_U dense_1_weights_14_U dense_1_weights_15_U dense_1_weights_1_U dense_1_weights_2_U dense_1_weights_3_U dense_1_weights_4_U dense_1_weights_5_U dense_1_weights_6_U dense_1_weights_7_U dense_1_weights_8_U dense_1_weights_9_U fadd_32ns_32ns_32_4_full_dsp_1_U64 fadd_32ns_32ns_32_4_full_dsp_1_U65 fadd_32ns_32ns_32_4_full_dsp_1_U66 fadd_32ns_32ns_32_4_full_dsp_1_U67 fadd_32ns_32ns_32_4_full_dsp_1_U68 fadd_32ns_32ns_32_4_full_dsp_1_U69 fadd_32ns_32ns_32_4_full_dsp_1_U70 fadd_32ns_32ns_32_4_full_dsp_1_U71 fadd_32ns_32ns_32_4_full_dsp_1_U72 fadd_32ns_32ns_32_4_full_dsp_1_U73 fadd_32ns_32ns_32_4_full_dsp_1_U74 fadd_32ns_32ns_32_4_full_dsp_1_U75 fadd_32ns_32ns_32_4_full_dsp_1_U76 fadd_32ns_32ns_32_4_full_dsp_1_U77 fadd_32ns_32ns_32_4_full_dsp_1_U78 fadd_32ns_32ns_32_4_full_dsp_1_U79 flow_control_loop_pipe_sequential_init_U fmul_32ns_32ns_32_3_max_dsp_1_U80 fmul_32ns_32ns_32_3_max_dsp_1_U81 fmul_32ns_32ns_32_3_max_dsp_1_U82 fmul_32ns_32ns_32_3_max_dsp_1_U83 fmul_32ns_32ns_32_3_max_dsp_1_U84 fmul_32ns_32ns_32_3_max_dsp_1_U85 fmul_32ns_32ns_32_3_max_dsp_1_U86 fmul_32ns_32ns_32_3_max_dsp_1_U87 fmul_32ns_32ns_32_3_max_dsp_1_U88 fmul_32ns_32ns_32_3_max_dsp_1_U89 fmul_32ns_32ns_32_3_max_dsp_1_U90 fmul_32ns_32ns_32_3_max_dsp_1_U91 fmul_32ns_32ns_32_3_max_dsp_1_U92 fmul_32ns_32ns_32_3_max_dsp_1_U93 fmul_32ns_32ns_32_3_max_dsp_1_U94 fmul_32ns_32ns_32_3_max_dsp_1_U95</SubModules>
      <Resources DSP="80" FF="6776" LUT="5073"/>
      <LocalResources FF="1602" LUT="366"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_biases_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R" DISPNAME="dense_1_biases_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_biases_U" SOURCE="" URAM="0" VARIABLE="dense_1_biases"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_0_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R" DISPNAME="dense_1_weights_0_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_0_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_0_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_0"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_10_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R" DISPNAME="dense_1_weights_10_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_10_ROM_AUTO_1R">
      <Resources FF="28" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_10_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_10"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_11_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R" DISPNAME="dense_1_weights_11_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_11_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_11_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_11"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_12_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R" DISPNAME="dense_1_weights_12_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_12_ROM_AUTO_1R">
      <Resources FF="28" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_12_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_12"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_13_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R" DISPNAME="dense_1_weights_13_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_13_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_13_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_13"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_14_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R" DISPNAME="dense_1_weights_14_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_14_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_14_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_14"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_15_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R" DISPNAME="dense_1_weights_15_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_15_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_15_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_15"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_1_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R" DISPNAME="dense_1_weights_1_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_1_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_1_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_1"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_2_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R" DISPNAME="dense_1_weights_2_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_2_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_2_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_2"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_3_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R" DISPNAME="dense_1_weights_3_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_3_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_3_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_3"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_4_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R" DISPNAME="dense_1_weights_4_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_4_ROM_AUTO_1R">
      <Resources FF="28" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_4_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_4"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_5_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R" DISPNAME="dense_1_weights_5_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_5_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_5_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_5"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_6_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R" DISPNAME="dense_1_weights_6_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_6_ROM_AUTO_1R">
      <Resources FF="28" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_6_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_6"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_7_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R" DISPNAME="dense_1_weights_7_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_7_ROM_AUTO_1R">
      <Resources FF="28" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_7_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_7"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_8_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R" DISPNAME="dense_1_weights_8_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_8_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_8_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_8"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/dense_1_weights_9_U" BINDMODULE="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R" DEPTH="3" TYPE="resource" MODULENAME="dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R" DISPNAME="dense_1_weights_9_U" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_9_ROM_AUTO_1R">
      <Resources FF="28"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dense_1_weights_9_U" SOURCE="" URAM="0" VARIABLE="dense_1_weights_9"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U64" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U64" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_1"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U65" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U65" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U65" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_2"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U66" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U66" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U66" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_3"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U67" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U67" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U67" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_4"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U68" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U68" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U68" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_5"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U69" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U69" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U69" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_6"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U70" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U70" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U70" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_7"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U71" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_8"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U72" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_9"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U73" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_s"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U74" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_10"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U75" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_11"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U76" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_12"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U77" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_13"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U78" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="201" LUT="220"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="sum_1_14"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fadd_32ns_32ns_32_4_full_dsp_1_U79" BINDMODULE="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fadd_32ns_32ns_32_4_full_dsp_1" DISPNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" RTLNAME="gesture_model_fadd_32ns_32ns_32_4_full_dsp_1">
      <Resources DSP="2" FF="193" LUT="305"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_109_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" SOURCE="vitis_test/nnet/core.cpp:116" URAM="0" VARIABLE="add2"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/flow_control_loop_pipe_sequential_init_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="gesture_model_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U80" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U80" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U81" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U81" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U81" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_1"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U82" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U82" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U82" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_2"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U83" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U83" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U83" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_3"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U84" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U84" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U84" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_4"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U85" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U85" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U85" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_5"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U86" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U86" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U86" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_6"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U87" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U87" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U87" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_7"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U88" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U88" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_8"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U89" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U89" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U89" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_9"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U90" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U90" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U90" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_s"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U91" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U91" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U91" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_10"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U92" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U92" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U92" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_11"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U93" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U93" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U93" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_12"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U94" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U94" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U94" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_13"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U95" BINDMODULE="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_3_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_3_max_dsp_1_U95" RTLNAME="gesture_model_fmul_32ns_32ns_32_3_max_dsp_1">
      <Resources DSP="3" FF="93" LUT="68"/>
      <LocalResources FF="60"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_109_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U95" SOURCE="vitis_test/nnet/core.cpp:114" URAM="0" VARIABLE="mul_14"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291" DEPTH="2" TYPE="function" MODULENAME="dense_1_Pipeline_VITIS_LOOP_120_3" DISPNAME="grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="216" LUT="63"/>
      <LocalResources FF="214" LUT="46"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291/flow_control_loop_pipe_sequential_init_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="gesture_model_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298" DEPTH="2" TYPE="function" MODULENAME="dense_1_Pipeline_VITIS_LOOP_124_4" DISPNAME="grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298" RTLNAME="gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4">
      <SubModules count="2">fdiv_32ns_32ns_32_9_no_dsp_1_U136 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="468" LUT="826"/>
      <LocalResources FF="44" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/fdiv_32ns_32ns_32_9_no_dsp_1_U136" BINDMODULE="gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_9_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U136" RTLNAME="gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1">
      <Resources FF="422" LUT="790"/>
      <LocalResources FF="95"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_124_4" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U136" SOURCE="vitis_test/nnet/core.cpp:126" URAM="0" VARIABLE="div"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/flow_control_loop_pipe_sequential_init_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="gesture_model_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/dense_out_0_U" BINDMODULE="gesture_model_dense_out_0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="dense_out_0_RAM_AUTO_1R1W" DISPNAME="dense_out_0_U" RTLNAME="gesture_model_dense_out_0_RAM_AUTO_1R1W">
      <Resources FF="38" LUT="69"/>
      <LocalResources FF="6" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dense_out_0_U" SOURCE="vitis_test/nnet/core.cpp:145" URAM="0" VARIABLE="dense_out_0"/>
    </RtlModule>
    <RtlModule CELL="inst/flatten_out_0_U" BINDMODULE="gesture_model_max_pool_out_0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="max_pool_out_0_RAM_AUTO_1R1W" DISPNAME="flatten_out_0_U" RTLNAME="gesture_model_max_pool_out_0_RAM_AUTO_1R1W">
      <Resources BRAM="4" FF="6" LUT="5"/>
      <LocalResources FF="6" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="flatten_out_0_U" SOURCE="vitis_test/nnet/core.cpp:144" URAM="0" VARIABLE="flatten_out_0"/>
    </RtlModule>
    <RtlModule CELL="inst/input_0_U" BINDMODULE="gesture_model_input_0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="input_0_RAM_AUTO_1R1W" DISPNAME="input_0_U" RTLNAME="gesture_model_input_0_RAM_AUTO_1R1W">
      <Resources FF="201" LUT="833"/>
      <LocalResources FF="73" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="input_0_U" SOURCE="vitis_test/nnet/core.cpp:138" URAM="0" VARIABLE="input_0"/>
    </RtlModule>
    <RtlModule CELL="inst/max_pool_out_0_U" BINDMODULE="gesture_model_max_pool_out_0_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="max_pool_out_0_RAM_AUTO_1R1W" DISPNAME="max_pool_out_0_U" RTLNAME="gesture_model_max_pool_out_0_RAM_AUTO_1R1W">
      <Resources BRAM="4" FF="6" LUT="5"/>
      <LocalResources FF="6" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="max_pool_out_0_U" SOURCE="vitis_test/nnet/core.cpp:143" URAM="0" VARIABLE="max_pool_out_0"/>
    </RtlModule>
    <RtlModule CELL="inst/max_pooling1d_0_U0" DEPTH="1" TYPE="function" MODULENAME="max_pooling1d_0" DISPNAME="max_pooling1d_0_U0" RTLNAME="gesture_model_max_pooling1d_0">
      <SubModules count="2">fcmp_32ns_32ns_1_2_no_dsp_1_U39 flow_control_loop_pipe_U</SubModules>
      <Resources FF="135" LUT="157"/>
      <LocalResources FF="68" LUT="42"/>
    </RtlModule>
    <RtlModule CELL="inst/max_pooling1d_0_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U39" BINDMODULE="gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fcmp_32ns_32ns_1_2_no_dsp_1" DISPNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U39" RTLNAME="gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1">
      <Resources FF="66" LUT="51"/>
      <LocalResources FF="66" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/max_pooling1d_0_U0/flow_control_loop_pipe_U" BINDMODULE="gesture_model_flow_control_loop_pipe" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="gesture_model_flow_control_loop_pipe">
      <Resources FF="1" LUT="64"/>
    </RtlModule>
    <RtlModule CELL="inst/output_U" BINDMODULE="gesture_model_output_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="output_RAM_AUTO_1R1W" DISPNAME="output_U" RTLNAME="gesture_model_output_RAM_AUTO_1R1W">
      <Resources FF="169" LUT="438"/>
      <LocalResources FF="41" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_U" SOURCE="vitis_test/nnet/core.cpp:139" URAM="0" VARIABLE="output"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="3.812" DATAPATH_LOGIC_DELAY="3.234" DATAPATH_NET_DELAY="0.578" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="6.169" STARTPOINT_PIN="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]/C">
      <CELL NAME="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="55"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.812" DATAPATH_LOGIC_DELAY="3.234" DATAPATH_NET_DELAY="0.578" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="6.169" STARTPOINT_PIN="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U81/din1_buf1_reg[15]/C">
      <CELL NAME="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U81/din1_buf1_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="55"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.812" DATAPATH_LOGIC_DELAY="3.234" DATAPATH_NET_DELAY="0.578" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="6.169" STARTPOINT_PIN="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U82/din1_buf1_reg[15]/C">
      <CELL NAME="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U82/din1_buf1_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="55"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.812" DATAPATH_LOGIC_DELAY="3.234" DATAPATH_NET_DELAY="0.578" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="6.169" STARTPOINT_PIN="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U83/din1_buf1_reg[15]/C">
      <CELL NAME="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U83/din1_buf1_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="55"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="3.812" DATAPATH_LOGIC_DELAY="3.234" DATAPATH_NET_DELAY="0.578" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="6.169" STARTPOINT_PIN="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U84/din1_buf1_reg[15]/C">
      <CELL NAME="dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U84/din1_buf1_reg[15]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="55"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/gesture_model_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/gesture_model_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/gesture_model_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/gesture_model_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/gesture_model_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/gesture_model_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Sep 02 19:05:10 +08 2024"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="vitis_test"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu3eg-sbva484-2-i"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

