<stg><name>track_pss_peak</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:2 %p_read_2 = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:3 %p_read_3 = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:4 %p_read22 = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %p_read

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:5 %trunc_ln264_read = read i17 @_ssdm_op_Read.ap_fifo.i17P0A, i17 %trunc_ln264

]]></Node>
<StgValue><ssdm name="trunc_ln264_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:6 %run = icmp_ne  i17 %trunc_ln264_read, i17 0

]]></Node>
<StgValue><ssdm name="run"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="20">
<![CDATA[
entry:7 %zext_ln142 = zext i20 %p_read_2

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="20">
<![CDATA[
entry:8 %zext_ln142_1 = zext i20 %p_read_3

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="20">
<![CDATA[
entry:9 %zext_ln142_2 = zext i20 %p_read22

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20">
<![CDATA[
entry:10 %curr_max_V_load = load i20 %curr_max_V

]]></Node>
<StgValue><ssdm name="curr_max_V_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %xor_ln148 = xor i1 %run, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln148"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:12 %select_ln148 = select i1 %run, i20 %curr_max_V_load, i20 0

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %is_valid_0 = icmp_sgt  i32 %zext_ln142_2, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="is_valid_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %is_valid_1 = icmp_sgt  i32 %zext_ln142_1, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="is_valid_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %is_valid_2 = icmp_sgt  i32 %zext_ln142, i32 %p_read_1

]]></Node>
<StgValue><ssdm name="is_valid_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:16 %icmp_ln1494 = icmp_ult  i20 %select_ln148, i20 %p_read22

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %and_ln169 = and i1 %is_valid_0, i1 %icmp_ln1494

]]></Node>
<StgValue><ssdm name="and_ln169"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:18 %select_ln169 = select i1 %and_ln169, i20 %p_read22, i20 %select_ln148

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:19 %icmp_ln1494_1 = icmp_ult  i20 %select_ln169, i20 %p_read_3

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:20 %and_ln176 = and i1 %is_valid_1, i1 %icmp_ln1494_1

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1">
<![CDATA[
entry:21 %zext_ln176 = zext i1 %and_ln176

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:22 %select_ln176 = select i1 %and_ln176, i20 %p_read_3, i20 %select_ln169

]]></Node>
<StgValue><ssdm name="select_ln176"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:23 %icmp_ln1494_2 = icmp_ult  i20 %select_ln176, i20 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:24 %and_ln183 = and i1 %is_valid_2, i1 %icmp_ln1494_2

]]></Node>
<StgValue><ssdm name="and_ln183"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:25 %or_ln183_2 = or i1 %and_ln169, i1 %xor_ln148

]]></Node>
<StgValue><ssdm name="or_ln183_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:26 %or_ln183_3 = or i1 %and_ln176, i1 %and_ln183

]]></Node>
<StgValue><ssdm name="or_ln183_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:27 %or_ln183 = or i1 %or_ln183_3, i1 %or_ln183_2

]]></Node>
<StgValue><ssdm name="or_ln183"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:28 %select_ln183 = select i1 %and_ln183, i20 %p_read_2, i20 %p_read_3

]]></Node>
<StgValue><ssdm name="select_ln183"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:29 %select_ln183_2 = select i1 %and_ln169, i20 %p_read22, i20 0

]]></Node>
<StgValue><ssdm name="select_ln183_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
entry:30 %select_ln183_3 = select i1 %or_ln183_3, i20 %select_ln183, i20 %select_ln183_2

]]></Node>
<StgValue><ssdm name="select_ln183_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:31 %or_ln183_4 = or i1 %and_ln169, i1 %and_ln183

]]></Node>
<StgValue><ssdm name="or_ln183_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:32 %or_ln183_1 = or i1 %or_ln183_4, i1 %and_ln176

]]></Node>
<StgValue><ssdm name="or_ln183_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
entry:33 %select_ln183_1 = select i1 %and_ln183, i2 2, i2 %zext_ln176

]]></Node>
<StgValue><ssdm name="select_ln183_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="22">
<![CDATA[
entry:34 %r_V = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %p_read22, i22 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="78" op_0_bw="42">
<![CDATA[
entry:35 %zext_ln1115 = zext i42 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1115"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
entry:36 %r_V_6 = mul i78 %zext_ln1115, i78 41943040000

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i78.i32.i32, i78 %r_V_6, i32 66, i32 77

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:38 %br_ln183 = br i1 %or_ln183_1, void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit140.new2.i.i, void %mergeST3.i.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln183_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
mergeST3.i.i:0 %write_ln173 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %peak_id_temp, i17 %trunc_ln264_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln183_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
mergeST3.i.i:1 %write_ln172 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %pss_id_temp, i2 %select_ln183_1

]]></Node>
<StgValue><ssdm name="write_ln172"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln183_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
mergeST3.i.i:2 %br_ln0 = br void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit140.new2.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit140.new2.i.i:0 %br_ln183 = br i1 %or_ln183, void %.exit, void %mergeST.i.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
mergeST.i.i:0 %store_ln150 = store i20 %select_ln183_3, i20 %curr_max_V

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i.i:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="17">
<![CDATA[
.exit:0 %zext_ln534 = zext i17 %trunc_ln264_read

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="17">
<![CDATA[
.exit:2 %zext_ln190_1 = zext i17 %trunc_ln264_read

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:3 %pss_rslt_temp_addr = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="pss_rslt_temp_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.exit:4 %add_ln191 = add i18 %zext_ln190_1, i18 96000

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="18">
<![CDATA[
.exit:5 %zext_ln191 = zext i18 %add_ln191

]]></Node>
<StgValue><ssdm name="zext_ln191"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="19" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:6 %pss_rslt_temp_addr_1 = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln191

]]></Node>
<StgValue><ssdm name="pss_rslt_temp_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="12" op_1_bw="19">
<![CDATA[
.exit:10 %store_ln190 = store i12 %ret_V, i19 %pss_rslt_temp_addr

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="22">
<![CDATA[
.exit:11 %r_V_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %p_read_3, i22 0

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="78" op_0_bw="42">
<![CDATA[
.exit:12 %zext_ln1115_1 = zext i42 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1115_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
.exit:13 %r_V_7 = mul i78 %zext_ln1115_1, i78 41943040000

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
.exit:14 %ret_V_1 = partselect i12 @_ssdm_op_PartSelect.i12.i78.i32.i32, i78 %r_V_7, i32 66, i32 77

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="12" op_1_bw="19">
<![CDATA[
.exit:15 %store_ln191 = store i12 %ret_V_1, i19 %pss_rslt_temp_addr_1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="42" op_0_bw="42" op_1_bw="20" op_2_bw="22">
<![CDATA[
.exit:16 %r_V_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %p_read_2, i22 0

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="78" op_0_bw="42">
<![CDATA[
.exit:17 %zext_ln1115_2 = zext i42 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1115_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
.exit:18 %r_V_8 = mul i78 %zext_ln1115_2, i78 41943040000

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
.exit:19 %ret_V_2 = partselect i12 @_ssdm_op_PartSelect.i12.i78.i32.i32, i78 %r_V_8, i32 66, i32 77

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="19" op_0_bw="17">
<![CDATA[
.exit:1 %zext_ln190 = zext i17 %trunc_ln264_read

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.exit:7 %add_ln192 = add i19 %zext_ln190, i19 192000

]]></Node>
<StgValue><ssdm name="add_ln192"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="19">
<![CDATA[
.exit:8 %zext_ln192 = zext i19 %add_ln192

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:9 %pss_rslt_temp_addr_2 = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="pss_rslt_temp_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="12" op_1_bw="19">
<![CDATA[
.exit:20 %store_ln192 = store i12 %ret_V_2, i19 %pss_rslt_temp_addr_2

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
.exit:21 %ret_ln259 = ret

]]></Node>
<StgValue><ssdm name="ret_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
