#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Mar 27 00:52:44 2017
# Process ID: 8816
# Log file: C:/Users/YANGQING/Desktop/computer/MIPS_CPU/vivado.log
# Journal file: C:/Users/YANGQING/Desktop/computer/MIPS_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xvivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 806.047 ; gain = 202.688
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integer_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/MIPS_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xvivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 445b364d17ca44bd8c64011c66f38235 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_CPU_tb_behav xil_defaultlib.MIPS_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" Line 1. Module led_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" Line 1. Module data_to_segment(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" Line 1. Module tick_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" Line 1. Module led_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" Line 1. Module data_to_segment(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" Line 1. Module tick_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.integer_to_segment
Compiling module xil_defaultlib.data_to_segment(DATA_WIDTH=32)
Compiling module xil_defaultlib.led_unit
Compiling module xil_defaultlib.tick_divider
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.MIPS_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MIPS_CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim.dir/MIPS_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1624505951 -regid "" -xml C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim.dir/MIPS_CPU_tb_behav/w..."
    (file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim.dir/MIPS_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 00:53:52 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 813.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_CPU_tb_behav -key {Behavioral:sim_1:Functional:MIPS_CPU_tb} -tclbatch {MIPS_CPU_tb.tcl} -view {C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU_tb_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 813.785 ; gain = 0.000
source MIPS_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 813.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 813.785 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integer_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_to_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/MIPS_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xvivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 445b364d17ca44bd8c64011c66f38235 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_CPU_tb_behav xil_defaultlib.MIPS_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" Line 1. Module led_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" Line 1. Module data_to_segment(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" Line 1. Module tick_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" Line 1. Module led_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" Line 1. Module data_to_segment(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" Line 1. Module tick_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.integer_to_segment
Compiling module xil_defaultlib.data_to_segment(DATA_WIDTH=32)
Compiling module xil_defaultlib.led_unit
Compiling module xil_defaultlib.tick_divider
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.MIPS_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MIPS_CPU_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim.dir/MIPS_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1999215124 -regid "" -xml C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim.dir/MIPS_CPU_tb_behav/w..."
    (file "C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav/xsim.dir/MIPS_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 27 00:57:13 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 865.637 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_CPU_tb_behav -key {Behavioral:sim_1:Functional:MIPS_CPU_tb} -tclbatch {MIPS_CPU_tb.tcl} -view {C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/YANGQING/Desktop/computer/MIPS_CPU/MIPS_CPU_tb_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 865.637 ; gain = 0.000
source MIPS_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 865.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 865.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 00:58:24 2017...
