version 3
C:/xilinx/vga/spiMaster.v
spiMaster
VERILOG
VERILOG
C:/xilinx/vga/test_spiMaster.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk_i
16000000
17000000
5000000
5000000
100000000
RISING
spiSysClk
16000000
17000000
5000000
5000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
ack_o
clk_i
address_i
clk_i
data_i
clk_i
data_o
clk_i
rst_i
clk_i
strobe_i
clk_i
we_i
clk_i
spiCS_n
spiSysClk
spiClkOut
spiSysClk
spiDataIn
spiSysClk
spiDataOut
spiSysClk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
ack_o_DIFF
data_o_DIFF
spiCS_n_DIFF
spiClkOut_DIFF
spiDataOut_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk_i
rst_i
strobe_i
we_i
address_i
data_i
ack_o
data_o
spiSysClk
spiDataIn
spiCS_n
spiClkOut
spiDataOut
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
