# UART-Transmitter-Receiver-in-Verilog-
A complete Verilog implementation of a UART (Universal Asynchronous Receiver/Transmitter) TX &amp; RX module with a comprehensive testbench to validate data transmission and reception using ModelSim/QuestaSim.

Sure! Here's a **professional, well-structured, and detailed README** for your GitHub repository implementing a **UART Transmitter & Receiver in Verilog** using **ModelSim/QuestaSim**:

---

# UART Transmitter & Receiver in Verilog ğŸ”§ğŸ“¡

A complete Verilog implementation of a UART (Universal Asynchronous Receiver/Transmitter) **TX & RX** module with a comprehensive **testbench** to validate data transmission and reception using **ModelSim/QuestaSim**.

---

## ğŸ§  Overview

This project simulates a simple, fully functional UART communication system with:

* **UART Transmitter (TX)**: Serializes 8-bit parallel data with start/stop bits.
* **UART Receiver (RX)**: Deserializes incoming serial data into parallel form.
* **Testbench**: Drives and validates TX and RX functionality by looping back `tx â†’ rx`.

The system adheres to typical UART protocol behavior and is easily parameterizable for different baud rates.

---

## ğŸ“ Repository Structure

```
â”œâ”€â”€ uart_tx.v       # UART Transmitter module
â”œâ”€â”€ uart_rx.v       # UART Receiver module
â”œâ”€â”€ uart_tb.v       # Testbench: sends data via TX and validates via RX
â”œâ”€â”€ waveform.png    # Example simulation waveform
â”œâ”€â”€ README.md       # This file
```

---

## âš™ï¸ Parameters

| Parameter      | Description                       | Default                     |
| -------------- | --------------------------------- | --------------------------- |
| `CLKS_PER_BIT` | Clocks per bit (baud rate config) | `1667` for 9600bps at 16MHz |

> You can adjust `CLKS_PER_BIT` in both modules and testbench to simulate different baud rates.

---

## ğŸ” UART Protocol Recap

* **Start bit**: `0`
* **Data bits**: 8 bits (LSB first)
* **Stop bit**: `1`

Example (sending `0xA5 = 10100101`):
`TX line`: `0 1 0 1 0 0 1 0 1 1`
â€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒâ€ƒ(Start)(Data bits)â€¦â€¦â€¦â€¦â€¦â€¦â€¦(Stop)

---

## ğŸš€ How to Simulate (ModelSim / QuestaSim)

### 1. **Compile**

```bash
vlog uart_tx.v uart_rx.v uart_tb.v
```

### 2. **Simulate**

```bash
vsim uart_tb
```

### 3. **Waveform (Optional but recommended)**

```tcl
add wave *
run -all
```

You can visualize the UART behavior by adding signals like `tx`, `rx`, `tx_data`, `rx_data`, `tx_busy`, `rx_done`, etc.

---

## ğŸ“¸ Example Waveform

![UART TX-RX Waveform](waveform.png)

* `tx_data = 0xA5` is transmitted
* RX successfully receives and decodes the same byte (`rx_data = 0xA5`)
* `rx_done` pulses high when reception is complete

---

## âœ… Features

* Fully synthesizable Verilog RTL
* Self-checking testbench using loopback
* Configurable baud rate support
* RTL logic is simple, clear, and commented
* Works in simulation and ready for FPGA integration

---

## ğŸ› ï¸ Requirements

* **Simulator**: [ModelSim](https://eda.sw.siemens.com/en-US/ic/modelsim/) or [QuestaSim](https://eda.sw.siemens.com/en-US/ic/questasim/)
* **Optional**: GTKWave (if using other simulators)


## ğŸ“„ License

This project is licensed under the **MIT License** â€“ feel free to use, modify, and distribute with attribution.

