<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Verilog Languages in GitHub</description>
    <pubDate>Tue, 03 Sep 2024 13:24:26 GMT</pubDate>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,490</stars>
      <forks>525</forks>
      <addStars>19</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>analogdevicesinc/hdl</title>
      <link>https://github.com/analogdevicesinc/hdl</link>
      <description>HDL libraries and projects</description>
      <guid>https://github.com/analogdevicesinc/hdl</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,474</stars>
      <forks>1,499</forks>
      <addStars>8</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2684236?s=40&amp;v=4</avatar>
          <name>rkutty</name>
          <url>https://github.com/rkutty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5145146?s=40&amp;v=4</avatar>
          <name>acostina</name>
          <url>https://github.com/acostina</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6555884?s=40&amp;v=4</avatar>
          <name>ronagyl</name>
          <url>https://github.com/ronagyl</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32593?s=40&amp;v=4</avatar>
          <name>larsclausen</name>
          <url>https://github.com/larsclausen</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13637582?s=40&amp;v=4</avatar>
          <name>AndreiGrozav</name>
          <url>https://github.com/AndreiGrozav</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/cheshire</title>
      <link>https://github.com/pulp-platform/cheshire</link>
      <description>A minimal Linux-capable 64-bit RISC-V SoC built around CVA6</description>
      <guid>https://github.com/pulp-platform/cheshire</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>170</stars>
      <forks>35</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/49639136?s=40&amp;v=4</avatar>
          <name>paulsc96</name>
          <url>https://github.com/paulsc96</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/62642743?s=40&amp;v=4</avatar>
          <name>alex96295</name>
          <url>https://github.com/alex96295</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,173</stars>
      <forks>666</forks>
      <addStars>19</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>IObundle/iob-cache</title>
      <link>https://github.com/IObundle/iob-cache</link>
      <description>Verilog Configurable Cache</description>
      <guid>https://github.com/IObundle/iob-cache</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>164</stars>
      <forks>32</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5718971?s=40&amp;v=4</avatar>
          <name>jjts</name>
          <url>https://github.com/jjts</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18068890?s=40&amp;v=4</avatar>
          <name>joaovroque</name>
          <url>https://github.com/joaovroque</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34355224?s=40&amp;v=4</avatar>
          <name>arturum1</name>
          <url>https://github.com/arturum1</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8112400?s=40&amp;v=4</avatar>
          <name>JDLopes</name>
          <url>https://github.com/JDLopes</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38166412?s=40&amp;v=4</avatar>
          <name>P-Miranda</name>
          <url>https://github.com/P-Miranda</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>308</stars>
      <forks>276</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>810</stars>
      <forks>160</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>corundum/corundum</title>
      <link>https://github.com/corundum/corundum</link>
      <description>Open source FPGA-based NIC and platform for in-network compute</description>
      <guid>https://github.com/corundum/corundum</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,625</stars>
      <forks>407</forks>
      <addStars>11</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56249772?s=40&amp;v=4</avatar>
          <name>joft-mle</name>
          <url>https://github.com/joft-mle</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10325586?s=40&amp;v=4</avatar>
          <name>Basseuph</name>
          <url>https://github.com/Basseuph</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56433206?s=40&amp;v=4</avatar>
          <name>andreasbraun90</name>
          <url>https://github.com/andreasbraun90</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/37203263?s=40&amp;v=4</avatar>
          <name>minseongg</name>
          <url>https://github.com/minseongg</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRP™ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>964</stars>
      <forks>652</forks>
      <addStars>6</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>darklife/darkriscv</title>
      <link>https://github.com/darklife/darkriscv</link>
      <description>opensouce RISC-V cpu core implemented in Verilog from scratch in one night!</description>
      <guid>https://github.com/darklife/darkriscv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,053</stars>
      <forks>281</forks>
      <addStars>14</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42520878?s=40&amp;v=4</avatar>
          <name>samsoniuk</name>
          <url>https://github.com/samsoniuk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/35629915?s=40&amp;v=4</avatar>
          <name>zmeiresearch</name>
          <url>https://github.com/zmeiresearch</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/836879?s=40&amp;v=4</avatar>
          <name>splinedrive</name>
          <url>https://github.com/splinedrive</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7491155?s=40&amp;v=4</avatar>
          <name>gsilos</name>
          <url>https://github.com/gsilos</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/578310?s=40&amp;v=4</avatar>
          <name>racerxdl</name>
          <url>https://github.com/racerxdl</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>ucb-bar/nvdla-wrapper</title>
      <link>https://github.com/ucb-bar/nvdla-wrapper</link>
      <description>Wraps the NVDLA project for Chipyard integration</description>
      <guid>https://github.com/ucb-bar/nvdla-wrapper</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>20</stars>
      <forks>9</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8823803?s=40&amp;v=4</avatar>
          <name>abejgonzalez</name>
          <url>https://github.com/abejgonzalez</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/14086183?s=40&amp;v=4</avatar>
          <name>jerryz123</name>
          <url>https://github.com/jerryz123</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1101706?s=40&amp;v=4</avatar>
          <name>terpstra</name>
          <url>https://github.com/terpstra</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8872058?s=40&amp;v=4</avatar>
          <name>farzadfch</name>
          <url>https://github.com/farzadfch</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16469394?s=40&amp;v=4</avatar>
          <name>tymcauley</name>
          <url>https://github.com/tymcauley</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>