<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;CONV_LAYER/conv.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_ufixed&lt;20, 2, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_ufixed&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;10, 1, false&gt;::mult ap_fixed_base&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1119:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:431:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;20, 2, false&gt;::plus ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:330)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_ufixed&lt;23, 5, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_ufixed&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;20, 2, false&gt;::plus ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:382)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;20, 2, false&gt;::plus ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1192:342)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator!() const&apos; into &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:698:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;20, 2, false&gt;::plus ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:248)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator=&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;23, 5, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis/2020.1/common/technology/autopilot\ap_fixed_base.h:1212:246)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::RType&lt;10, 1, false&gt;::mult ap_fixed_base&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator*&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;10, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) const&apos; into &apos;void conv_paper&lt;ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (CONV_LAYER/conv.cpp:105:72)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp; ap_fixed_base&lt;20, 4, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;::operator+=&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt;(ap_fixed_base&lt;20, 2, false, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;void conv_paper&lt;ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (CONV_LAYER/conv.cpp:105:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void conv_paper&lt;ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;packed_conv_paper(ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;10, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_ufixed&lt;20, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; (CONV_LAYER/conv.cpp:118:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_98_2&apos; (CONV_LAYER/conv.cpp:98) in function &apos;packed_conv_paper&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;LOOP_3&apos; (CONV_LAYER/conv.cpp:96:30) in function &apos;packed_conv_paper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;LOOP_4&apos; (CONV_LAYER/conv.cpp:93:26) in function &apos;packed_conv_paper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_90_1&apos; (CONV_LAYER/conv.cpp:90:39) in function &apos;packed_conv_paper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;LOOP_1&apos; (CONV_LAYER/conv.cpp:88:18) in function &apos;packed_conv_paper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;LOOP_2&apos; (CONV_LAYER/conv.cpp:85:14) in function &apos;packed_conv_paper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;packed_conv_paper&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;packed_conv_paper/input&apos; to &apos;packed_conv_paper/input_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;packed_conv_paper/output&apos; to &apos;packed_conv_paper/output_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;packed_conv_paper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 1." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 18.023 seconds; current allocated memory: 199.053 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.226 seconds; current allocated memory: 199.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;packed_conv_paper&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;packed_conv_paper/input_r&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;packed_conv_paper/kernel&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;packed_conv_paper/output_r&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;packed_conv_paper&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_10ns_10ns_20_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;packed_conv_paper&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.329 seconds; current allocated memory: 199.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.043 ; gain = 893.113" resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for packed_conv_paper." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for packed_conv_paper." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 885.84 MHz" resolution=""/>
</Messages>
