

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Wed Apr 25 14:33:04 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        pool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  42577|  42577|  42577|  42577|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  42576|  42576|      5322|          -|          -|     8|    no    |
        | + Loop 1.1              |   5320|   5320|       380|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    378|    378|        27|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1      |     24|     24|        12|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     10|     10|         5|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    406|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    131|
|Register         |        -|      -|     184|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     250|    776|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |pool_fcmp_32ns_32bkb_U1  |pool_fcmp_32ns_32bkb  |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_22_fu_338_p2     |     *    |      0|  0|  17|           5|           5|
    |tmp_4_fu_222_p2      |     *    |      0|  0|  17|           5|           5|
    |channel_1_fu_198_p2  |     +    |      0|  0|  13|           4|           1|
    |i_1_fu_306_p2        |     +    |      0|  0|  15|           5|           2|
    |j_1_fu_381_p2        |     +    |      0|  0|  15|           5|           2|
    |k_1_fu_322_p2        |     +    |      0|  0|  10|           2|           1|
    |l_1_fu_397_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_20_fu_358_p2     |     +    |      0|  0|  16|           9|           9|
    |tmp_21_fu_371_p2     |     +    |      0|  0|  19|          12|          12|
    |tmp_23_fu_413_p2     |     +    |      0|  0|  17|          10|          10|
    |tmp_25_fu_430_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_3_fu_403_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_328_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_9_fu_278_p2      |     +    |      0|  0|  17|          10|          10|
    |tmp_8_fu_262_p2      |     -    |      0|  0|  16|           9|           9|
    |tmp_16_fu_510_p2     |    and   |      0|  0|   8|           1|           1|
    |tmp_18_fu_516_p2     |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_316_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_192_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_391_p2   |   icmp   |      0|  0|   9|           2|           3|
    |notlhs6_fu_492_p2    |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_474_p2     |   icmp   |      0|  0|  11|           8|           2|
    |notrhs7_fu_498_p2    |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_480_p2     |   icmp   |      0|  0|  18|          23|           1|
    |tmp_1_fu_212_p2      |   icmp   |      0|  0|  11|           5|           4|
    |tmp_6_fu_268_p2      |   icmp   |      0|  0|  11|           5|           4|
    |tmp_14_fu_486_p2     |    or    |      0|  0|   8|           1|           1|
    |tmp_15_fu_504_p2     |    or    |      0|  0|   8|           1|           1|
    |max_2_fu_521_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 406|         187|         152|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |channel_reg_106   |   9|          2|    4|          8|
    |i_reg_118         |   9|          2|    5|         10|
    |image_r_address0  |  15|          3|   13|         39|
    |j_reg_130         |   9|          2|    5|         10|
    |k_reg_153         |   9|          2|    2|          4|
    |l_reg_176         |   9|          2|    2|          4|
    |max1_reg_142      |   9|          2|   32|         64|
    |max_1_reg_164     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 131|         29|   96|        215|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  11|   0|   11|          0|
    |channel_1_reg_531   |   4|   0|    4|          0|
    |channel_reg_106     |   4|   0|    4|          0|
    |i_reg_118           |   5|   0|    5|          0|
    |image_load_reg_613  |  32|   0|   32|          0|
    |j_reg_130           |   5|   0|    5|          0|
    |k_1_reg_580         |   2|   0|    2|          0|
    |k_reg_153           |   2|   0|    2|          0|
    |l_1_reg_598         |   2|   0|    2|          0|
    |l_reg_176           |   2|   0|    2|          0|
    |max1_reg_142        |  32|   0|   32|          0|
    |max_1_reg_164       |  32|   0|   32|          0|
    |tmp_17_reg_620      |   1|   0|    1|          0|
    |tmp_22_reg_585      |  10|   0|   10|          0|
    |tmp_25_reg_603      |  14|   0|   14|          0|
    |tmp_4_reg_549       |  10|   0|   10|          0|
    |tmp_8_reg_554       |   8|   0|    9|          1|
    |tmp_cast2_reg_536   |   4|   0|   14|         10|
    |tmp_cast_reg_541    |   4|   0|   12|          8|
    +--------------------+----+----+-----+-----------+
    |Total               | 184|   0|  203|         19|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     pool     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     pool     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     pool     | return value |
|output_r_address0  | out |   11|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|image_r_address0   | out |   13|  ap_memory |    image_r   |     array    |
|image_r_ce0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_q0         |  in |   32|  ap_memory |    image_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

