# do graphicionado_rtl_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/andrew/software/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/andrew/illinois/cs598jl/final_project {/home/andrew/illinois/cs598jl/final_project/types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:00 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/andrew/illinois/cs598jl/final_project" /home/andrew/illinois/cs598jl/final_project/types.sv 
# 
# Top level modules:
# 	--none--
# End time: 00:48:00 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/andrew/illinois/cs598jl/final_project {/home/andrew/illinois/cs598jl/final_project/readSrcProperty.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:00 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/andrew/illinois/cs598jl/final_project" /home/andrew/illinois/cs598jl/final_project/readSrcProperty.sv 
# -- Compiling package readSrcProperty_sv_unit
# -- Compiling module ReadSrcProperty
# 
# Top level modules:
# 	ReadSrcProperty
# End time: 00:48:00 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/andrew/illinois/cs598jl/final_project {/home/andrew/illinois/cs598jl/final_project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:48:00 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/andrew/illinois/cs598jl/final_project" /home/andrew/illinois/cs598jl/final_project/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 00:48:00 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 00:48:00 on Dec 07,2019
# Loading sv_std.std
# Loading work.testbench_sv_unit
# Loading work.tb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#          10,         20,         30,         40
# 
#           1,          2,          3,          4
# 
#          53,       2345,          1,          0
# 
# End time: 00:52:15 on Dec 07,2019, Elapsed time: 0:04:15
# Errors: 0, Warnings: 0
