Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 21:13:21 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       45          
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      3           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (26)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: divOut_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: init_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.029        0.000                      0                  214        0.175        0.000                      0                  214        2.000        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.029        0.000                      0                  214        0.175        0.000                      0                  214        2.000        0.000                       0                   126  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[0]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[0]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[1]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[2]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[3]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[3]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[4]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[4]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[5]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[5]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[6]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[6]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.086ns (33.121%)  route 2.193ns (66.879%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 3.460 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I1_O)        0.116     0.146 r  ext_memRW/o_DATA_EMEM[7]_i_3/O
                         net (fo=3, routed)           0.483     0.629    MEM_DIST1/o_ADDR1
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.328     0.957 r  MEM_DIST1/o_DATA_EMEM[7]_i_2/O
                         net (fo=10, routed)          0.732     1.689    MEM_DIST1/o_DATA_EMEM[7]_i_2_n_0
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     1.813 r  MEM_DIST1/o_DATA_EMEM[7]_i_1/O
                         net (fo=8, routed)           0.528     2.341    MEM_DIST1/o_DATA_EMEM[7]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436     3.460    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[7]/C
                         clock pessimism              0.563     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429     3.370    MEM_DIST1/o_DATA_EMEM_reg[7]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.306ns (41.397%)  route 1.849ns (58.603%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 3.467 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    -0.935    clk_out1
    SLICE_X14Y31         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  count2_reg[3]/Q
                         net (fo=3, routed)           0.823     0.406    count2_reg[3]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  count2[0]_i_19/O
                         net (fo=1, routed)           0.000     0.530    count2[0]_i_19_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.080 r  count2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.080    count2_reg[0]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          1.026     2.220    count2_reg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.443     3.467    clk_out1
    SLICE_X14Y33         FDRE                                         r  count2_reg[10]/C
                         clock pessimism              0.577     4.044    
                         clock uncertainty           -0.224     3.820    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.426     3.394    count2_reg[10]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 1.306ns (41.397%)  route 1.849ns (58.603%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 3.467 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.558    -0.935    clk_out1
    SLICE_X14Y31         FDRE                                         r  count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  count2_reg[3]/Q
                         net (fo=3, routed)           0.823     0.406    count2_reg[3]
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124     0.530 r  count2[0]_i_19/O
                         net (fo=1, routed)           0.000     0.530    count2[0]_i_19_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.080 r  count2_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.080    count2_reg[0]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.194 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          1.026     2.220    count2_reg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.443     3.467    clk_out1
    SLICE_X14Y33         FDRE                                         r  count2_reg[11]/C
                         clock pessimism              0.577     4.044    
                         clock uncertainty           -0.224     3.820    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.426     3.394    count2_reg[11]
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  1.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.553    -0.611    MEM_DIST1/clk_out1
    SLICE_X9Y25          FDRE                                         r  MEM_DIST1/o_ADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  MEM_DIST1/o_ADDR_reg[10]/Q
                         net (fo=1, routed)           0.137    -0.332    ext_memRW/o_ADDR_TO_ERAM_reg[18]_1[10]
    SLICE_X9Y24          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.820    -0.851    ext_memRW/CLK
    SLICE_X9Y24          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[10]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.070    -0.508    ext_memRW/o_ADDR_TO_ERAM_reg[10]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.553    -0.611    MEM_DIST1/clk_out1
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  MEM_DIST1/o_ADDR_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.330    ext_memRW/o_ADDR_TO_ERAM_reg[18]_1[3]
    SLICE_X9Y24          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.820    -0.851    ext_memRW/CLK
    SLICE_X9Y24          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[3]/C
                         clock pessimism              0.273    -0.578    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.070    -0.508    ext_memRW/o_ADDR_TO_ERAM_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_iLoBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X12Y21         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  MEM_DIST1/w_iLoBYTE_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.345    MEM_DIST1/w_iLoBYTE[0]
    SLICE_X15Y22         FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X15Y22         FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X15Y22         FDRE (Hold_fdre_C_D)         0.070    -0.525    MEM_DIST1/o_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SETTLE_MEM.v_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.856%)  route 0.134ns (39.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.608    clk_out1
    SLICE_X8Y21          FDRE                                         r  SETTLE_MEM.v_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SETTLE_MEM.v_Count_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.309    SETTLE_MEM.v_Count_reg[6]
    SLICE_X10Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.264 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.264    init_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.824    -0.847    clk_out1
    SLICE_X10Y21         FDRE                                         r  init_reg/C
                         clock pessimism              0.273    -0.574    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.121    -0.453    init_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MEM_DIST1/s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/s_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.959%)  route 0.149ns (44.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X13Y22         FDRE                                         r  MEM_DIST1/s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  MEM_DIST1/s_byte_reg[1]/Q
                         net (fo=14, routed)          0.149    -0.318    MEM_DIST1/s_byte_reg_n_0_[1]
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.048    -0.270 r  MEM_DIST1/s_byte[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.270    MEM_DIST1/s_byte[3]_i_3_n_0
    SLICE_X12Y22         FDRE                                         r  MEM_DIST1/s_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X12Y22         FDRE                                         r  MEM_DIST1/s_byte_reg[3]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.131    -0.464    MEM_DIST1/s_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MEM_DIST1/s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/s_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X13Y22         FDRE                                         r  MEM_DIST1/s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  MEM_DIST1/s_byte_reg[1]/Q
                         net (fo=14, routed)          0.149    -0.318    MEM_DIST1/s_byte_reg_n_0_[1]
    SLICE_X12Y22         LUT4 (Prop_lut4_I1_O)        0.045    -0.273 r  MEM_DIST1/s_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    MEM_DIST1/s_byte[2]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  MEM_DIST1/s_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X12Y22         FDRE                                         r  MEM_DIST1/s_byte_reg[2]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.121    -0.474    MEM_DIST1/s_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_iLoBYTE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X12Y21         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  MEM_DIST1/w_iLoBYTE_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.328    MEM_DIST1/w_iLoBYTE[5]
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.824    -0.847    MEM_DIST1/clk_out1
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[5]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.066    -0.529    MEM_DIST1/o_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_iLoBYTE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.789%)  route 0.154ns (52.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.554    -0.610    MEM_DIST1/clk_out1
    SLICE_X13Y23         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  MEM_DIST1/w_iLoBYTE_reg[2]/Q
                         net (fo=1, routed)           0.154    -0.315    MEM_DIST1/w_iLoBYTE[2]
    SLICE_X14Y24         FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.820    -0.851    MEM_DIST1/clk_out1
    SLICE_X14Y24         FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.076    -0.522    MEM_DIST1/o_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_iLoBYTE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.608    MEM_DIST1/clk_out1
    SLICE_X12Y21         FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  MEM_DIST1/w_iLoBYTE_reg[6]/Q
                         net (fo=1, routed)           0.105    -0.339    MEM_DIST1/w_iLoBYTE[6]
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.824    -0.847    MEM_DIST1/clk_out1
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/C
                         clock pessimism              0.252    -0.595    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.047    -0.548    MEM_DIST1/o_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MEM_DIST1/DistributeDATA.v_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/DistributeDATA.v_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.554    -0.610    MEM_DIST1/clk_out1
    SLICE_X14Y23         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  MEM_DIST1/DistributeDATA.v_Count_reg[0]/Q
                         net (fo=3, routed)           0.137    -0.309    MEM_DIST1/DistributeDATA.v_Count_reg_n_0_[0]
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  MEM_DIST1/DistributeDATA.v_Count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    MEM_DIST1/DistributeDATA.v_Count[0]_i_1_n_0
    SLICE_X14Y23         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.821    -0.850    MEM_DIST1/clk_out1
    SLICE_X14Y23         FDRE                                         r  MEM_DIST1/DistributeDATA.v_Count_reg[0]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.121    -0.489    MEM_DIST1/DistributeDATA.v_Count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X14Y31     count2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y21      SETTLE_MEM.v_Count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[14]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.709ns (53.062%)  route 4.166ns (46.938%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[14]_inst_i_2/G
    SLICE_X14Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[14]_inst_i_2/Q
                         net (fo=1, routed)           0.426     1.051    io_COMM_BUS_OBUFT[14]_inst_i_2_n_0
    SLICE_X14Y22         LUT1 (Prop_lut1_I0_O)        0.124     1.175 f  io_COMM_BUS_OBUFT[14]_inst_i_1/O
                         net (fo=1, routed)           3.739     4.915    io_COMM_BUS_TRI[14]
    U1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.960     8.875 r  io_COMM_BUS_OBUFT[14]_inst/O
                         net (fo=0)                   0.000     8.875    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[13]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.852ns  (logic 4.725ns (53.377%)  route 4.127ns (46.623%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[13]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[13]_inst_i_2/Q
                         net (fo=1, routed)           0.708     1.333    io_COMM_BUS_OBUFT[13]_inst_i_2_n_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.457 f  io_COMM_BUS_OBUFT[13]_inst_i_1/O
                         net (fo=1, routed)           3.419     4.876    io_COMM_BUS_TRI[13]
    W2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.976     8.852 r  io_COMM_BUS_OBUFT[13]_inst/O
                         net (fo=0)                   0.000     8.852    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_pulse_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.030ns (45.960%)  route 4.739ns (54.040%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE                         0.000     0.000 r  arm_reg_lopt_replica/C
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg_lopt_replica/Q
                         net (fo=1, routed)           4.739     5.257    arm_reg_lopt_replica_1
    M3                   OBUF (Prop_obuf_I_O)         3.512     8.769 r  o_pulse_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.769    o_pulse_out
    M3                                                                r  o_pulse_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[12]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 4.711ns (53.745%)  route 4.054ns (46.255%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[12]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[12]_inst_i_2/Q
                         net (fo=1, routed)           0.661     1.286    io_COMM_BUS_OBUFT[12]_inst_i_2_n_0
    SLICE_X14Y26         LUT1 (Prop_lut1_I0_O)        0.124     1.410 f  io_COMM_BUS_OBUFT[12]_inst_i_1/O
                         net (fo=1, routed)           3.393     4.803    io_COMM_BUS_TRI[12]
    V2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.962     8.765 r  io_COMM_BUS_OBUFT[12]_inst/O
                         net (fo=0)                   0.000     8.765    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[15]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 4.648ns (53.318%)  route 4.069ns (46.682%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[15]_inst_i_2/G
    SLICE_X15Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  io_COMM_BUS_OBUFT[15]_inst_i_2/Q
                         net (fo=1, routed)           0.493     1.052    io_COMM_BUS_OBUFT[15]_inst_i_2_n_0
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.176 f  io_COMM_BUS_OBUFT[15]_inst_i_1/O
                         net (fo=1, routed)           3.576     4.752    io_COMM_BUS_TRI[15]
    T2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.965     8.717 r  io_COMM_BUS_OBUFT[15]_inst/O
                         net (fo=0)                   0.000     8.717    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.712ns  (logic 4.733ns (54.324%)  route 3.979ns (45.676%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[0]_inst_i_2/G
    SLICE_X14Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[0]_inst_i_2/Q
                         net (fo=1, routed)           0.662     1.287    io_COMM_BUS_OBUFT[0]_inst_i_2_n_0
    SLICE_X14Y20         LUT1 (Prop_lut1_I0_O)        0.124     1.411 f  io_COMM_BUS_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           3.317     4.728    io_COMM_BUS_TRI[0]
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.984     8.712 r  io_COMM_BUS_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     8.712    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[5]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.712ns  (logic 4.712ns (54.082%)  route 4.000ns (45.918%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[5]_inst_i_2/G
    SLICE_X14Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[5]_inst_i_2/Q
                         net (fo=1, routed)           0.810     1.435    io_COMM_BUS_OBUFT[5]_inst_i_2_n_0
    SLICE_X14Y22         LUT1 (Prop_lut1_I0_O)        0.124     1.559 f  io_COMM_BUS_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           3.190     4.749    io_COMM_BUS_TRI[5]
    W4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.963     8.712 r  io_COMM_BUS_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.712    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 4.730ns (54.306%)  route 3.980ns (45.694%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[2]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[2]_inst_i_2/Q
                         net (fo=1, routed)           0.811     1.436    io_COMM_BUS_OBUFT[2]_inst_i_2_n_0
    SLICE_X14Y25         LUT1 (Prop_lut1_I0_O)        0.124     1.560 f  io_COMM_BUS_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           3.169     4.729    io_COMM_BUS_TRI[2]
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.981     8.711 r  io_COMM_BUS_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.711    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.706ns (54.061%)  route 3.999ns (45.939%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[6]_inst_i_2/G
    SLICE_X14Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[6]_inst_i_2/Q
                         net (fo=1, routed)           0.811     1.436    io_COMM_BUS_OBUFT[6]_inst_i_2_n_0
    SLICE_X14Y20         LUT1 (Prop_lut1_I0_O)        0.124     1.560 f  io_COMM_BUS_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           3.187     4.748    io_COMM_BUS_TRI[6]
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.957     8.704 r  io_COMM_BUS_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     8.704    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_COMM_BUS_OBUFT[10]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 4.710ns (54.147%)  route 3.988ns (45.853%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  io_COMM_BUS_OBUFT[10]_inst_i_2/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  io_COMM_BUS_OBUFT[10]_inst_i_2/Q
                         net (fo=1, routed)           0.663     1.288    io_COMM_BUS_OBUFT[10]_inst_i_2_n_0
    SLICE_X14Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.412 f  io_COMM_BUS_OBUFT[10]_inst_i_1/O
                         net (fo=1, routed)           3.325     4.737    io_COMM_BUS_TRI[10]
    V3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.961     8.698 r  io_COMM_BUS_OBUFT[10]_inst/O
                         net (fo=0)                   0.000     8.698    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.191ns (56.971%)  route 0.144ns (43.029%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 f  count_reg[5]/Q
                         net (fo=6, routed)           0.089     0.235    count[5]
    SLICE_X8Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.280 r  count[6]_i_1/O
                         net (fo=7, routed)           0.056     0.335    count[6]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.191ns (55.046%)  route 0.156ns (44.954%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  count_reg[0]/Q
                         net (fo=8, routed)           0.156     0.302    count[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.347    count[5]_i_1_n_0
    SLICE_X9Y23          FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.254ns (68.261%)  route 0.118ns (31.739%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[15]/C
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[15]/Q
                         net (fo=2, routed)           0.118     0.264    ext_ram/out[15]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.372 r  ext_ram/r_ADDR_COUNT_u32_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    ext_ram/r_ADDR_COUNT_u32_reg[12]_i_1_n_4
    SLICE_X11Y26         FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_ram/r_ADDR_COUNT_u32_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/C
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[11]/Q
                         net (fo=2, routed)           0.120     0.266    ext_ram/out[11]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    ext_ram/r_ADDR_COUNT_u32_reg[8]_i_1_n_4
    SLICE_X11Y25         FDCE                                         r  ext_ram/r_ADDR_COUNT_u32_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_RUN_COUNT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 4.528ns (58.269%)  route 3.243ns (41.731%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X10Y21         FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.460 r  MEM_DIST1/w_CMPLT_reg/Q
                         net (fo=3, routed)           0.814     0.355    MEM_DIST1/w_CMPLT_reg_n_0
    SLICE_X10Y22         LUT2 (Prop_lut2_I0_O)        0.317     0.672 r  MEM_DIST1/o_RUN_COUNT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.428     3.100    o_RUN_COUNT_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.733     6.833 r  o_RUN_COUNT_OBUF_inst/O
                         net (fo=0)                   0.000     6.833    o_RUN_COUNT
    G17                                                               r  o_RUN_COUNT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_EMEM_HOLD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.166ns (58.099%)  route 3.004ns (41.901%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X10Y21         FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.420 r  ext_memRW/w_CMPLT_reg/Q
                         net (fo=8, routed)           0.450     0.030    ext_memRW/w_CMPLT_reg_0
    SLICE_X10Y23         LUT2 (Prop_lut2_I0_O)        0.124     0.154 r  ext_memRW/o_EMEM_HOLD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.554     2.708    o_EMEM_HOLD_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.232 r  o_EMEM_HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     6.232    o_EMEM_HOLD
    G19                                                               r  o_EMEM_HOLD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.445ns (49.695%)  route 3.488ns (50.305%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X9Y21          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.456    -0.482 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.488     3.006    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     5.995 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.995    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.440ns (50.679%)  route 3.348ns (49.321%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X9Y21          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.456    -0.482 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.348     2.866    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.984     5.850 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.850    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.443ns (51.848%)  route 3.198ns (48.152%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X9Y21          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.456    -0.482 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.198     2.716    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.987     5.703 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.703    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 3.444ns (53.051%)  route 3.048ns (46.949%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X9Y21          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.456    -0.482 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.048     2.566    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.554 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.554    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.379ns  (logic 4.039ns (63.316%)  route 2.340ns (36.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X8Y20          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  ext_memRW/o_ADDR_TO_ERAM_reg[18]/Q
                         net (fo=1, routed)           2.340     1.921    o_Mem_Addr_ext_OBUF[18]
    V15                  OBUF (Prop_obuf_I_O)         3.521     5.442 r  o_Mem_Addr_ext_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.442    o_Mem_Addr_ext[18]
    V15                                                               r  o_Mem_Addr_ext[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.352ns  (logic 3.454ns (54.375%)  route 2.898ns (45.625%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.555    -0.938    ext_memRW/CLK
    SLICE_X9Y21          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.456    -0.482 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.898     2.416    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.998     5.414 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.414    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 4.155ns (66.226%)  route 2.119ns (33.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.556    -0.937    ext_memRW/CLK
    SLICE_X8Y20          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.478    -0.459 r  ext_memRW/o_ADDR_TO_ERAM_reg[7]/Q
                         net (fo=1, routed)           2.119     1.660    o_Mem_Addr_ext_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         3.677     5.337 r  o_Mem_Addr_ext_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.337    o_Mem_Addr_ext[7]
    W19                                                               r  o_Mem_Addr_ext[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_nOE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_nOE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.015ns (64.633%)  route 2.197ns (35.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.552    -0.941    ext_memRW/CLK
    SLICE_X10Y22         FDRE                                         r  ext_memRW/o_nOE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  ext_memRW/o_nOE_reg/Q
                         net (fo=1, routed)           2.197     1.774    o_Mem_nOE_ext_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.270 r  o_Mem_nOE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     5.270    o_Mem_nOE_ext
    P19                                                               r  o_Mem_nOE_ext (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[0]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.971ns  (logic 0.467ns (48.074%)  route 0.504ns (51.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X15Y22         FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.173 f  MEM_DIST1/o_DATA_reg[0]/Q
                         net (fo=1, routed)           0.227    -0.945    MEM_DIST1/o_DATA_reg_n_0_[0]
    SLICE_X14Y22         LUT3 (Prop_lut3_I0_O)        0.100    -0.845 r  MEM_DIST1/io_COMM_BUS_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.277    -0.568    MEM_DIST1_n_18
    SLICE_X14Y21         LDCE                                         r  io_COMM_BUS_OBUFT[0]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[13]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.180ns  (logic 0.512ns (43.375%)  route 0.668ns (56.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X14Y22         FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.418    -1.122 f  MEM_DIST1/o_DATA_reg[13]/Q
                         net (fo=1, routed)           0.355    -0.766    MEM_DIST1/o_DATA_reg_n_0_[13]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.094    -0.672 r  MEM_DIST1/io_COMM_BUS_OBUFT[13]_inst_i_3/O
                         net (fo=1, routed)           0.313    -0.359    MEM_DIST1_n_5
    SLICE_X14Y26         LDCE                                         r  io_COMM_BUS_OBUFT[13]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[14]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.251ns  (logic 0.460ns (36.766%)  route 0.791ns (63.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.438    -1.538    MEM_DIST1/clk_out1
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.171 f  MEM_DIST1/o_DATA_reg[14]/Q
                         net (fo=1, routed)           0.346    -0.824    MEM_DIST1/o_DATA_reg_n_0_[14]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.093    -0.731 r  MEM_DIST1/io_COMM_BUS_OBUFT[14]_inst_i_3/O
                         net (fo=1, routed)           0.445    -0.286    MEM_DIST1_n_4
    SLICE_X14Y21         LDCE                                         r  io_COMM_BUS_OBUFT[14]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[12]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.351ns  (logic 0.518ns (38.337%)  route 0.833ns (61.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.433    -1.543    MEM_DIST1/clk_out1
    SLICE_X14Y24         FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.125 f  MEM_DIST1/o_DATA_reg[12]/Q
                         net (fo=1, routed)           0.525    -0.599    MEM_DIST1/o_DATA_reg_n_0_[12]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.100    -0.499 r  MEM_DIST1/io_COMM_BUS_OBUFT[12]_inst_i_3/O
                         net (fo=1, routed)           0.308    -0.191    MEM_DIST1_n_6
    SLICE_X14Y26         LDCE                                         r  io_COMM_BUS_OBUFT[12]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[11]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.381ns  (logic 0.536ns (38.814%)  route 0.845ns (61.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.433    -1.543    MEM_DIST1/clk_out1
    SLICE_X14Y24         FDRE                                         r  MEM_DIST1/o_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.125 f  MEM_DIST1/o_DATA_reg[11]/Q
                         net (fo=1, routed)           0.538    -0.586    MEM_DIST1/o_DATA_reg_n_0_[11]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.118    -0.468 r  MEM_DIST1/io_COMM_BUS_OBUFT[11]_inst_i_3/O
                         net (fo=1, routed)           0.307    -0.162    MEM_DIST1_n_7
    SLICE_X14Y25         LDCE                                         r  io_COMM_BUS_OBUFT[11]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[6]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.384ns  (logic 0.467ns (33.738%)  route 0.917ns (66.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.438    -1.538    MEM_DIST1/clk_out1
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.171 f  MEM_DIST1/o_DATA_reg[6]/Q
                         net (fo=1, routed)           0.529    -0.641    MEM_DIST1/o_DATA_reg_n_0_[6]
    SLICE_X13Y21         LUT3 (Prop_lut3_I0_O)        0.100    -0.541 r  MEM_DIST1/io_COMM_BUS_OBUFT[6]_inst_i_3/O
                         net (fo=1, routed)           0.388    -0.153    MEM_DIST1_n_12
    SLICE_X14Y21         LDCE                                         r  io_COMM_BUS_OBUFT[6]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[2]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.518ns (36.813%)  route 0.889ns (63.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.433    -1.543    MEM_DIST1/clk_out1
    SLICE_X14Y24         FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.125 f  MEM_DIST1/o_DATA_reg[2]/Q
                         net (fo=1, routed)           0.422    -0.702    MEM_DIST1/o_DATA_reg_n_0_[2]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.100    -0.602 r  MEM_DIST1/io_COMM_BUS_OBUFT[2]_inst_i_3/O
                         net (fo=1, routed)           0.467    -0.135    MEM_DIST1_n_16
    SLICE_X14Y26         LDCE                                         r  io_COMM_BUS_OBUFT[2]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[10]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.518ns (36.747%)  route 0.892ns (63.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.433    -1.543    MEM_DIST1/clk_out1
    SLICE_X14Y24         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         FDRE (Prop_fdre_C_Q)         0.418    -1.125 f  MEM_DIST1/o_DATA_reg[10]/Q
                         net (fo=1, routed)           0.425    -0.699    MEM_DIST1/o_DATA_reg_n_0_[10]
    SLICE_X14Y24         LUT3 (Prop_lut3_I0_O)        0.100    -0.599 r  MEM_DIST1/io_COMM_BUS_OBUFT[10]_inst_i_3/O
                         net (fo=1, routed)           0.467    -0.133    MEM_DIST1_n_8
    SLICE_X14Y26         LDCE                                         r  io_COMM_BUS_OBUFT[10]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[5]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.421ns  (logic 0.488ns (34.352%)  route 0.933ns (65.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.438    -1.538    MEM_DIST1/clk_out1
    SLICE_X13Y21         FDRE                                         r  MEM_DIST1/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.171 f  MEM_DIST1/o_DATA_reg[5]/Q
                         net (fo=1, routed)           0.612    -0.558    MEM_DIST1/o_DATA_reg_n_0_[5]
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.121    -0.437 r  MEM_DIST1/io_COMM_BUS_OBUFT[5]_inst_i_3/O
                         net (fo=1, routed)           0.320    -0.117    MEM_DIST1_n_13
    SLICE_X14Y21         LDCE                                         r  io_COMM_BUS_OBUFT[5]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[4]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.470ns  (logic 0.518ns (35.245%)  route 0.952ns (64.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X14Y22         FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.418    -1.122 f  MEM_DIST1/o_DATA_reg[4]/Q
                         net (fo=1, routed)           0.671    -0.450    MEM_DIST1/o_DATA_reg_n_0_[4]
    SLICE_X14Y21         LUT3 (Prop_lut3_I0_O)        0.100    -0.350 r  MEM_DIST1/io_COMM_BUS_OBUFT[4]_inst_i_3/O
                         net (fo=1, routed)           0.281    -0.070    MEM_DIST1_n_14
    SLICE_X14Y19         LDCE                                         r  io_COMM_BUS_OBUFT[4]_inst_i_2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.716ns  (logic 1.987ns (25.752%)  route 5.729ns (74.248%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          1.026     7.716    count2_reg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.443    -1.533    clk_out1
    SLICE_X14Y33         FDRE                                         r  count2_reg[10]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.716ns  (logic 1.987ns (25.752%)  route 5.729ns (74.248%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          1.026     7.716    count2_reg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.443    -1.533    clk_out1
    SLICE_X14Y33         FDRE                                         r  count2_reg[11]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.716ns  (logic 1.987ns (25.752%)  route 5.729ns (74.248%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          1.026     7.716    count2_reg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  count2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.443    -1.533    clk_out1
    SLICE_X14Y33         FDRE                                         r  count2_reg[8]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.716ns  (logic 1.987ns (25.752%)  route 5.729ns (74.248%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          1.026     7.716    count2_reg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  count2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.443    -1.533    clk_out1
    SLICE_X14Y33         FDRE                                         r  count2_reg[9]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 1.987ns (25.999%)  route 5.656ns (74.001%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          0.953     7.643    count2_reg[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  count2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.444    -1.532    clk_out1
    SLICE_X14Y34         FDRE                                         r  count2_reg[12]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 1.987ns (25.999%)  route 5.656ns (74.001%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          0.953     7.643    count2_reg[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  count2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.444    -1.532    clk_out1
    SLICE_X14Y34         FDRE                                         r  count2_reg[13]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 1.987ns (25.999%)  route 5.656ns (74.001%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          0.953     7.643    count2_reg[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  count2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.444    -1.532    clk_out1
    SLICE_X14Y34         FDRE                                         r  count2_reg[14]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 1.987ns (25.999%)  route 5.656ns (74.001%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          0.953     7.643    count2_reg[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  count2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.444    -1.532    clk_out1
    SLICE_X14Y34         FDRE                                         r  count2_reg[15]/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            divOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.627ns  (logic 2.111ns (27.679%)  route 5.516ns (72.321%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          0.813     7.503    count2_reg[0]_i_1_n_0
    SLICE_X14Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.627 r  divOut_i_1/O
                         net (fo=1, routed)           0.000     7.627    divOut_i_1_n_0
    SLICE_X14Y30         FDRE                                         r  divOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.439    -1.537    clk_out1
    SLICE_X14Y30         FDRE                                         r  divOut_reg/C

Slack:                    inf
  Source:                 i_SAMPLE_F[12]
                            (input port)
  Destination:            count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.542ns  (logic 1.987ns (26.346%)  route 5.555ns (73.654%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT4=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  i_SAMPLE_F[12] (IN)
                         net (fo=0)                   0.000     0.000    i_SAMPLE_F[12]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_SAMPLE_F_IBUF[12]_inst/O
                         net (fo=2, routed)           4.703     6.168    i_SAMPLE_F_IBUF[12]
    SLICE_X15Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  count2[0]_i_9/O
                         net (fo=1, routed)           0.000     6.292    count2[0]_i_9_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.690 r  count2_reg[0]_i_1/CO[3]
                         net (fo=17, routed)          0.852     7.542    count2_reg[0]_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         1.440    -1.536    clk_out1
    SLICE_X14Y31         FDRE                                         r  count2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.133ns (48.167%)  route 0.143ns (51.833%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  count_reg[4]/Q
                         net (fo=4, routed)           0.143     0.276    MEM_DIST1/count[4]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[4]/C

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.151ns (53.652%)  route 0.130ns (46.348%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  count_reg[7]/Q
                         net (fo=4, routed)           0.130     0.281    MEM_DIST1/count[7]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[7]/C

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.534%)  route 0.137ns (48.466%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  count_reg[2]/Q
                         net (fo=6, routed)           0.137     0.283    MEM_DIST1/count[2]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/C

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.133ns (46.653%)  route 0.152ns (53.347%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  count_reg[1]/Q
                         net (fo=7, routed)           0.152     0.285    MEM_DIST1/count[1]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.194ns (65.267%)  route 0.103ns (34.733%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/C
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[4]/Q
                         net (fo=2, routed)           0.103     0.249    IV_SAVER/out[4]
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.048     0.297 r  IV_SAVER/o_ADDR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.297    MEM_DIST1/o_ADDR_reg[15]_0[4]
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.820    -0.851    MEM_DIST1/clk_out1
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[4]/C

Slack:                    inf
  Source:                 ext_ram/r_ADDR_COUNT_u32_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.191ns (56.005%)  route 0.150ns (43.995%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE                         0.000     0.000 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/C
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ext_ram/r_ADDR_COUNT_u32_reg[1]/Q
                         net (fo=2, routed)           0.150     0.296    IV_SAVER/out[1]
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.341 r  IV_SAVER/o_ADDR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    MEM_DIST1/o_ADDR_reg[15]_0[1]
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.820    -0.851    MEM_DIST1/clk_out1
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[1]/C

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.133ns (38.690%)  route 0.211ns (61.310%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  count_reg[3]/Q
                         net (fo=5, routed)           0.211     0.344    MEM_DIST1/count[3]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[3]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_ADDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.212ns (60.705%)  route 0.137ns (39.295%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[0]/C
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count_reg[0]/Q
                         net (fo=4, routed)           0.137     0.304    IV_SAVER/sample_count_reg[0]
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.349 r  IV_SAVER/o_ADDR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    MEM_DIST1/o_ADDR_reg[15]_0[0]
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.820    -0.851    MEM_DIST1/clk_out1
    SLICE_X10Y24         FDRE                                         r  MEM_DIST1/o_ADDR_reg[0]/C

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.372%)  route 0.207ns (58.628%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  count_reg[6]/Q
                         net (fo=5, routed)           0.207     0.353    MEM_DIST1/count[6]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[6]/C

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.169%)  route 0.217ns (59.831%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  count_reg[5]/Q
                         net (fo=6, routed)           0.217     0.363    MEM_DIST1/count[5]
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=124, routed)         0.823    -0.848    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[5]/C





