Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 24 13:40:44 2023
| Host         : AUCHL02NB162062 running 64-bit major release  (build 9200)
| Command      : report_utilization -file bae_io_top_utilization_placed.rpt -pb bae_io_top_utilization_placed.pb
| Design       : bae_io_top
| Device       : xcvm1802-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. CLB Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. NOC Interfaces
8. AI Engines
9. ADVANCED
10. Primitives
11. Black Boxes
12. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Registers                  | 2629 |     0 |          0 |   1799680 |  0.15 |
|   Register as Flip Flop    | 2629 |     0 |          0 |   1799680 |  0.15 |
|   Register as Latch        |    0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs                   | 1804 |     0 |          0 |    899840 |  0.20 |
|   LUT as Logic             | 1778 |     0 |          0 |    899840 |  0.20 |
|   LUT as Memory            |   26 |     0 |          0 |    449920 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   26 |     0 |            |           |       |
|       Variable Length      |   17 |     0 |            |           |       |
|       Fixed Length         |    9 |     0 |            |           |       |
| LOOKAHEAD8                 |   17 |     0 |          0 |    112480 |  0.02 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


2. CLB Distribution
-------------------

+-----------------------------------------------+------+-------+------------+-----------+-------+
|                   Site Type                   | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------------------------+------+-------+------------+-----------+-------+
| SLICE                                         |  521 |     0 |          0 |    112480 |  0.46 |
|   SLICEL                                      |  266 |     0 |            |           |       |
|   SLICEM                                      |  255 |     0 |            |           |       |
|      using Distributed RAM or Shift Registers |   26 |     0 |            |           |       |
| CLB LUTs                                      | 1804 |     0 |          0 |    899840 |  0.20 |
|    using CASCADE                              |  122 |     0 |          0 |    899840 |  0.01 |
|   LUT as Logic                                | 1778 |     0 |          0 |    899840 |  0.20 |
|     single output                             | 1196 |       |            |           |       |
|     dual output                               |  582 |       |            |           |       |
|   LUT as Memory                               |   26 |     0 |          0 |    449920 | <0.01 |
|     LUT as Distributed RAM                    |    0 |     0 |            |           |       |
|     LUT as Shift Register                     |   26 |     0 |            |           |       |
|       single output                           |   14 |       |            |           |       |
|       dual output                             |   12 |       |            |           |       |
| CLB Registers                                 | 2629 |     0 |          0 |   1799680 |  0.15 |
|   Register driven from within the CLB         |  943 |       |            |           |       |
|   Register driven from outside the CLB        | 1686 |       |            |           |       |
|     LUT in front of the register is unused    | 1400 |       |            |           |       |
|     LUT in front of the register is used      |  286 |       |            |           |       |
| CLB Imux registers                            |    0 |     0 |            |           |       |
|   Pipelining                                  |    0 |       |            |           |       |
| Unique Control Sets                           |  117 |       |          0 |    224960 |  0.05 |
+-----------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           |  0.5 |     0 |          0 |       967 |  0.05 |
|   RAMB36E5               |    0 |     0 |          0 |       967 |  0.00 |
|   RAMB18E5*              |    1 |     0 |          0 |      1934 |  0.05 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


4. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |      1968 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |    0 |     0 |          0 |       692 |  0.00 |
|   XPIO IOB                   |    0 |     0 |          0 |       648 |  0.00 |
|   HDIO IOB                   |    0 |     0 |          0 |        44 |  0.00 |
| XPHY                         |    0 |     0 |            |           |       |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    2 |     0 |          0 |       980 |  0.20 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    1 |     0 |          0 |        12 |  8.33 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE         |    1 |     0 |          0 |       296 |  0.34 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                     |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                     |    1 |     0 |          0 |        12 |  8.33 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    0 |     0 |          0 |        28 |  0.00 |
| PL NOC Slave Unit         |    1 |     0 |          0 |        28 |  3.57 |
| PS NOC Master Unit        |    1 |     0 |          0 |        10 | 10.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


8. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


9. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |   0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |   0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


10. Primitives
--------------

+--------------+------+---------------------+
|   Ref Name   | Used | Functional Category |
+--------------+------+---------------------+
| FDRE         | 2604 |            Register |
| LUT6         |  630 |                 CLB |
| LUT5         |  560 |                 CLB |
| LUT3         |  438 |                 CLB |
| LUT2         |  242 |                 CLB |
| LUT4         |  233 |                 CLB |
| LUTCY2       |  116 |                 CLB |
| LUTCY1       |  116 |                 CLB |
| LUT1         |   25 |                 CLB |
| SRLC32E      |   23 |                 CLB |
| FDSE         |   23 |            Register |
| LOOKAHEAD8   |   17 |                 CLB |
| SRL16E       |   15 |                 CLB |
| FDCE         |    2 |            Register |
| RAMB18E5_INT |    1 |            BLOCKRAM |
| PS9          |    1 |            Advanced |
| NOC_NSU512   |    1 |            Advanced |
| NOC_NMU128   |    1 |            Advanced |
| MMCME5       |    1 |               Clock |
| BUFG_PS      |    1 |               Clock |
| BUFGCE       |    1 |               Clock |
+--------------+------+---------------------+


11. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| design_1_proc_sys_reset_0_0   |    1 |
| design_1_clk_wizard_0_0       |    1 |
| design_1_axi_noc_0_0          |    1 |
| axis_ila_0                    |    1 |
| axi_dbg_hub_0_axi_dbg_hub_0_0 |    1 |
+-------------------------------+------+


