===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.0272 seconds

  ----Wall Time----  ----Name----
    4.1692 ( 11.6%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4519 (  9.6%)    Parse modules
    0.6806 (  1.9%)    Verify circuit
   18.9584 ( 52.6%)  'firrtl.circuit' Pipeline
    1.4619 (  4.1%)    'firrtl.module' Pipeline
    1.3695 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0924 (  0.3%)      LowerCHIRRTLPass
    0.1264 (  0.4%)    InferWidths
    0.8664 (  2.4%)    InferResets
    0.0611 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0858 (  0.2%)    WireDFT
    0.0891 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7704 (  2.1%)    LowerFIRRTLTypes
    7.7540 ( 21.5%)    'firrtl.module' Pipeline
    0.8421 (  2.3%)      ExpandWhens
    0.0252 (  0.1%)      RemoveInvalid
    6.4298 ( 17.8%)      Canonicalizer
    0.4568 (  1.3%)      InferReadWrite
    0.5999 (  1.7%)    Inliner
    1.1741 (  3.3%)    IMConstProp
    0.0732 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0724 (  0.2%)    BlackBoxReader
    0.0724 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8797 ( 13.5%)    'firrtl.module' Pipeline
    4.8797 ( 13.5%)      Canonicalizer
    0.4772 (  1.3%)    RemoveUnusedPorts
    0.0734 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4434 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.7386 ( 10.4%)  LowerFIRRTLToHW
    0.0712 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.2137 ( 11.7%)  'hw.module' Pipeline
    0.9266 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5975 (  7.2%)    Canonicalizer
    0.6895 (  1.9%)    HWCleanup
    0.8597 (  2.4%)  'hw.module' Pipeline
    0.0843 (  0.2%)    HWLegalizeModules
    0.7754 (  2.2%)    PrettifyVerilog
    3.8740 ( 10.8%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   36.0272 (100.0%)  Total

{
  totalTime: 36.051,
  maxMemory: 698597376
}
