# RISC_V_SINGLE_CYCLE_CORE_MICROARCHITECHTURE
![image](https://github.com/user-attachments/assets/f76ce062-9534-4b0e-9db8-ceec0045e475)
