AIO
|_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_VCXO0_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_VCXO1_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_108_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_DSP_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_GISB_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO:AIO_ALTERNATE_108_CLOCK_ENABLE_AIO:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO:AIO_ALTERNATE_SCB_CLOCK_ENABLE_AIO:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE:VEC_AIO_SYSTEMPORT_54_CLOCK_ENABLE:HighIsOn


AVS
|_______CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_AVSTOP_PVTMON_CLOCK:HighIsOff


BVN
|_______CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE:BVND_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE:BVND_BVB_324_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE:BVND_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_648_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


CPU
|_______CLKGEN_EAGLET_TOP_INST_CLOCK_ENABLE:CPU_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_EAGLET_TOP_INST_CLOCK_ENABLE:CPU_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_EAGLET_TOP_INST_CLOCK_ENABLE:CPU_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_EAGLET_TOP_INST_CLOCK_ENABLE:CPU_SECURE_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_CPU_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_CPU_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_CPU_PLL_DIV:PDIV:PREDIV


DVPHR0
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_DISABLE:DISABLE_DVPHR_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE0:DVPHR_108_CLOCK_ENABLE0:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE2:DVPHR_108_CLOCK_ENABLE2:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE:DVPHR_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE:DVPHR_BVB_324_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE:DVPHR_BVB_648_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE:DVPHR_HD_DVI_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HR_INST_CLOCK_ENABLE:DVPHR_RBUS_CLOCK_ENABLE:HighIsOn


DVPHT0
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HT_INST_CLOCK_DISABLE:DISABLE_DVPHT_IIC_MASTER_CLOCK:HighIsOff
|_______CLKGEN_DVP_HT_INST_CLOCK_ENABLE:DVPHT_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HT_INST_CLOCK_ENABLE:DVPHT_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HT_INST_CLOCK_ENABLE:DVPHT_648_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_DVP_HT_INST_CLOCK_ENABLE:DVPHT_BVB_324_CLOCK_ENABLE:HighIsOn


GENET0
|_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_NETWORK_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_FAST_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_NETWORK_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_CLK_250_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_GISB_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_GMII_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_HFB_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_L2INTR_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_SCB_CLOCK_ENABLE_GENET0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE:GENET_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE:GENET_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


GENET1
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_FAST_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_NETWORK_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_CLK_250_CLOCK_ENABLE_GENET1:HighIsOn
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_NETWORK_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_GISB_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_GMII_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_HFB_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_L2INTR_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_SCB_CLOCK_ENABLE_GENET1:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_GENET1:HighIsOn


GENET2
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_SYSTEM_FAST_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_NETWORK_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_CLK_250_CLOCK_ENABLE_GENET2:HighIsOn
|       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_NETWORK_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_NETWORK_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_NETWORK_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_NETWORK_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_GISB_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_GMII_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_HFB_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_L2INTR_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_SCB_CLOCK_ENABLE_GENET2:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_UNIMAC_SYS_RX_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_UNIMAC_SYS_TX_CLOCK_ENABLE_GENET2:HighIsOn


GENETEEE0
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_EEE_CLOCK_ENABLE_GENET0:HighIsOn


GENETEEE1
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_EEE_CLOCK_ENABLE_GENET1:HighIsOn


GENETEEE2
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_SYSTEM_PM_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_EEE_CLOCK_ENABLE_GENET2:HighIsOn


GENETWOL0
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET0_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_HFB_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_L2INTR_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET0:GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_GENET0:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE:GENET_54_CLOCK_ENABLE:HighIsOn


GENETWOL1
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET1_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_HFB_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_L2INTR_CLOCK_ENABLE_GENET1:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET1:GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_GENET1:HighIsOn


GENETWOL2
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_DISABLE:DISABLE_GENET2_SYSTEM_SLOW_CLOCK:HighIsOff
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_HFB_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_L2INTR_CLOCK_ENABLE_GENET2:HighIsOn
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_GENET2:GENET2_UNIMAC_SYS_RX_CLOCK_ENABLE_GENET2:HighIsOn


GPHY
|_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_LC_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_LC_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_LC_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


HIF
|_______CLKGEN_HIF_INST_CLOCK_DISABLE:DISABLE_PAD_OUTPUT_EBI_CLOCK:HighIsOff
|_______CLKGEN_HIF_INST_CLOCK_ENABLE:HIF_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


HVD0
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_CPU_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


HVD1
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE3:HVD1_SCB_CLOCK_ENABLE3:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_CPU_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


ITU656
|_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_VCXO0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_VCXO0_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_VCXO1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_VCXO1_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE:DISABLE_VEC_ITU656_0_CLOCK:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_BVB_216_CLOCK_ENABLE_VEC:HighIsOn


M2MC0
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0:GFX_M2MC0_CLOCK_ENABLE_M2MC0:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0:GFX_M2MC0_GISB_CLOCK_ENABLE_M2MC0:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0:GFX_M2MC0_SCB_CLOCK_ENABLE_M2MC0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


M2MC1
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1:GFX_M2MC1_CLOCK_ENABLE_M2MC1:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1:GFX_M2MC1_GISB_CLOCK_ENABLE_M2MC1:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC1:GFX_M2MC1_SCB_CLOCK_ENABLE_M2MC1:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


MEMSYS0
|_______CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE:MEMSYS0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE:MEMSYS0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MEMSYS_32_0_INST_CLOCK_ENABLE:MEMSYS0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


MEMSYS1
|_______CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE:MEMSYS1_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE:MEMSYS1_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MEMSYS_32_1_INST_CLOCK_ENABLE:MEMSYS1_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


MOCA
|_______CLKGEN_MOCAMAC_TOP_INST_CLOCK_ENABLE:MOCAMAC_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MOCAMAC_TOP_INST_CLOCK_ENABLE:MOCAMAC_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MOCAMAC_TOP_INST_CLOCK_ENABLE:MOCAMAC_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_MOCAPHY_TOP_INST_CLOCK_ENABLE:MOCAPHY_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_MOCAPHY_TOP_INST_CLOCK_ENABLE:MOCAPHY_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_MOCA_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_MOCA_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_MOCA_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_MOCA_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_MOCA_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_MOCA_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_MOCA_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_MOCA_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_MOCA_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


MOCAWOL
|_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_MOCA_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_MOCA_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_MOCA_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


MOCAWOM
|_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_MOCA_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_MOCA_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_MOCA_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_MOCA_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


MPI
|_______CLKGEN_HIF_INST_CLOCK_DISABLE:DISABLE_NAND_DDR_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


PAD
|_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SC0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SC0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_SC0_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SC1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SC1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_SC1_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


PCIE0
|_______CLKGEN_PCIE_X1_TOP_INST_CLOCK_DISABLE:DISABLE_PCIE_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_PCIE_X1_TOP_INST_CLOCK_ENABLE:PCIE_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PCIE_X1_TOP_INST_CLOCK_ENABLE:PCIE_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PCIE_X1_TOP_INST_CLOCK_ENABLE:PCIE_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PCIE_X1_TOP_INST_CLOCK_ENABLE:PCIE_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


PCIE1
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_DISABLE:DISABLE_PCIE1_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE:PCIE1_54_CLOCK_ENABLE_PCIE:HighIsOn
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE:PCIE1_GISB_CLOCK_ENABLE_PCIE:HighIsOn
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE:PCIE1_SCB_CLOCK_ENABLE_PCIE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE:SATA3_108_CLOCK_ENABLE_PCIE:HighIsOn


POTP
|_______CLKGEN_PROD_OTP_INST_CLOCK_DISABLE:DISABLE_POTP_ALWAYSON_CLOCK:HighIsOff
|_______CLKGEN_PROD_OTP_INST_CLOCK_DISABLE:DISABLE_POTP_JTAGOTP_CLOCK_SPARE_CLOCK:HighIsOff
|_______CLKGEN_PROD_OTP_INST_CLOCK_ENABLE:POTP_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PROD_OTP_INST_CLOCK_ENABLE:POTP_GISB_CLOCK_ENABLE:HighIsOn


RAAGA0
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_108_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_54_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_DSP_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_GISB_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_SCB_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


RC
|_______CLKGEN_ANA_SW_AVS_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE:DISABLE_SYSTEM_54_VR_CLOCK:HighIsOff


RFM
|_______CLKGEN_RFM_TOP_INST_CLOCK_ENABLE:RFM_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_RFM_TOP_INST_CLOCK_ENABLE:RFM_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_RFM_TOP_INST_CLOCK_ENABLE:RFM_GISB_CLOCK_ENABLE:HighIsOn


SATA3
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA3:SATA3_54_CLOCK_ENABLE_SATA3:HighIsOn
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA3:SATA3_GISB_CLOCK_ENABLE_SATA3:HighIsOn
|_______CLKGEN_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA3:SATA3_SCB_CLOCK_ENABLE_SATA3:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SC0
|_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SC0_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SC0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SC0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_SC0_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SC0_CLOCK:HighIsOff


SC1
|_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:POST_DIVIDER_HOLD_CH0:HighIsOff
|       |_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:CLOCK_DIS_CH0:HighIsOff
|               |_______CLKGEN_PLL_SC1_PLL_CHANNEL_CTRL_CH_0:MDIV_CH0:POSTDIV
|                       |_______CLKGEN_PLL_SC1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SC1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_SC1_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SC1_CLOCK:HighIsOff


SDIO
|_______CLKGEN_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_SDIO_CARD_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_SDIO_EMMC_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


SEC
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


SECBUS
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE:HVD0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE:HVD1_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_DSP_CLOCK_ENABLE_RAAGA0:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0:RAAGA0_GISB_CLOCK_ENABLE_RAAGA0:HighIsOn
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_GISB_CLOCK_ENABLE:HighIsOn


SID
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE3:HVD1_SCB_CLOCK_ENABLE3:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_SID:HVD1_GISB_CLOCK_ENABLE_SID:HighIsOn
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_SID:HVD1_SCB_CLOCK_ENABLE_SID:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_HVD_SID1_TOP_INST_CLOCK_ENABLE_SID:SID_CORE_CLOCK_ENABLE_SID:HighIsOn


SPI
|_______CLKGEN_HIF_INST_CLOCK_DISABLE:DISABLE_HIF_SPI_CLOCK:HighIsOff
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff


SYSC
|_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


UPG
|_______CLKGEN_SYS_CTRL_INST_CLOCK_DISABLE:DISABLE_SYSCTRL_UPG_CLOCK:HighIsOff


USB20
|_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_LC_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_LC_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_LC_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_LC_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_LC_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_LC_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_USB0_TOP_INST_CLOCK_DISABLE:DISABLE_USB0_54_MDIO_CLOCK:HighIsOff
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AHB:USB0_108_CLOCK_ENABLE_AHB:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AXI:USB0_108_CLOCK_ENABLE_AXI:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE:USB0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE:USB0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE:USB0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


USB30
|_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|       |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|               |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                       |_______CLKGEN_PLL_LC_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_LC_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_LC_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4:POST_DIVIDER_HOLD_CH4:HighIsOff
|       |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4:CLOCK_DIS_CH4:HighIsOff
|               |_______CLKGEN_PLL_LC_PLL_CHANNEL_CTRL_CH_4:MDIV_CH4:POSTDIV
|                       |_______CLKGEN_PLL_LC_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_LC_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_LC_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_USB0_TOP_INST_CLOCK_DISABLE:DISABLE_USB0_54_MDIO_CLOCK:HighIsOff
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AHB:USB0_108_CLOCK_ENABLE_AHB:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE_AXI:USB0_108_CLOCK_ENABLE_AXI:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE:USB0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE:USB0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_USB0_TOP_INST_CLOCK_ENABLE:USB0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


V3D
|_______CLKGEN_V3D_TOP_INST_CLOCK_ENABLE:V3D_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_V3D_TOP_INST_CLOCK_ENABLE:V3D_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_5:POST_DIVIDER_HOLD_CH5:HighIsOff
|               |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_5:CLOCK_DIS_CH5:HighIsOff
|                       |_______CLKGEN_PLL_HVD_PLL_CHANNEL_CTRL_CH_5:MDIV_CH5:POSTDIV
|                               |_______CLKGEN_PLL_HVD_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_HVD_PLL_DIV:PDIV:PREDIV
|                                               |_______CLKGEN_HVD_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_V3D_TOP_INST_CLOCK_ENABLE:V3D_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_V3D_TOP_INST_CLOCK_ENABLE:V3D_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


VDAC
|_______CLKGEN_ANA_QDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE:DISABLE_QDAC_DACADC_CLOCK:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE:DISABLE_VEC_DACADC_CLOCK:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_QDAC_INTF:VEC_GISB_CLOCK_ENABLE_VEC_QDAC_INTF:HighIsOn


VEC
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_BVB_324_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE:BVNT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO0_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO0_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_VCXO0_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|       |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|               |_______CLKGEN_PLL_VCXO1_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                       |_______CLKGEN_PLL_VCXO1_PLL_DIV:NDIV_INT:MULT
|                               |_______CLKGEN_PLL_VCXO1_PLL_DIV:PDIV:PREDIV
|                                       |_______CLKGEN_VCXO1_PLL_CTRL_WRAPPER_CONTROL:PWRDN_PLL_REQ:HighIsOff
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE:VEC_AIO_SYSTEMPORT_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:QDAC_GISB_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_108_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_BVB_216_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_BVB_324_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_BVB_648_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_GISB_CLOCK_ENABLE_VEC:HighIsOn
|_______CLKGEN_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC:VEC_SCB_CLOCK_ENABLE_VEC:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


VICE20
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_BVB_216_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:POST_DIVIDER_HOLD_CH3:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:CLOCK_DIS_CH3:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_3:MDIV_CH3:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_VICE2_0_INST_CLOCK_ENABLE:VICE2_0_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


XPT
|_______CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV


XPT_REMUX
|_______CLKGEN_BVN_MVP_TOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_BVN_TOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_CORE_XPT_INST_CLOCK_DISABLE:DISABLE_XPT_20P25_CLOCK:HighIsOff
|_______CLKGEN_CORE_XPT_INST_CLOCK_DISABLE:DISABLE_XPT_27_CLOCK:HighIsOff
|_______CLKGEN_CORE_XPT_INST_CLOCK_DISABLE:DISABLE_XPT_40P5_CLOCK:HighIsOff
|_______CLKGEN_CORE_XPT_INST_CLOCK_DISABLE:DISABLE_XPT_54_CLOCK:HighIsOff
|_______CLKGEN_CORE_XPT_INST_CLOCK_DISABLE:DISABLE_XPT_81_CLOCK:HighIsOff
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_108_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_54_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_CORE_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_GISB_CLOCK_ENABLE:HighIsOn
|_______CLKGEN_CORE_XPT_INST_CLOCK_ENABLE:XPT_SCB_CLOCK_ENABLE:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:POST_DIVIDER_HOLD_CH1:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:CLOCK_DIS_CH1:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_1:MDIV_CH1:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_HVD0_TOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
|_______CLKGEN_TRIPLE_GENET_TOP_RGMII_INST_CLOCK_ENABLE_SECTOP_XPT:XPT_SECTOP_PIPELINE_CLOCK_ENABLE_SECTOP_XPT:HighIsOn
|       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:POST_DIVIDER_HOLD_CH2:HighIsOff
|               |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:CLOCK_DIS_CH2:HighIsOff
|                       |_______CLKGEN_PLL_SYS0_PLL_CHANNEL_CTRL_CH_2:MDIV_CH2:POSTDIV
|                               |_______CLKGEN_PLL_SYS0_PLL_DIV:NDIV_INT:MULT
|                                       |_______CLKGEN_PLL_SYS0_PLL_DIV:PDIV:PREDIV
