================================================================================ 
Commit: c7477e67c27c70a0282d2431b81dd3071c2ff76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 22 00:08:03 2019 -0700
Original commit date: Mon Jul 22 00:08:03 2019 -0700
Original commit hash: 7ba59b83c6058f9f906077ea37ca557b4f10037e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 80025cde16ebed641201959e3662d4a1863f5380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:32 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL] EDK201905 sync-up and override clean up - Part3

Retire PPO-CNL-0090 override

Hsd-es-id: 1507159794
Original commit date: Mon Jul 22 11:09:01 2019 +0800
Change-Id: I8a63e161aeb294bb32e3eb5a0eb2ba4f9bde7906
Original commit hash: e07d4cf8260ecd6f79f2e0ad9382b4c045e0b3a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Override/DoxygenRpOverride.md
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.c
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.inf

================================================================================ 
Commit: bfa58f76a64637bf45f5224c079eb95f719dc237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:27 2019 -0700 
-------------------------------------------------------------------------------- 
Add Uart Driver to support Serial Io protocol and redirection without external EC

Create Serial IO UART Dxe driver

Hsd-es-id: 1408348238
Original commit date: Tue Jul 16 13:35:12 2019 -0700
Change-Id: I7e7ef0dfdead7abb12dc9168f11793a33945a1a0
Original commit hash: ecf06b639da468d96457251a72c7a67b29263451

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/ComponentName.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 71f7ef7c5896f1eb2fb04fcf702f759416d6f23f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Jul 21 01:27:58 2019 -0700
Original commit date: Sun Jul 21 01:27:58 2019 -0700
Original commit hash: e6d48f0a4b40b4df65c3bdbaf9c28ab214487255

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4c4c77399c850ca0254f9925083bb36923053ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Jul 21 00:12:07 2019 -0700
Original commit date: Sun Jul 21 00:12:07 2019 -0700
Original commit hash: 9ecfdb87a452f13050dfdc454d05bd211534f8f9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f37f1810a56808754dbfd37463193af4a71c269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Jul 20 01:27:26 2019 -0700
Original commit date: Sat Jul 20 01:27:26 2019 -0700
Original commit hash: 5bdd8b194fe358166cf143d8bc99e26448cadd85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6744746443b2315c5c105daadd9dc33f0beb5dc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Jul 20 00:07:47 2019 -0700
Original commit date: Sat Jul 20 00:07:47 2019 -0700
Original commit hash: 8acbbc9a2b28238095884caf5b670fd590a4423a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e0ccba71d23561998b107dee556bdd9ff001454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:23:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Jul 19 01:27:45 2019 -0700
Original commit date: Fri Jul 19 01:27:45 2019 -0700
Original commit hash: 166fccdf476778ee9ec62107cefe82becc5279eb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9434dc9847b49deb16904bda871a05f65df92bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jul 19 00:08:06 2019 -0700
Original commit date: Fri Jul 19 00:08:06 2019 -0700
Original commit hash: 15f41a3b04db66c89193de0de416f16f868da5fd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ab251d7e2b223d6351fd3902ef4d3f957f28a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:58 2019 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[TGL][IOTG] Update TSN IRQ ACPI table

Update TSN IRQ ACPI table

Hsd-es-id: 1506953704
Original commit date: Wed Jul 17 22:28:10 2019 +0800
Change-Id: I842f297f264b73498f168cc5d90d2203461b83d9
Original commit hash: fc781a7384d505b4f73fbe58f60f5cca03bc11a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl

================================================================================ 
Commit: eb303b97b0dabc6de627e61474e73ae23a7b9899 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:50 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 19 02:58:16 2019 +0000
Original commit date: Fri Jul 19 02:58:16 2019 +0000
Original commit hash: 668e62821afa0a576d77cebeefe036bdcb9da234

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 043777b99f2204136aa0ea3330f08eb3f061b221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:49 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] MC ChHash and EHASH values need to be set to POR

Setup mc HASH POR settings

	MC Channel HASH POR Value: 0x830                       Current MC Channel HASH Value: 0x30cc
	MC EHASH POR Value: 0x2090                             Current EHASH Value: 0x830


Original commit date: Tue Jul 16 19:13:09 2019 -0700
Change-Id: If80e647ff40409703ea4c96bdb28d91bdd59aec1
Original commit hash: d0fb152c3f2fb9e4e38543588de1b69e5ab157e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ed5dcb49702ed4bd2f0b41251bd78bb9fa3de0ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:48 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg.dsc: Update TraceHubLib from ClientOneSiliconPkg

TraceHubLib has been added into ClientOneSiliconPkg. BpCommonPkg will be removed.
So, this change is required.

Hsd-es-id: none
Original commit date: Thu Jul 18 10:44:44 2019 +0800
Change-Id: I77c447510ab6afd2dc703a5658d4b80ce421758d
Original commit hash: f110a7214ca7938bd5badf853ea8062b08fa1102

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 4c86164f2c5dc38a8ca02e2e100a86089fd97825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:36 2019 -0700 
-------------------------------------------------------------------------------- 
Update FIA muxing for EBG PCH

Updated USB muxing to start from the last FIA lane.
PCIe muxing has been updated to take care of the
special muxing in 4x1 mode in which FIA will not route
every second lane in the PCIe root port.

IsPcieRootPortWired function has been moved to PcieRpInitLib
to better align with IpBlock implementation for other projects.

Hsd-es-id: 1805979829
Original commit date: Mon Jul 15 10:16:01 2019 +0200
Change-Id: I8433fecd748750f0c162c919794fa14b07fa0b6e
Original commit hash: 6dce793f85020940c20438a17678338047aa1c6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c

================================================================================ 
Commit: c1debfb25c21f6e508d69b7e00023cdc9cbabdab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Jul 18 01:27:19 2019 -0700
Original commit date: Thu Jul 18 01:27:19 2019 -0700
Original commit hash: 7af86e48a8d95ff97ab2dbc833d5081bb0fb1e23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5c18c3fcf14f15085277cc6fbfcd3dc7b5a38bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Jul 18 00:39:34 2019 -0700
Original commit date: Thu Jul 18 00:39:34 2019 -0700
Original commit hash: 75461eff2ea6f8729ec363f250d31a5dd41a0972

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa98207836d3d8f351fa12441d462ea9ed9b3694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:31 2019 -0700 
-------------------------------------------------------------------------------- 
Description: 1. merged code to EDK201903
2. remove unused code
3. clean up override
Impacted Platform: TGL

Original commit date: Fri Jun 28 10:44:18 2019 +0800
Change-Id: I876e23823b130ef11e0fa930f99e834e35b030e4
Original commit hash: 17c488558d4510ba2f86707daec90f29c98cf1e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/Override/DoxygenFspOverride.h
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreS.inf
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreT.inf
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryCommon.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryS.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryT.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspHelper.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/InitializeFpu.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/MicrocodeLoadNasm.inc
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/ReadEsp.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/SaveRestoreSseNasm.inc
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/Stack.nasm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.c
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.h
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFspApiChk.c
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.h
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Bin/ResetVec.ia32.raw
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Build.py
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Ia16/ResetVec.asm16
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/ResetVectorCode.asm
TigerLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Vtf0/Tools/FixupForRawSection.py
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
TigerLakePlatSamplePkg/Override/DoxygenRpOverride.md
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteAccess.c
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.c
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.h
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteFmt.h
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteLib.c
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatLitePeim.h
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.inf
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.uni
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/FatPeiExtra.uni
TigerLakePlatSamplePkg/Override/FatPkg/FatPei/Part.c
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/BaseFspWrapperApiLib.inf
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/FspWrapperApiLib.c
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/IA32/DispatchExecute.c
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/DispatchExecute.c
TigerLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/Thunk64To32.nasm
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/FindPeiCore.c
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/Ia32/ResetVec.nasmb
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecBist.c
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.inf
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.uni
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCoreExtra.uni
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
TigerLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.h
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e9b9d0a8ab92b34fe3225993dae94643d85504f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:28 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL] EDK201905 sync-up and override clean up - Part1

1. Switch Combo branch to EDK201905
2. Remove Edk2Master flag

Hsd-es-id: 1507159794
Original commit date: Fri Jun 28 10:44:18 2019 +0800
Change-Id: I99731b95db493d1689e59355215887727e838b09
Original commit hash: 636b8ef3455101ee602afd2806d9a4b9e8fd5c19

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b3056069efc79891694febe532b6e66cbe798fa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:26 2019 -0700 
-------------------------------------------------------------------------------- 
Remove FitGen from BpCommonPkg and change its dependency

FitGen has been moved to edk2-platforms. So remove it from BpCommonPkg
and change its dependency in client platforms.

Hsd-es-id: None
Original commit date: Tue Jun 25 14:15:36 2019 +0800
Change-Id: Ida345d353cac3b2bf6b29dadbd81af06582c052a
Original commit hash: bd0e9d95a9e149d6d2434a64486da27f09702152

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FitGen/FitGen.c
BpCommonPkg/Tools/FitGen/FitGen.exe
BpCommonPkg/Tools/FitGen/FitGen.h
BpCommonPkg/Tools/FitGen/GNUmakefile
BpCommonPkg/Tools/FitGen/Makefile
BpCommonPkg/Tools/GNUmakefile
BpCommonPkg/Tools/Makefile
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/BuildPlatTools.sh
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

================================================================================ 
Commit: 5074d7abb936784c1cfe1a09d103a15a2eb7fcf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:25 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 18 03:35:22 2019 +0000
Original commit date: Thu Jul 18 03:35:22 2019 +0000
Original commit hash: 731ffc2aafafa780eb10c02f10b0f3a95945ffb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82fd8c82fe820060ed4ee406e1cbc2919fe8515d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:23 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Eliminate dependency between DMI Initialization and CPU PCIE
Impacted Platform: TGL

Original commit date: Tue Jul 16 17:31:14 2019 +0800
Change-Id: I0d5ac941a6a3bc7a483ce68032ed10e95148e2c1
Original commit hash: 4592941f9b926cd01187b60be6bbc3c5bbdb200f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 60fb14f55511f5c77d2e799bcf98584f3ac19659 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:21 2019 -0700 
-------------------------------------------------------------------------------- 
Capsule build scripts involve many platform relative keywords which is hard for solution migration

1. Use variables CAP_PLATFORM_PREFIX and CAP_PLATFORM_FULLNAME to replace all platform specific terms in batch scripts.
2. Sync up capsulebuild.bat among different platforms

Hsd-es-id: 1607047477

Original commit date: Fri Jun 28 20:22:09 2019 +0800
Change-Id: I68472d93e1c8f877956a931f755749138bf464a4
Original commit hash: c7d97be78d35b60ba72274857b6ee84d40557ea3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat

================================================================================ 
Commit: eb0865931ce00f80b14d6fdae5bc02e55121e93f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:19 2019 -0700 
-------------------------------------------------------------------------------- 
Fix typo of \_TZ.TZ00 in Dptf.asl and DptfSds.asl

Fixed the typo of CondRefOf () using \TZ instead of \_TZ, since it doesn't trigger the Notify(\_TZ.TZ00, 0x81).
Also, the Notify call was moved in order to notify the EC when trip points are either enabled or disabled.

Hsd-es-id: 1507298711
Original commit date: Tue Jul 9 16:26:40 2019 +0800
Change-Id: I9b3a07b2fbdc568de1b8cd6588f58822d41d674b
Original commit hash: 86a76dac50acd2e4b28ace566815df0e7651f49e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl

================================================================================ 
Commit: 690883f13c676f0a2f4b265f73012ab22d29816e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:16 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Support Desktop IP changes

- Implemented support for TGL architecture changes to GENERIC_MRS_FSM registers.
- Refactored MrcGenMrsFsmConfig to abstract register writes for GENERIC_MRS_FSM
  Timing and MR Values.

Original commit date: Mon Jun 17 20:28:30 2019 -0700
Change-Id: If1aa018fc635964715a2d526198d43fd48e18a8e
Original commit hash: 784d4069ed34a0cb5da9a16645370f9a96e7cf95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: b4da49bb063f19bda73de26aded1188256ca99aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:11 2019 -0700 
-------------------------------------------------------------------------------- 
HSTI test failure when BIOS size over 19M

Adjusted SecureMemoryMapConfiguration High BIOS Lockable/fixed memory range overlap test to comply with below specification:
BIOS Direct Read range cannot be greater than 16 MB.
Memory BIOS can access via direct read is set by BIOS Decode Enable Register (BDE)
which just enables segments in addresses 4G -16MB to 4 G

Original commit date: Wed Jun 5 10:05:52 2019 -0700
Change-Id: I0da4893e48ae20b6457db52b76f3194b4af04e0c
Original commit hash: 2552443988a8df5956f8816a8f370a53ea132acb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 09e079e3e303e3eae7ced5ac73a9a3b044b0f325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jul 17 13:56:20 2019 -0700
Original commit date: Wed Jul 17 13:56:20 2019 -0700
Original commit hash: 04cc2218fad5fe06c53fdab5d708a69c5eddcfea

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4dcbb589e556bce8bdafda51f3a8e112cd8714a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:08 2019 -0700 
-------------------------------------------------------------------------------- 
Fix PMC  Firmware version showing Zero in BIOS platform information Page

Add new Heci command to get image FW version.

Original commit date: Tue Jul 16 16:42:32 2019 -0700
Change-Id: I66b71e97b1bde265557bc9fa5f106808f321eeb4
Original commit hash: 298d5cbab3c97984d45ef37aec374fbdb2f13fcf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakePlatSamplePkg/Setup/Main.vfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: e46eb18e6b8907d926c9fef53a7ea35b2a4c4499 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:06 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Increase ACPI Reserved Memory
Solution:Increased the ACPI reserved memory size to address memory resource issue during S3 cycle.

Original commit date: Mon Jul 15 06:00:09 2019 -0700
Change-Id: I4321a5e2270887537ce7c9fa1f0623fbadbb3989
Original commit hash: 13f93a900edf2376386ab968ca14ddd29d1bd937

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 055f020e2c7747d85a7dab7389ba1ac76ec03c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS] TCSS RTD3 is disabled by default

Set TCSS RTD3 to enabled by default

Hsd-es-id: 2207783717
Original commit date: Wed Jun 19 16:24:26 2019 +0800
Change-Id: I08676b401320666a6322957bbbae9782a7c6ed46
Original commit hash: 5232061b9540512354439e633f99ae65fee30b53

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5e99e4233fd041f8e9107a93a43c404ade9076a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:22:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions
 URL: https://hsdes.intel.com/appstore/article/#/1409512492
Removing Hybrid Graphics Mode check as WA to ungate PO Exit,
still need to root cause var load issue.

Hsd-es-id: 1409512492
Original commit date: Tue Jul 16 15:07:21 2019 -0700
Change-Id: I41955e5c232f5a19bc5f5ab1a66f4e4c14fc03e0
Original commit hash: a68655ce5a22c80c1568e88e49b23160fcbd558d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: af70508b6075bedf0c7b9b2dee24831b981b4e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TCSS][DMAR] Missing HPET table in ACPI tables.

TGL doesn't have HPET structure (table) in DMAR ACPI tables. Enable HPET device.

Hsd-es-id: 2207931874
Original commit date: Thu Jul 11 14:13:40 2019 +0800
Change-Id: If4dae3d2566ab4a5217100a2ef2f2f241494c746
Original commit hash: 332708dcf0b954458a446325c4be591617564b26

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 80a520012e50603e2bfb58ceded29eed1c7d43a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jul 17 08:28:39 2019 -0700
Original commit date: Wed Jul 17 08:28:39 2019 -0700
Original commit hash: 140803841e0bf3be318deb1058d1f1aadf3861b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6006e8b8c3c2f64d1e52274bbc2bd0e098b0cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP PM]: PCIe links drop randomly after entering CS/S0i2.0
  Update FIVR config for all TGP

Hsd-es-id: 2208008888
Original commit date: Tue Jul 16 21:36:38 2019 -0700
Change-Id: I78016ebf30540992ae7d037501ac158f947c86f6
Original commit hash: a5e0f4a6bf94f2f7d808d0deda77436a0699e62f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 6bc7e1aeec01e06489f4a3267fef6bdb134cf7bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:52 2019 -0700 
-------------------------------------------------------------------------------- 
TigerlakePlatSamplePkg: [TGL][IOTG] Fix Tsn setup option hidden in embedded build

Fix Tsn setup option hidden in embedded build

Hsd-es-id: 1506953704
Original commit date: Tue Jul 9 15:54:21 2019 +0800
Change-Id: Iaa2a531c80ba5d8d28c64c5547d906250b3bc1dd
Original commit hash: 37cc59095d94436d6eca37f86563c0644bc84485

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 410f1f74c2a05713ab89a8064a4a069de71aa399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:51 2019 -0700 
-------------------------------------------------------------------------------- 
For server platform, support firmware downgrade

Original commit date: Wed Jul 10 15:01:55 2019 +0200
Change-Id: Ic07a9fc1f136b2f93d37973fa972826d51e2ccdc
Original commit hash: 2d708e323017fe50448b2be03650929a0248ea12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf

================================================================================ 
Commit: 411ccbc1156dbba73e7d5df187b0367093bd0c20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:48 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Integrate GOP version 1017

Original commit date: Tue Jul 16 13:36:42 2019 +0530
Change-Id: I57f837096acfeba1bebb07e534493b3d1989a238
Original commit hash: 0fae7029c7706d45029ef07e1fcb6b67de6a5f67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: f90cb338c93656f1904864b81a74b6b2ec593a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:47 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Dekel recipe needs to be intercepted in the BIOS.
There has been changes in the DEKEL recipe which needs to be integrated in the BIOS to program those bits in dekel phy.

Original commit date: Mon Jul 15 18:15:30 2019 +0530
Change-Id: I6429918edde5b12a3224c42b0ce409aef28a7ae9
Original commit hash: d6c0480bfc50301cfcee870de2eb80f132b5fe31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: d7b56de50df440aab2ca1c57a825d36bafd00c16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jul 17 01:25:52 2019 -0700
Original commit date: Wed Jul 17 01:25:52 2019 -0700
Original commit hash: cbea1cd273a13f78da8552e77edc75edf34023af

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1dc6e25da99e4b1aa644f397d880c54ebcc2a0ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jul 17 00:07:40 2019 -0700
Original commit date: Wed Jul 17 00:07:40 2019 -0700
Original commit hash: 56b16180c6d9cc5dc437bc582d6b65d5cedeb995

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b288138c6b82e99089eec7a2ffc15349099935e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:35 2019 -0700 
-------------------------------------------------------------------------------- 
Remove FCE from BpCommonPkg and change its dependency

FCE has been moved to edk2. So remove it from BpCommonPkg
and change its dependency in platforms.

Hsd-es-id: None
Original commit date: Wed Jul 3 14:16:45 2019 +0800
Change-Id: I2227273c5a2e1b74405048d1b6d7c1453270813e
Original commit hash: 07abd325027a614d34a84dda0890c2fbf0fabe0e

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/BfmLib.exe
BpCommonPkg/Tools/FCE/FCE.exe
BpCommonPkg/Tools/FCE/Intel Firmware Configuration Editor Quick Start Guide.pdf
BpCommonPkg/Tools/FCE/ReadMe.txt
BpCommonPkg/Tools/FCE/Source/BfmLib/BfmLib.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.c
BpCommonPkg/Tools/FCE/Source/BfmLib/BinFileManager.h
BpCommonPkg/Tools/FCE/Source/BfmLib/GNUmakefile
BpCommonPkg/Tools/FCE/Source/BfmLib/Makefile
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryCreate.h
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.c
BpCommonPkg/Tools/FCE/Source/FCE/BinaryParse.h
BpCommonPkg/Tools/FCE/Source/FCE/Common.c
BpCommonPkg/Tools/FCE/Source/FCE/Common.h
BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.h
BpCommonPkg/Tools/FCE/Source/FCE/GNUmakefile
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.h
BpCommonPkg/Tools/FCE/Source/FCE/Makefile
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.h
BpCommonPkg/Tools/FCE/Source/FCE/Variable.c
BpCommonPkg/Tools/FCE/Source/FCE/Variable.h
BpCommonPkg/Tools/FCE/Source/FCE/VariableCommon.h
BpCommonPkg/Tools/GNUmakefile
BpCommonPkg/Tools/Makefile
TigerLakeBoardPkg/BuildPlatTools.sh
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 0507135c91b8b297ee985f23715d2ab16cdc862f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:34 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: TGP A0 PCH: PS8 iccmax register value gets override to other value during boot flow. Value is not retained with the value programmed in iFWI

To avoid PS8 iccmax register value override IPC 0xA1 command should be sent only if FIVR Dynamic Management is disabled.

Hsd-es-id: 1409631538
Original commit date: Wed Jul 10 14:54:23 2019 -0700
Change-Id: Ie03e2ea0c44c15955e0a76ffe0a196632cdf581b
Original commit hash: d0ce214e413853058cc5b76fb849f4fc7de752ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 92892cff4139fa601c7f0bc37f6f62ad9f5c9109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:32 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Move Hybrid Gfx Silicon code to IpBlock.
Removing VbiosDxeConfig config block since it contains only legacy policies and all the newer platforms not supporting legacy flow.
Impacted Platform: TGL

Original commit date: Thu Jul 11 22:55:13 2019 +0530
Change-Id: Icd245c350b2ee899fc6c34e062bcef08eaae1c9d
Original commit hash: 602e4ac0bf8efffd95364e9d636451bc340cbc77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/VbiosDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/SaPolicy.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf

================================================================================ 
Commit: 8ed7e61213ecc7c7e3be474d9b03a8cfa5a39838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:27 2019 -0700 
-------------------------------------------------------------------------------- 
Description: VBIOS uses GR registers to write to frame buffer.
Writing mechanism uses GR11 register to select pages. Total 7 bits are
available here to select page which gives option for 128 pages and each
page is 64KB. So total memory that can be accessed by VBIOS is
128*64KB = 8MB.

Original commit date: Thu Jun 13 10:02:11 2019 +0800
Change-Id: I7fee9500b533803b335d68cd7f197332919241aa
Original commit hash: db6a215643d451d780d935d6a26d003146d07b42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c

================================================================================ 
Commit: 5e38066e44c7a877b4348e7a9c6e9b1db9c269ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:27 2019 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Csm: Cannot enter RST Legacy OROM UI using USB keyboard

Sync change from commit d7dff3636aa8c8751e20f6890d19399d7a8e0bdd on
Edk2 Override/Edk2_201903/ClientCommon branch.

call Leagcy Usb protocol to provide Kbc emul service while CSM mode on

Hsd-es-id: 1607292520
Original commit date: Thu Jun 13 09:55:12 2019 +0800
Change-Id: I342bbfb35d8c3a793cc048a7866d04d95af22bd7
Original commit hash: 2833483c97f475d25e5f7397613a3cde64b40447

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c

================================================================================ 
Commit: bb9538ad1ecd43e83f62361699738134aeb1ad1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:26 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS to intercept new registers for RTD3 flows instead of IPC1 message

From TGL PCH A0 onwards bios can directly control source clock without having to send IPC messages.

Hsd-es-id: 2207748382

Original commit date: Thu Jul 11 15:20:56 2019 -0700
Change-Id: I3baedcf372620ffbc87905377d06da01bd2a3452
Original commit hash: 5f9500fd2b74a4b1bf50a8b5f5e214fbff0ace07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 194387e73878bc940c9d173d386da75b40be9754 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:22 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate latest GOP V1017

Original commit date: Tue Jul 16 11:30:21 2019 -0700
Change-Id: I97f41d94f2bf616635848b77a766adaa5015c734
Original commit hash: dfa6c5e57d6b697bc53ad5589afd0e24850c35ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 3d73445fea7d42b780dee01c1df706b95182442d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:14 2019 -0700 
-------------------------------------------------------------------------------- 
Incorrect SMBIOS version in PcdSmbiosVersion

MinPlat changes incorrectly reset SMBIOS version to 2.8 instead of 3.1.

Hsd-es-id: 1409652944
Original commit date: Mon Jul 15 15:48:43 2019 -0700
Change-Id: I1cfe0ceadfa94deab65e56d18fb01e85ffaa0c20
Original commit hash: 1e673be9f6e60c147d5077651c70c11775470e23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: fc6674ff6b4d1847982c15420279c250caac5ca3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:12 2019 -0700 
-------------------------------------------------------------------------------- 
Adding support for new CPUID.

Original commit date: Fri Jul 12 11:29:34 2019 +0530
Change-Id: Id9521d06607b6abb832793d1cc9110a97f4de2d1
Original commit hash: fe49deb321a91fdc5a673bf7f350b954f1f66de2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 4a5441dbdca72513251613121b05a92c7e816057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:03 2019 -0700 
-------------------------------------------------------------------------------- 
Some IPClean changes needed to C1S for Server IPClean - partial revert

Make code common for TGL and ICL to avoid line duplication

Hsd-es-id: 1807969645
Original commit date: Fri Jul 12 09:39:34 2019 +0200
Change-Id: I193f9b2b11e8bb95bf33a9772d38ef3d482c6bcd
Original commit hash: 8ad150e76d7e15c87cde139b2de5f7a6d41a1453

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi14.c

================================================================================ 
Commit: 6266b9893e5b27529dfebca5d71c4cb6d3fbc2f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jul 16 01:28:07 2019 -0700
Original commit date: Tue Jul 16 01:28:07 2019 -0700
Original commit hash: 66e8300796538ff49ce3f6fd71f78e63968288c5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 63ec679dc21e1a5ca7d5686086dc98ec8a1bd73e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jul 16 00:11:51 2019 -0700
Original commit date: Tue Jul 16 00:11:51 2019 -0700
Original commit hash: 462f7fdb90773607545df4f7451253ed372b67d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ea0b0c338e232a17a2431634ccebd76d6c57d07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:21:00 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg: TGP A0 PCH: PS8 iccmax register value gets override to other value during boot flow. Value is not retained with the value programmed in iFWI"

This reverts commit 5893236cddb8f2e25cfac6217b66c584d36301d3.

Hsd-es-id: 1409631538
Original commit date: Mon Jul 15 20:46:03 2019 -0700
Change-Id: I7f375b469c83c876b464ea26f20e5605fdaff631
Original commit hash: 6a1989750893a27e8425c0918fede20ea12cab8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: e0e9b89a16131d20f421fdd83b02e3f7ddeb38de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:57 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 16 06:21:46 2019 +0000
Original commit date: Tue Jul 16 06:21:46 2019 +0000
Original commit hash: f2bf61e11389252db6a8145e1232b70afa0e4949

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 753e2386e017845d73623f500763bff46b3f41bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:56 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Move BiosGuardNvsAreaProtocol to IncludePrivate\Protocol

Original commit date: Thu Jun 27 13:25:58 2019 +0800
Change-Id: I6ab2cfec0914accfbe653d7d29235265206b6707
Original commit hash: ce0e1ba6e38333eec32db05605737d5673fc951f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IncludePrivate/BiosGuardNvsAreaDef.h
ClientOneSiliconPkg/IncludePrivate/Protocol/BiosGuardNvsArea.h
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaConfigHob.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 9dbe2bcc036a4e4f46df6f73bb0a8617329ee68e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 15 22:50:35 2019 -0700
Original commit date: Mon Jul 15 22:50:35 2019 -0700
Original commit hash: 16e5e9a5a95640d3457a8c7f454c8a13c8c75ced

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b568cd1d92dbcb7bd2e9f6d66644f22a91d2be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:52 2019 -0700 
-------------------------------------------------------------------------------- 
UART TRC Part 3 - Add Debug Library support for Uart configuration and higher baud rate benefit

Redesign UART Debug Lib Property usage by adding new librarires and setup option to support UARTs configuration
- BIOS to support PCI mode for UART controller for debug logs
- Fixed PcdSerialIoUartMode

Hsd-es-id: 1408348238
Hsd-es-id: 2206436605
Hsd-es-id: 1605462669
Hsd-es-id: 1409393566
Original commit date: Tue Mar 19 13:02:59 2019 -0700
Change-Id: I2a5e8a0ad38c6e93df3fd8867fec1a574bf958fe
Original commit hash: 81672d228787b6519077c1bb39fad099481ce138

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 5a4cbb2e097e1d643664b9b4229c73e39b770cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][IOTG]TigerLakePlatSamplePkg\Setup: Enable IEH and Tco Timer by default for IOTG

IEH mode is disabled by default in CCG and it is under restricted flag.
TCO Timer is disabled by default in CCG.
This change is to use embedded flag to enable IEH mode and TCO Timer by default in IOTG skew.

Hsd-es-id: 1409430447
Original commit date: Mon Jul 15 21:07:33 2019 +0800
Change-Id: If08ae0357d2eee8ea7a346e88f14ef996e1c6d98
Original commit hash: acb645193bf96a3ab241f4f11275dd3fa602b76a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: bcb6b18305500d5ffcff2e690ad83a963144ad6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove PcdTraceHubEnable to deploy PchTraceHubLib unconditionally;
Remove build time switch but use runtime PcdStatusCodeFlags[5] to determine debug message output to ITH.

1. Remove PcdTraceHubEnable.
2. Include TraceHubLib, TraceHubDebugLib, do not use null libs.
   -- Trace Hub mode is disabled by default, and must power gate to disable TraceHub via TraceHubLib.
   -- When TraceHub is disabled or host debugger tool (ITH) does not enable BIOS trace
      TraceHubDebugWrite is invalid, we can get rid of null lib.
3. For Debug build, must set PcdStatusCodeFlags[5] and PcdStatusCodeUseTraceHub TRUE to ensure BIOS message also output to TraceHub (debug build only)

Hsd-es-id: 1507229603
Original commit date: Mon Jun 24 14:22:33 2019 +0800
Change-Id: I0260155921d4260b0ff56e9fef0b3c8c68c32ada
Original commit hash: dd8460af9831b7911abdf16e57473b9ef54d632a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
TigerLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.inf
TigerLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c
TigerLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 371fc3af0df74a804ef63631c04dc423e501df6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:39 2019 -0700 
-------------------------------------------------------------------------------- 
Remove FMMT from BpCommonPkg and change its dependency

FMMT has been moved to edk2. So remove it from BpCommonPkg
and change its dependency in platforms.

Hsd-es-id: None
Original commit date: Wed Jul 3 10:28:47 2019 +0800
Change-Id: I8f8c2356973071ceb5004af4b6c8b5ef9c056246
Original commit hash: 62e130d81d546aaef2ed9364dc4e7df7090b8935

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe
BpCommonPkg/Tools/FMMT/FMMT_User_Guide.pdf
BpCommonPkg/Tools/FMMT/ReadMe.txt
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtConf.ini
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
BpCommonPkg/Tools/FMMT/Source/FMMT/GNUmakefile
BpCommonPkg/Tools/FMMT/Source/FMMT/Makefile
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.c
BpCommonPkg/Tools/FMMT/Source/FMMT/Rebase.h
BpCommonPkg/Tools/GNUmakefile
BpCommonPkg/Tools/Makefile
TigerLakeBoardPkg/BuildPlatTools.sh
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 44d9e8937305622ad50897c9c43528090e9b19df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0 PO] TGL A0 patch ID 0x1E

Update TGL Ax with Patch 0x1E

Hsd-es-id: 1409650578
Original commit date: Mon Jul 15 15:13:27 2019 -0700
Change-Id: Ic4e9616fbd25e82969a0dfe3a30391caf69d6fdc
Original commit hash: b245bb5cea272a1850f616edb5c982ba077bb93c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 98faa638d67518b249455ed78e1173117649bc2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:33 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: TGP A0 PCH/ Z1 PCH: Settings missing in BIOS to program voltages for vnn/ v1p05 that will be used in enabling external bypass for S0ix

Add setup options to configure seeting needed for External ByPass in S0ix state.

Hsd-es-id: 1409566270
Original commit date: Thu Jun 27 14:22:08 2019 -0700
Change-Id: I64fce3b271c57fc1e49809a7270fd8d1f7325b9e
Original commit hash: c6c633c28282625861c7d1c80690fae27a005bbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: c923650340fba54cedafc5ec3b09f7c9ae515b68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:31 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGP Z0 PM]: System hangs during VNN_Save when modPHY per lane SUS Power Gating is enabled

Hang is in PMC FW due to a SB Posted transaction not completing
BIOS WA:
FIA pmc oilodvre = 0x3
SATA pgcbc.tclksonack_cp = 0x1

Hsd-es-id: 1409642801
Original commit date: Fri Jul 12 15:28:54 2019 -0700
Change-Id: Ia34ad7e61fab29285d1b393cae5b4abfd62bfd3b
Original commit hash: a33bd989f4d887418384cfbe8d59d445b2fe2237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Register/PchRegsFia.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 9edb600780b35ebafa51991c99822340541abfe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:29 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGP Z0/A0 PM]: BIOS does not enable SMBus ROSC TCG which blocks S0i3.4

BIOS does not enable SMBus ROSC TCG which is blocking S0i3.4 enabling.

Hsd-es-id: 1409650905
Original commit date: Mon Jul 15 11:59:59 2019 -0700
Change-Id: I89c4e9581646f38778e8ac8da45a3e2240ff2ec4
Original commit hash: 33b0393f89f69b10fba5e56be566ec41e0d38ee0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: c5d968250bba9c83a1468dd5388f7515fbe605f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:28 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGP Z0/A0 PM]: BIOS does not enable GPIO PGCB PCG blocking S0i3.4 enabling

BIOS does not enable GPIO PGCB PCG clock gating which is blocking S0i3.4 enabling.

Hsd-es-id: 1409645331
Original commit date: Fri Jul 12 18:17:40 2019 -0700
Change-Id: I4a5c138f0dbe7a1ec961af5c89e21247824e5220
Original commit hash: b1e2723a713834c8883f44956425aa6781481058

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: d80c38b0feea043443d84fe503327855c5e03872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:27 2019 -0700 
-------------------------------------------------------------------------------- 
Bios DDR4 Sagv Gear 1 Settings do not take effect

Found missing SETUP items not copied to MrcData structure.
Copy SaGvFreq and SaGvGear variables from FspmUpd structure to MemConfig structure
in the FspUpdatePeiSaPolicyPreMem routine.

Hsd-es-id: 1409501309
Original commit date: Mon Jul 15 12:34:57 2019 -0700
Change-Id: I009211e7edc5bb21f64af6b39291c4731fd37eb3
Original commit hash: b573eb6e28da9d476e0c2dcf2525e15ca253a1ba

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 83369231a9a237e1eee901bc7aa14bfe564c65b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 15 21:47:52 2019 +0000
Original commit date: Mon Jul 15 21:47:52 2019 +0000
Original commit hash: 6e344b40f0cb289349c397be569b4ca4a51e6e1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d0b7a71b58a632140795da2b0c9eb9d1715ab4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:25 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: TGP A0 PCH: PS8 iccmax register value gets override to other value during boot flow. Value is not retained with the value programmed in iFWI

To avoid PS8 iccmax register value override IPC 0xA1 command should be sent only if FIVR Dynamic Management is disabled.

Hsd-es-id: 1409631538
Original commit date: Wed Jul 10 14:54:23 2019 -0700
Change-Id: I7f375b469c83c876b464ea26f20e5605fdaff631
Original commit hash: 5893236cddb8f2e25cfac6217b66c584d36301d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 979c81d486fdba56b520d997eab1ec92f2173fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:24 2019 -0700 
-------------------------------------------------------------------------------- 
Description: TGL Platform VR.
Solution: Updated PL4 override for TGL.

Original commit date: Tue Jun 25 15:28:45 2019 -0700
Change-Id: Iee78da15e9cec377e00dc18f38380db326df0d1b
Original commit hash: c404de32bd5a3f78cfa53782aefba2061ca5cbe8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 5a506c2e83c748cde4cd3b31d2e4deeeb3368bf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:23 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Enabling LP5 ECT.

There will be 3 commits associated to Enabling LP5 ECT on Si.
Part1 Code changes to get LP5 ECT and all the follow up training including memtest passing on Ch0
   Code Changes
        In the function MrcDriveDq7()
        In order to find DramBit 7 we need to refer to the DQ swizzle table and figure out DramBit7 corresponds which CpuBit ?
        Once we have identified that we need to consider Dq swizzle for both DqOvrData and DqOvrdModeEn. Second one was missing.

        In the same function when we exit CBT mode we need to reset DdrDqOvrdData and DdrDqOvrdModeEn back to 0.
        In normal mode these overrides are ignored but following MRC training wouldnt be able to ignore these overrides and it will mess up next training.
        These restore/resets were missing.

        Feedback mask for Lp5 was set to 0x7F because DQ7 will always be high but that will only work if Bit mapping and Byte mapping between CPU and DRAM are 1:1 i.e unswizzled.
        Changed the feedback mask to 0xFF and Increased the NumOfOnes by 1 as one of the bits in Byte0 (which is where the feedback from DRAM is received) will always be high.

        Removed the function call MrcSetWritePreamble() for LP5 ECT in EarlyCommandTrainingLpddr()
        Removed MrcBlockTrainResetToggle call in the same function for LP5 ECT
        Added MrcResetSequence at the end of the same function for LP5 ECT

        CbtPhase1 Training for 1D Cmd sweep was broken as DRAM wasn't getting into CBT mode.
        Hardcoded the SAFE values for CmdPi and CtlPi to the 2D results of ECT.
        Ca is double pumped in LP5 therefore a shift of 16 ticks for CS was either passing for CbtPhase1 or CbtPhase0.
        Separated the CsPiTable from CaPiTable for the 2D sweep. CsPiTable now shifts by 8 instead of 16. CaPiTable for the 2D shifts by 16 and for 1D Cmd sweep th step size is 8.

Part2 Lp5 ECT enabled for all channels
Part3 Architecture change in the algorithm Proposal
        Remove the SAFE Pi values from 2D CS/CMD sweep. We send MR commands using the Pi values in the Cs and CaPiTable for 2D Cs/Cmd sweep.
        1D CmdSweep will use the Pi values from the host structure which are updated after the 2D CS/CMD sweep, to send MR commands.

Original commit date: Wed Jul 3 11:11:01 2019 -0700
Change-Id: I0e0d4e323abfafd993d3e454bc5a72fa2df883dc
Original commit hash: 808a6d475f0f6beb1a424c3f3cebad5caa93f74e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 88a12ae52fca20e423e88bfcc0113ea22406c8f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:21 2019 -0700 
-------------------------------------------------------------------------------- 
Package/Module:[TGL][MRC] SAFE value for the field DefDrvEnLow in register CCCClkControls should be 2 for LP5

MAS 115 had no tech specific distinction for SAFE value of the above mentioned field. But SV found that the Safe value for LP5 needs to be 2.
PHY team confirmed that there is CA2CS PDX issue. Therefore LP5 should be always set to Return to Termination.

Original commit date: Mon Jul 15 12:02:16 2019 -0700
Change-Id: I442b7bee81dce376d96747e59ccfd62dea55583c
Original commit hash: ae9d764497ac73dac12822bbfd33ffb3ccbdcfb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d0498f7698fe2e271485313fcd8ccf66804eaaba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:10 2019 -0700 
-------------------------------------------------------------------------------- 
Description: PCH PCIe config block to use common config block.
Impacted Platform: TGL

Original commit date: Mon Jun 24 01:34:09 2019 -0700
Change-Id: I0af74ea4e58bc0d5160bbe5dfd4e9c7fe851262c
Original commit hash: c131b8eca6aa473545b4162a30d697a87053a246

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: c4962f0f98580b141e951c0650663a04f7e2367c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:06 2019 -0700 
-------------------------------------------------------------------------------- 
 add HSUART I/O Address support and menu for customers to select UART training options

  1. Added policy update for Serial IO UART, the UART is not longer disabled by default
     and therefore an additional reset is not initiatiated during boot
  2. Removed not used file ServerSiliconPkg/Pch/SouthClusterCdf/Include/Register/PchRegsHsuartEbg.h
  3. Brought back configuring Serial IO UART at boot and S3 resume
  4. Brought back Serial IO UART ACPI support
  5. Adjusted HSUART PCH menu options number to the actual SerialIO UART count

Hsd-es-id: 1807980183, 1507285657
Original commit date: Wed Jul 3 16:58:26 2019 +0200
Change-Id: Ief46ba16704f0739e93d31a80a889542a840172f
Original commit hash: f5fe48711813760d1e855889172c89bb8fabdb1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf

================================================================================ 
Commit: 6ace700e7c5e0b1d64401d9510d5f5b8e977a32f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 11:20:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Jul 15 01:28:19 2019 -0700
Original commit date: Mon Jul 15 01:28:19 2019 -0700
Original commit hash: 91347048066b72ed7c1dc2b72b8f8f9ff42938b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fda691d5257e1b743b124568d4dfa231ea149b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Change BIOS ID

Change BIOSID.env

Hsd-es-id: none
Original commit date: Mon Jul 15 14:49:11 2019 +0800
Change-Id: I5e2aa896070f2a872e326d198ec1eae45e02bd38
Original commit hash: 65a3bb14e571e906d6619e800ca17fd94555cb33

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ee05b646ed2dff76b8096fdcf679a008fd782ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:51 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [ICL][CML][TGL] FSPM API mode is missing SerialIo Uart Debug configuration update from DebugConfigData Hob.

Serial messages are missing in FSP because PcdDebugInterfaceFlags is not updated.

Hsd-es-id: 1409540313
Original commit date: Thu Jul 11 11:35:02 2019 -0700
Change-Id: I8b8d50f21ddf4d33b20c0ec2dabc6a0e5958e8ef
Original commit hash: 8a0c77e8ce1fdb1cab2917115f045d38b3c2c99e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: 8e3ae1c12d051b4262594eb5b102dacecba79425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Jul 14 01:28:10 2019 -0700
Original commit date: Sun Jul 14 01:28:10 2019 -0700
Original commit hash: bd5be5769c6da1ddffc5789828ecda6cc0151dbf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4888ed550700621bfbe79504aed48f5d2e6c53ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP] Fix EDK2 XCode build error after update TGL Y board code with PCH-IO->PCIE L1 substate workaround addition

Fix EDK Xcode build error after cbb61d54a6ffb29bf7aecfe26b2eda4921d0a036

Hsd-es-id: 1409511135, 2207987978

Original commit date: Fri Jul 12 21:19:27 2019 -0700
Change-Id: I7fb355f6b310df5197dfe7331b1eb9c1bbd08274
Original commit hash: 270485ea4564ee4d443da1068d6a860d09de4e37

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 768d6f4362837c4497791ec8c7aae9c512ee1899 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jul 12 18:06:12 2019 -0700
Original commit date: Fri Jul 12 18:06:12 2019 -0700
Original commit hash: 79c6cbc4e21ed0c2d5371c1f0308f5533133d5bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c9cf986d1103d42c51a9aff2ac9c0bba6d959f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP] Update TGL Y board code with PCH-IO->PCIE L1 substate workaround addition

TGL Y board code must include the dynamic patch for L1ss workaround.
This was done in U Board but did not get ported over to Y board code

Hsd-es-id: 1409511135, 2207987978

Original commit date: Fri Jul 12 16:45:13 2019 -0700
Change-Id: Ifd65e755b9eac102499ee1e8477f97a25ee5fd24
Original commit hash: 88a5f3a9d97c68ddf3bc20f9a78d56e7c9fbf339

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 35895e81d2d7ffbd0cf9fb44f1cdae2aba255274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:34 2019 -0700 
-------------------------------------------------------------------------------- 
Remove RKL changes from TGL

Revert changes from RKL C1S initial setup and RocketLake MinPlat SetupRKL C1S initial setup and RocketLake MinPlat Setup (SHA ID: 6c4edfaf97f6f93aca756d387a763eb9c4cc5a06)

Hsd-es-id: N/A

Original commit date: Tue Jul 9 15:08:22 2019 -0700
Change-Id: I5c960f454466dd0b1b6418e80250682b587cb34a
Original commit hash: 4b1c5a8af7b86662ae5a3fb53c5b8e7693f9ee67

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgBoards.dsc
TigerLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 9ec9654861edc18e8b25fe7bd0d249bfc2ee0daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PO]  BAT1 is missing in Intel Dynamic Tuning->ESIF
 components.
TgL BIOS is not showing ACPI dev node for battery Pmax
 parmeters (INT3532)

Adding the Battery Participant based on changes in the ICL Branch.

Hsd-es-id: 2207831688
Original commit date: Tue Jul 2 15:07:28 2019 -0700
Change-Id: I50f3dee013b4028740721ad263b0cd238a162b5b
Original commit hash: 9b9bb79d16b3ce5e632ac3e30bfd769b3b89e41d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 35849c34f7f7fda640be61d4c3c60d93b4fd9fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:31 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Code sync for TGL.

Original commit date: Tue Jul 2 16:01:18 2019 -0700
Change-Id: I4f478ff645b2d657fd5659d6743cf7d3e3f6cec1
Original commit hash: 703739d981d31331950baccd20fce620a9f70a4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc

================================================================================ 
Commit: 8e0cb1dd960e03b3a177c797e4f30145468d4ea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y] [A2] [PO] [LP4] Default S0ix BIOS options on TGL-Y LPDDR4x are not matching with PO Exit PM Recipe

Updated config patch table for TGL-Y to support SX cycles

Hsd-es-id: 2207962188

Original commit date: Thu Jul 11 10:07:50 2019 -0700
Change-Id: I7a4decc2f72c314e374feee6e6adeeb6d358adc3
Original commit hash: 56760d851e8c320608cc772fd490958c03cb62e8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: e8efc1dd51b611469d384b47460d67eeeb82ef83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:23 2019 -0700 
-------------------------------------------------------------------------------- 
PchSmiDispatcher library should be taken from C1S

It is a part of the requirement -  Integrated NIC shall not be programmed for CDF and enabled for EBG:
2. Check if for Sx SMI handler the call to PchLanSxCallback() in PchInitSmm driver function PchSxHandler() exists for EBG
It was called from server library and was changed to be called from client library. In order to do it the client-server PchSmiDispatcher library convergence had to be done.

Hsd-es-id: 1807949027
Original commit date: Wed Jun 19 10:44:43 2019 +0200
Change-Id: I6eb5cd6981050155dc4b24a32edb37967b8751b3
Original commit hash: 230c0d2afead8a71a27200215cbee5910e13f113

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelper.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperServer.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmSx.c

================================================================================ 
Commit: 976191a939428a8e7a472ede786ca548bcc51d7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:19 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Fri Jul 12 01:06:03 2019 -0700
Original commit date: Fri Jul 12 01:06:03 2019 -0700
Original commit hash: 3cf3a46e6e7c784d47ff797291fe28038c9b54f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h

================================================================================ 
Commit: d00994f8499298b7323cd9df0d8f684918ab5149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jul 12 00:22:18 2019 -0700
Original commit date: Fri Jul 12 00:22:18 2019 -0700
Original commit hash: d9a6b279ec75f736195ba5ae121133427e9289d6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 57a6596a078d591136731422a8c8a1ef7e19ba77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:17 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 12 06:59:51 2019 +0000
Original commit date: Fri Jul 12 06:59:51 2019 +0000
Original commit hash: cbacc11793a2fc623004e5d5f40a8185daccfe70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1b5722b18923a273755931547e0919eb21dae6a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:15 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: Moving display related function from PeiGraphicsLib to PeiDisplayLib

The Graphics lib contain functionality related display for eg. CdClock initialzation, programming display powerwell and intializing display audio. The change is to make them part of display library.

Hsd-es-id: <HSD-ES bug id>
Original commit date: Mon Jul 8 18:13:29 2019 +0530
Change-Id: I36cb26e293c135613e2049ac437d1e7bb9505de9
Original commit hash: 9eca2fc220a3b0a6839f13ae53e8caf05d76e9ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 8b1c8d57e84df7be7162fa7937dd8303e247ac64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:10 2019 -0700 
-------------------------------------------------------------------------------- 
CNVi RF_RESET/CLKREQ pin muxing selection is malfunction.

This failure is related to commit a4a2062772708a8408d09a5db7bf4f4581e98c0f for #1408832825 that fix the ordering issue for GPPC_C and GPPC_F, but the corresponding pin muxing macro are missed to update.
Fixed by updating value of macro GPIO_VER2_LP_MUXING_*_C* and GPIO_VER2_LP_MUXING_*_F*, GPPC_F4 and GPPC_F5 are configured as expected.

Hsd-es-id: 2207784401
Original commit date: Thu Jul 11 12:16:09 2019 +0800
Change-Id: Iea28e8477d252d9a651b456ec51f767dabcd20c4
Original commit hash: 4f9d9917d5851f6ad0b5211873fab82173267c70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: d470b07843918798afa384bcda4ac51b975639fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:08 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Bios Setting Not Disabling Crashlog Feature.
Solution: Fix the CrashLog is not disabled correctly.
Impacted Platform: TGL

Original commit date: Thu Jul 4 22:43:45 2019 +0800
Change-Id: If8a471dfbc4f6edea7979aed1574c830ba6fa98f
Original commit hash: 80fc3fcf9b72559d59a339d36de0232114c69404

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a1fbcb99430f39dffbbc3141b66bfc8fda0ca7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:29:06 2019 -0700 
-------------------------------------------------------------------------------- 
Move TraceHub library from BpCommonPkg to ClientOneSiliconPkg

Update client platform to consume TraceHub from ClientOneSiliconPkg
But, CometLakePlatSamplePkg doesn't consume ClientOneSiliconPkg. So,
add another copy TraceHub library into ClientSiliconPkg. After
CometLakePlatSamplePkg is branch out, ClientSiliconPkg will be branch out.
Then, there is no duplicated TraceHub library.

Hsd-es-id: 1507301748
Original commit date: Wed Jul 3 22:50:51 2019 +0800
Change-Id: Ib25640951debfe7ec536658fc0fcedc01477dbdd
Original commit hash: 5a8420a5d2c783e8ba5dba350a528305facfabad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/SiPkg.dec.template
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientSiliconPkg/Include/Library/TraceHubHookLib.h
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf

================================================================================ 
Commit: ead88cd0c542982f313724310bededb0e98048d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:57 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Update tools location after they are moved to ClientCommonPkg

Hsd-es-id: none
Original commit date: Tue Jul 2 23:18:03 2019 +0800
Change-Id: I07abdc8988193ee6cfcd5d689dca8e5a4cc7faa4
Original commit hash: 697f63be4d8585c3093edae1ccda4a8510bcc87d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BuildPlatTools.sh

================================================================================ 
Commit: f197c1f49c29ce6109c65e968f0486bffcd4e76d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:55 2019 -0700 
-------------------------------------------------------------------------------- 
SUT is not Entering to PSON with WIFI  Harison Peak card Connected

BIOS doesn't disable PEP for I2C5 properly.

Hsd-es-id: 1607435214
Original commit date: Thu Jul 11 16:36:30 2019 +0800
Change-Id: Ic434d1c6a17c395351ecc97ab315db12bc544b5c
Original commit hash: afa6da2c51ae042ecb74cadb4c70411d0d976cb1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 36b811462d6671f488347aaa0a99316a423c8099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:52 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Enable Boot-time Zero Memory (BZM) and Implement BZM ACPI table.

Original commit date: Wed Apr 10 10:38:22 2019 -0700
Change-Id: Icead505f883a7347c039dfe6eb6d8fdfd179ebc8
Original commit hash: 53a0e978ebb3aa6aca1591be231bf99e631a4ef5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/TglCpu/Dxe.dsc
ClientOneSiliconPkg/Include/ConfigBlock/TwoLm/TwoLmConfig.h
ClientOneSiliconPkg/Include/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nfit/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nfit/Dxe/NfitDxe.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5f571c598c68d7673e4c11dd4f556d120773e8ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:45 2019 -0700 
-------------------------------------------------------------------------------- 
[Part8] DPTF BIOS Dependency Reduction

Removed IDSP. Added DPTF GUID. Supporting additional capability bits

Hsd-es-id: 2206899817
Original commit date: Tue Jun 25 13:30:10 2019 -0700
Change-Id: I8ec1ce0b12b040f0985edb1f707adc41734136e4
Original commit hash: 24df98d3ff4a318fc6d72682d2a8a8f0bb3e79f4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: a15367005bc29d2de31a35d5a502ebfc5b600cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Jul 11 01:31:53 2019 -0700
Original commit date: Thu Jul 11 01:31:53 2019 -0700
Original commit hash: f9fa4b8ad1103a6a1316219b06124699fb361757

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 498fcc3d018b6153b92a49bf8c4274d2ededb030 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:28 2019 -0700 
-------------------------------------------------------------------------------- 
Rework Get/Set Rule messages

Expand the support for AMT Feature Rule Types:
Rule IDs for Get/Set Rule shall no longer be hardcoded. Introduce
macro that allows to combine RuleTypeId and FeatureId in order to
determine the right Rule Id

Original commit date: Fri Jun 14 14:50:13 2019 +0200
Change-Id: I3e35715c8a7013a70acf4293b1358b57759ed18a
Original commit hash: b84f19bdcc482d4899e817780395ec928e379063

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
TigerLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: cadf46ebd0cc38d03537c127a7876a55ab645a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Jul 11 01:00:15 2019 -0700
Original commit date: Thu Jul 11 01:00:15 2019 -0700
Original commit hash: acdb799bdecfc0ec98ebabb3f917ee28368a490d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae8942b4b14cf0b6b4683d3e045b9ce66dbf9962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:23 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Some IPClean changes needed for Server IPClean
Impacted Platform: TGL

Original commit date: Wed Jun 26 11:52:01 2019 +0200
Change-Id: I2f0502bb728c70cd922d9e74cac3a3c83df53b56
Original commit hash: e7800a210955e8666f58de127ccfcf12ac6b2e6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi14.c

================================================================================ 
Commit: f288c6660aa431c98366f8683dfe46c56b9a5551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:21 2019 -0700 
-------------------------------------------------------------------------------- 
TGL: FSP 2.1 - EFI_PEI_GRAPHICS_DEVICE_INFO_HOB should be reported by FSP

FSP spec 2.1 added this requirement to produce
GraphicsDeviceInfoHob.

Hsd-es-id: 1607385747
Original commit date: Mon Jul 1 15:46:48 2019 +0800
Change-Id: I8ec073ebe106638d528a9df0462b88db0cac6d53
Original commit hash: e6bebd4b33627b73627a8046e8280537ecbcbde8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf

================================================================================ 
Commit: cb33aca844845637aeaf23c2ea2adf187841afe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:18 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 11 03:51:01 2019 +0000
Original commit date: Thu Jul 11 03:51:01 2019 +0000
Original commit hash: d8af2f33bcba511de45681f8a2f8539227fc3e0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b59873c0dc6b862228ee219d5a2c91332a0b4d75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Move GOP Config driver function call and related code from PlatformPkg\Board to BoardPkg folder

Hsd-es-id: 1607441826
Original commit date: Mon Jul 8 09:19:07 2019 +0530
Change-Id: I2d37f029b033671d9fb0f538e158a57b8f431af3
Original commit hash: 1f604722304be3b74a1b9ff8960ef6188e0d7a13

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Board/DxeBoardInit.dsc
TigerLakePlatSamplePkg/Board/Include/BaseBoardFunction.h
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/BaseFuncLib.inf
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/Gop.c
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInitPreMem.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Board/PeiBoardInit.dsc

================================================================================ 
Commit: d41cd0e486599d4ac70060f34024eda2f28c59c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:09 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL A2 PO] MCA PKGC_WATCHDOG_HANG_C0_C2 with CATerr observed on S0ix config (during WR, S5), and on Sx config (during S3, S5)

BIOS programming is changing cppmfalignctl_1.mincxsafa which is not supposed to touch based on register mask in BWG

Hsd-es-id: 1409623030
Original commit date: Tue Jul 9 17:49:35 2019 -0700
Change-Id: I479f2be2ead3e78692f83931c3fe6e8e403a0a19
Original commit hash: 0beaf802c6dcf7e5778a46df479b9762a2691221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 7dd47e92ca9640aff6c7f8601c7c1aa09d6f4e25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:08 2019 -0700 
-------------------------------------------------------------------------------- 
Description: CPU ID needs to be read before MRC_INITIALIZATION_START
Solution: Fixed issue where MrcWriteCr is called prior to initilization of the CPU stepping variables.

Original commit date: Mon Jul 8 17:13:25 2019 -0700
Change-Id: I2c5c2de38781a711a15fc68109ede94e150ba691
Original commit hash: 694602dee99b6950340e6345adf51d3a810cda52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 12d9634e82b10b273f3fdc06b1f40c3adb65a46b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:28:04 2019 -0700 
-------------------------------------------------------------------------------- 
Description: SUT hang at Postcode 000F and get an assert error.
Solution: Correction for TGL boot failure.
Impacted Platform: TGL

Original commit date: Tue Jul 9 10:24:56 2019 -0700
Change-Id: If2f426dfa8825f23d538058976f36c42acfe0a69
Original commit hash: 1323dc66dc7fc8f552f4a21490c5636a6ba1ae84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: a5c3919fca1d99f6f0f066744fa22878a4d1f821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:57 2019 -0700 
-------------------------------------------------------------------------------- 
Update ICP/JSL PM_SYNC programming to latest BWG recommendation

ICL/JSL PM_SYNC programming was out of sync with latest ICL
codebase and was aligned to old CNL flow instead. This commit
aligns clock wake indications programming to latests BWG recommendation.
The only change with respect to ICL codebase is removal of virtual wire
indication programming since virtual wire indications are not supported
as stated by criff.

Hsd-es-id: 1807843630
Original commit date: Tue Jul 2 14:12:07 2019 +0200
Change-Id: Idaaa7ca7ee2a8fe9068f5b7ae2da9b9dbe9667e1
Original commit hash: 564d0333b090636bfbe7a9ec511c22655cdf8eb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c

================================================================================ 
Commit: 80a4c0ec8ea0c9965d40e9477368359edd1baf2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:56 2019 -0700 
-------------------------------------------------------------------------------- 
Split UsbInitLib into Host controller initialization and device controller initialization

This modularity will allow for more refined picking of which code will be used.
In example server PCHs do not have device controller hence device controller related code
is not needed there.

Original commit date: Tue Jul 2 10:13:32 2019 +0200
Change-Id: I965766d7b2ec0c6e25623c0a98c1f37fb0eb364f
Original commit hash: ce98e023fc186c1eeeac51f7c0abf1ec0cb26acf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: d3066d2fad1e2a721a3e56bb01a878b5c1c520b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:54 2019 -0700 
-------------------------------------------------------------------------------- 
Remove virtual wire indications from PM_SYNC configuration

All of the registers used to configure PM_SYNC indications
document virtual wire related bits as deprecated so the
programming of those bits have been removed. This is
also a part of the PMC BWG 0.67 updated programming.
NOTE: BWG still recommends to set SLOW_RING_CFindication
for snooped transactions from virtual wire and SLOW_RING
and SA indications for clock wake from virtual wire even
though those fields are deprecated in register description.
This is believed to be a mistake in BWG and this commit
removes enabling those indications as well.

Hsd-es-id: 1807843630
Original commit date: Wed Jun 19 14:33:01 2019 +0200
Change-Id: Ia04b9d5e9b98f8208f2b081e0c9aa258852166fc
Original commit hash: 4b6571b1fcfc7ce326b7946cd86f9081178049c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: bad630123ba021344013466c1ed9500f545b40c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jul 10 01:28:06 2019 -0700
Original commit date: Wed Jul 10 01:28:06 2019 -0700
Original commit hash: d400509d1d10a4b0d1813c7c29021a9bcd608b64

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b1958281aad7e7c1f4b079531b3cf2b275539fd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:50 2019 -0700 
-------------------------------------------------------------------------------- 
TGL[VP][Daily CI] AND [A0] [Silicon]: Unknown Device Yellow bang observed for both consumer and corporate builds in bios v2203_00_135[Pre-Alpha Blocker][TGL AO PO]

Remove codec select override setting.

Hsd-es-id: 1607271114
Original commit date: Wed Jul 3 13:50:16 2019 +0800
Change-Id: I55e3d32b70e42182c8f8cf2bfef60fceaceb34cd
Original commit hash: 571d61c7fce0ae75c61748ba1cc087bb1620d0ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 8ac03584941de47ddd721204a2ccf851eea3933c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:45 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 10 06:01:15 2019 +0000
Original commit date: Wed Jul 10 06:01:15 2019 +0000
Original commit hash: 8686dd0e6547fc31132020467f9906dcb236e950

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8423e9f78602533a9308a7ce539eee8bcb176a8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jul 9 21:24:10 2019 -0700
Original commit date: Tue Jul 9 21:24:10 2019 -0700
Original commit hash: e7413a8a9a80f6f24287d3deee7732b81b95bbb5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8ee43e4fbb3df68f0107cea5cfa636476935b12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:38 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Delete the ClientOneSiliconPkg\Override folder

There is an override under ClientOneSiliconPkg\Override folder: SIPO-TGL-0001,
and the solution has been taken in Edk2Platforms\Silicon\Intel\IntelSiliconPkg,
we don't need SIPO-TGL-0001 anymore.

Hsd-es-id: 1507297040
Original commit date: Tue Jul 9 17:22:24 2019 +0800
Change-Id: Ic75b96ef7ecbed58559170157c0ba1b8f519213b
Original commit hash: 69b74df43c4ba6494ad3a3877213b957bfb01f92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Override/DoxygenSiOverride.h
ClientOneSiliconPkg/Override/IntelSiliconPkg/Include/IndustryStandard/IgdOpRegion.h
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 249c7437d2be43442958d9b7c2e5ac9ea166de30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:37 2019 -0700 
-------------------------------------------------------------------------------- 
Fix TGL Y PcdSaDisplayConfigTable not set properly issue

Rework required after 525966301cec4d36c5faed9ee27d193c7504f9d6.
After GOP config change, the board ID check missed TGL Y CRB ID.
this lead to non functional eDP panel

Hsd-es-id: 1607288928
Original commit date: Tue Jul 9 19:57:11 2019 -0700
Change-Id: If311ea2c0cdc0f390b1ba21f116adf1b7e16a178
Original commit hash: 801c4ae2d7725025e7ee4587fd06d68f7d5d8346

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: f7ed32d7a0533096426f895cb8de9afa56881869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:34 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC]- Return Memory Size from SPI's SPD values

Changes:
*Read SPD values from SPI to determine the memory size
*Read memory population from SPI

Original commit date: Wed Mar 13 20:11:54 2019 -0700
Change-Id: I53eae9956030a22a9cb503b394acd5ffd7946ee5
Original commit hash: bd0c942bb1f2ee3131d98b2edeffad04cab60599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 17b36f9c563e77d1f515007b2f5d023ff9fa82fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:29 2019 -0700 
-------------------------------------------------------------------------------- 
Description: SINIT update through ACPI dummy device
Solution: A dummy ACPI device will exposed to Win dows in case of TXT enabled, that  will
allow Windows driver to load or update SINIT ACM

Original commit date: Tue Mar 26 23:04:23 2019 -0700
Change-Id: Idaa108325b135cc161467967dab3f7621f286088
Original commit hash: 9d6717e5ff2df7ff04d233257601861ac089912a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/TxtNvsUpdate.c

================================================================================ 
Commit: b754e1a34da3e8455b0dbce079886f0a0fd418be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:27 2019 -0700 
-------------------------------------------------------------------------------- 
Increment bios version to 2282

Hsd-es-id: NA
Original commit date: Tue Jul 9 16:08:10 2019 -0700
Change-Id: I55811b42bb8cc7884fcf97ac670a7f7e1c95afd4
Original commit hash: 32483892f469c15eeec7e4917767794d3d21470f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1350f4472f472e8d0702a88dafc3df24c55906b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 9 22:54:16 2019 +0000
Original commit date: Tue Jul 9 22:54:16 2019 +0000
Original commit hash: c7bef96f03ca626672a2927dfb413f6de35336d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e51f0d88cadd864281a4f715f478b1e71d8545f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:24 2019 -0700 
-------------------------------------------------------------------------------- 
Description: [TGL][MRC] 2R LP4x doesn't work with RxVref training
Solution: Change the lpddr4 ColSizeBits in SetupIOTestBasicVA from 6 to 5. 
The decrease is needed for the x16 channels on TGL.

Original commit date: Tue Jul 9 11:46:41 2019 -0700
Change-Id: I6a208b4232df161ea2f1f73a63fb6050cdf9a435
Original commit hash: 55789748eb214f27903e9ceb73b012ef1f655649

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c0afe6eb4ef78761551e761a318c463575f5f381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL Y LP4x][PO] Boot Recipe - workarounds needed to boot Y LP4
 URL: https://hsdes.intel.com/appstore/article/#/1409605696

*revert C-State & Turbo Mode options to default.
 WA no longer needed with ucode patch 0x1A

Hsd-es-id: 1409605696
Original commit date: Tue Jul 9 13:26:49 2019 -0700
Change-Id: I9060213424ffa64a18148f3aa13edb01d8290b41
Original commit hash: e7340f82e34db910555cfb020068d0e510fda425

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: dba762da1d51e39af73fffaa932044317e5eb1e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:22 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Finalize Generic FSM for SAGV operation with LPDDR5

Issue:
  LPDDR5 has a new FSM to send JEDEC Init sequence which requires unique configuration to enable SAGV flows.

  MRC should implement the code to finalize the MR order and value of the FSM before saving the SAGV point.

Changes:
  Repurposed MRC_CHIP_CONFIG_DEBUG to MRC_MC_IP_DEBUG to be a debug wrapper around MC IP Chip code.
  Added new function to finalize the MR sequence: MrcFinalizeMrSeq().
  Added FspWrToggle and FspOpToggle to MRC_GEN_MRS_FSM_MR_TYPE.
  Implemented interface to get MR sequence and delay per command which hides DRAM Type specific code.
  Added debugging code which will print out the register configuration of Generic MRS FSM.
  Updated FllStaticCfg1.VSUPPLY_CFG to always be 1 based on lab data.
  Corrected WCK PreStatic based on LPDDR5 spec.
  Updated code that initializes Generic FSM array to not waste CR space for x16 LPDDR5 devices.

Original commit date: Mon Jun 10 17:50:35 2019 -0700
Change-Id: I880fe69f59626247cc8d2e3c4a06049e7a9f2ee3
Original commit hash: e9b75caac6932ff358195bc4b428509a0186f74d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1c6d28b06ff1310b639f24c143fe88af6ff8142b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:13 2019 -0700 
-------------------------------------------------------------------------------- 
Remove UniTool from BpCommonPkg and change its dependency

UniTool has been moved to edk2-platforms. So remove it from BpCommonPkg
and change its dependency in client platforms.

Hsd-es-id: None
Original commit date: Thu Jun 27 09:59:34 2019 +0800
Change-Id: I42932725e91be0ac795d08aeb458ff29619f1172
Original commit hash: 8404cc21af57af9aaeb67b60ae4dd5abe38bdbdb

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/UniTool/README.txt
BpCommonPkg/Tools/UniTool/UniTool.exe
BpCommonPkg/Tools/UniTool/UniTool.py
BpCommonPkg/Tools/UniTool/bz2.pyd
BpCommonPkg/Tools/UniTool/python27.dll
BpCommonPkg/Tools/UniTool/runit.cmd
BpCommonPkg/Tools/UniTool/unicodedata.pyd
TigerLakePlatSamplePkg/Tools/UniTool/UniTool.bat
TigerLakePlatSamplePkg/Tools/UniTool/UniTool.sh

================================================================================ 
Commit: 5bed2b36adf143c514fb402716862b2e841f5f20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:12 2019 -0700 
-------------------------------------------------------------------------------- 
Remove GenBiosId from BpCommonPkg and change its dependency

GenBiosId has been moved to edk2-platforms. So remove it from BpCommonPkg
and change its dependency.

Hsd-es-id: None
Original commit date: Tue Jun 25 14:16:08 2019 +0800
Change-Id: I511a8a5f5f3618cf2b8dba5e13eea6fd3b867e79
Original commit hash: af41cf765297ea9ed1113636a3c7f34dcd3ebee4

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/GNUmakefile
BpCommonPkg/Tools/GenBiosId/BIOS_Revision_Identification_Specification2_0.pdf
BpCommonPkg/Tools/GenBiosId/BiosId.env
BpCommonPkg/Tools/GenBiosId/GNUmakefile
BpCommonPkg/Tools/GenBiosId/GenBiosId.c
BpCommonPkg/Tools/GenBiosId/GenBiosId.exe
BpCommonPkg/Tools/GenBiosId/GenBiosId.h
BpCommonPkg/Tools/GenBiosId/HowTo.txt
BpCommonPkg/Tools/GenBiosId/Makefile
BpCommonPkg/Tools/Makefile
TigerLakeBoardPkg/BuildPlatTools.sh
TigerLakeBoardPkg/PreBuild.sh
TigerLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: 7adecfcb85d6c85935582045f9bc04732a80cc34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jul 9 01:29:07 2019 -0700
Original commit date: Tue Jul 9 01:29:07 2019 -0700
Original commit hash: 96de72f58d7f738e315b1ac1f6eb81f5ce53f0f5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a00ae5496d082e6e4fb4d544d01a3551b7187792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:05 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Fixed bios boot issue for JasperLake.

Hsd-es-id: NA

Original commit date: Wed Jul 3 16:38:41 2019 +0530
Change-Id: Ifbffe4bbfb5369981719e7b04e1943c34cc80175
Original commit hash: 734a4e33949c28e97b06805dbfc82606245fbe3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: df6f4667173772d5b9d345bd399a4ba0ec80af37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]With the disable root port1, there is no way to recover it again except clear CMOS

Hsd-es-id:1607396378

Original commit date: Thu Jun 27 11:32:16 2019 +0530
Change-Id: I6a013a3819247553957fe006ec746dd740ed1a68
Original commit hash: d8893deb00fd8434f5b10e6c17b0b0dbd8b0ae62

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/OemSetup.h

================================================================================ 
Commit: 81a92bc4b93f5a72e304cc7f9badc584c8e183bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:02 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 9 03:42:00 2019 +0000
Original commit date: Tue Jul 9 03:42:00 2019 +0000
Original commit hash: b7f6ec606b0ad12f99d30c2a69b118a394ed506c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 782d5c322f571b1ed8798221b0b8b2ebe062dfce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:27:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 8 20:05:04 2019 -0700
Original commit date: Mon Jul 8 20:05:04 2019 -0700
Original commit hash: cc4ac92c4e8dc47ed5f01915df7fb1a04502c731

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56c982bfa7c7bb04579805c244cf7e2a2e9f6d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:57 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] In-Band ECC Programming

Create Setup Option for In-Band ECC
Memory Scrubbing if IBECC is in protected mode
Re-assign TOM if IBECC is in protected mode

Original commit date: Fri May 24 10:56:35 2019 +0800
Change-Id: I3547a690e14a7cbefeb921e340df572c99d30c39
Original commit hash: f4609004bfa9aa6ed343a5caa414c1a1770efdce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/Library/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1c25e13a26ab25a7247dab1b27c5fe5445d4863c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:50 2019 -0700 
-------------------------------------------------------------------------------- 
Description:[TGL][MRC](Updates) TargetNUI and OffsetNUI for Unmatched Receiver can get incorrect values to garbage value in register.

Original commit date: Tue Jul 2 13:03:05 2019 -0700
Change-Id: I42c8b0edbb501a5b7fd7ca6e7fd4ae080c33d713
Original commit hash: 1da7f1711a01cf589e8747c37207bfb7b3fbc1f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d31b5249900c6c2122ed325e31e68a5ffe4af74c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:49 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: TGL-H[VP][Daily CI]: GpioPrivateLib.c(390): Assert observed with Consumer Debug builds and  SUT is not booting to BIOS/OS - v2267_00_197

Define GPIO for PcdEcSmiGpio based on TGL H board schematics

Hsd-es-id: 1607429905
Original commit date: Wed Jul 3 10:00:24 2019 -0700
Change-Id: I0ea7beb9229963f7808ab071cb66e9c594900b34
Original commit hash: e5cb0291f9990cdeb03c6c40983c8cfaa4b0190d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5b2990d4261470d561134b5f3e8848c30515b48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL Y LP4x][PO] Boot Recipe - workarounds needed to boot Y LP4
 URL: https://hsdes.intel.com/appstore/article/#/1409605696

Hsd-es-id: 1409605696
Original commit date: Mon Jul 8 15:01:35 2019 -0700
Change-Id: If8913bfe63c9622a87ee5bdc6b7c77c7bd90ad1b
Original commit hash: 22eec1e8846c8b334487a3bdee1300f5b4abe8b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 0626d3340c6f0a32f1f669614e578f77c9404503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:45 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table" to maintain quality bar.

This reverts commit 9c9c766331cee02bfb4bef57cf887b8436d73c54.

Hsd-es-id: 1507015144
Original commit date: Mon Jul 8 12:46:07 2019 -0700
Change-Id: I1a5051262da7d6028f05daade1fe54dbcf179732
Original commit hash: 3cce3b43808dae959079fec537748c3b696ea477

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/Include/PciBusSetup.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/Include/SerialPortInfo.h
TigerLakeBoardPkg/Include/Tcg2Configuration.h
TigerLakeBoardPkg/Include/Tcg2Version.h
TigerLakeBoardPkg/Include/TimeoutInfo.h
TigerLakeBoardPkg/Include/UsbSupportSetup.h
TigerLakeBoardPkg/StructurePcd.dsc
TigerLakeBoardPkg/StructurePcd_SLE.dsc
TigerLakeBoardPkg/StructurePcd_TGLZ0.dsc
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 9055643acff0751b95dd04b1509795a6a2f72e0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:40 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL] BIOS seems to be not programming Current Values correctly  for External By Pass Mode

Use U2.14 format for v1p05 Icc and Vnn Icc.
Port from ICL

Hsd-es-id: 1409531939
Original commit date: Tue Jun 18 08:47:46 2019 -0700
Change-Id: Ie4b774ba0b424f80e1074d814d935863642db3fb
Original commit hash: 0743b013aa6be5603111caf6583e875828ffac18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c

================================================================================ 
Commit: 06f7978874933ca75f4d5871363b1b4455e8f313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:37 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: TGL Z1/A0 A0/A3: FIVR domains stays at PS9 when we enable external bypass

BIOS needs to program External Vnn Voltage Value as 420

Hsd-es-id: 1409571464
Original commit date: Thu Jun 27 10:45:40 2019 -0700
Change-Id: I1b63f584370002123b0394099e0ea9a0b4910940
Original commit hash: 964e42100f3fdfa5e3e8ec06c41c55d6f7a1afda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 431e01e3d934dc225e68b8970a5054f529164d92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] PcdOverclockEnable should be set to False by default

Found some past changes keeping PcdOverclockEnable to True.
We do not need this PCD True until desktop SKU

Hsd-es-id: https
Original commit date: Mon Jul 1 15:50:33 2019 -0700
Change-Id: Id1772d910eadf65cdf5e7a9e60648e43bb3d08a1
Original commit hash: d37b5e4b6eecba821f1f5925f6cde52088e614a8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc

================================================================================ 
Commit: d215578f38f0ca3dbb737c331205e2c5877feacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:28 2019 -0700 
-------------------------------------------------------------------------------- 
Description: Creating recurrent DisplayLib for all display initialization.

Original commit date: Tue Jun 25 15:14:06 2019 +0530
Change-Id: I466b3d1dc4a58d6e0cc7710957acb70c73932800
Original commit hash: 0542d615310782dc51b6889eca8803a8d1c524f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 48bd1ee6bd320c0771a4160f8e9b377ed6adc798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:25 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jul 3 01:24:24 2019 -0700
Original commit date: Wed Jul 3 01:24:24 2019 -0700
Original commit hash: c7f43fdcee3c7e3e333676a74b7479b88d596a23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b7c9792b838c11ad91238408923dd55863199f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jul 3 00:19:18 2019 -0700
Original commit date: Wed Jul 3 00:19:18 2019 -0700
Original commit hash: 97badc699b84d3a133a45a26e1e273fc5be9df0b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8b24b8fc87cdefa547f369bdee89a5a06855965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table.

Using Structured PCD solution to specify multiple SKU defaults

Hsd-es-id: 1507015144
Original commit date: Mon Apr 15 17:29:48 2019 +0800
Change-Id: Id207a487399be057e565affbe4ff1e23145f7c21
Original commit hash: 9c9c766331cee02bfb4bef57cf887b8436d73c54

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/Include/PciBusSetup.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Include/SerialPortInfo.h
TigerLakeBoardPkg/Include/Tcg2Configuration.h
TigerLakeBoardPkg/Include/Tcg2Version.h
TigerLakeBoardPkg/Include/TimeoutInfo.h
TigerLakeBoardPkg/Include/UsbSupportSetup.h
TigerLakeBoardPkg/StructurePcd.dsc
TigerLakeBoardPkg/StructurePcd_SLE.dsc
TigerLakeBoardPkg/StructurePcd_TGLZ0.dsc
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 6d0971e8c70ac79bfd447d6dc1951fef556d53cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:16 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Don't remove FCE, FMMT tools

Now, FCE & FMMT are added into BaseTools

Hsd-es-id: none
Original commit date: Tue Jul 2 23:18:54 2019 +0800
Change-Id: I6a8c6795067c116808ec9baba19f671adb02c774
Original commit hash: db31a5efc1af6bfc2c70a023176c0e0f80a5cc8f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: a22c06f2926112cdd3681f9138bb71976293da6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] The GPIO Tier1 map is set incorrectly  for TGL-H

Defines for GPE0 in file ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
are now coherent with spec.

Hsd-es-id: 1807445051
Original commit date: Fri May 24 16:25:47 2019 +0200
Change-Id: Ida6e46097be5c6a993c615abbb975f42f1018569
Original commit hash: 78c10f63a36632b18ead182c1096daa830604734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h

================================================================================ 
Commit: 6a11ef9aa3fa5380d0c4deacbdbf739e5c5c9ea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:13 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 3 02:42:39 2019 +0000
Original commit date: Wed Jul 3 02:42:39 2019 +0000
Original commit hash: 52459f653545301d3cdc423a1629f4e3b02e1914

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cab34a22fd8dd4e41c9afbf280016c715ee6c276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:07 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 3 00:16:18 2019 +0000
Original commit date: Wed Jul 3 00:16:18 2019 +0000
Original commit hash: efeef3a2513c795130e6bed91e1f26de0513e438

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f76241b7cb36308e936c748482a4475ce2e5ef84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:26:06 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Duplicate and nonused GUIDs clean up.

Remove duplicate and unused GUIDs.

Hsd-es-id: 2207516165
Original commit date: Mon Jun 24 11:07:32 2019 -0700
Change-Id: I92a30b25746d4b41a699c1e7d093eb4b97148b53
Original commit hash: 65e7f603d268e16ce35a2eb2b9faf352b5fe5b69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.inf
TigerLakeBoardPkg/Include/Protocol/PlatformNvsArea.h
TigerLakeOpenBoardPkg/Include/Protocol/PlatformNvsArea.h
TigerLakeOpenBoardPkg/OpenBoardPkg.dec
TigerLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
TigerLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.inf
TigerLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
TigerLakePlatSamplePkg/Features/Sata/IntelUefiRaidDiskInfo/IntelUefiRaidDiskInfo.inf
TigerLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
TigerLakePlatSamplePkg/Include/Guid/WifiConnectionManagerConfigHii.h
TigerLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1c49c5f7f102deffeb881ed3d8bcedfa21940c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:50 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 2 16:58:21 2019 +0000
Original commit date: Tue Jul 2 16:58:21 2019 +0000
Original commit hash: bad5f4e909d8d08bc7dafd60dd55e4ad4e534743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c598b73cbbdaf9e28351962603427cf2acf04220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:49 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Duty Cycle Correction Initialization

DCC Initialization - Prior to JEDEC Init.
 Rise/Fall for DQS and Clock Determine
 DCCStepSize for Data and CCC
 PBD codes
 CB Optimization
 DQ Hardware LUT

DCC Initialization - Prior to ECT
 3 DCC Comp Cycles on CccFsm

Wrapped DCC enable bit with NewFeatureEnable1 knob

Original commit date: Tue May 28 20:33:19 2019 -0700
Change-Id: I2ea3db129408198bef9db03a929e5e81d4dd4b93
Original commit hash: 354ab31505627c6be5c75214b78083c60091a910

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6b749e38f4a7290d85acd0bfd0817d6c4e2505b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:45 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGP-A3] [TGL-A0, A2][PO] Not able to achieve S0ix with ww23_4 IFWI and Audio Enabled

Update HDA register programming based on spec

Hsd-es-id: 2207840743
Original commit date: Wed Jun 26 17:35:38 2019 -0700
Change-Id: Ia83e948b8a67bd4b2c9c42ec1eb4f537b95165bd
Original commit hash: cd11bf08b174211c97d8eb28bea4dae9fcf5f7cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 9525626b6c82bb1445607132f248997cd2b23b53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:42 2019 -0700 
-------------------------------------------------------------------------------- 
Refactor PM_SYNC configuration

Centralized PM_SYNC configuration that we do during PMC
init flow in PEI. All register programming connected with
PM_SYNC config except for PM_SYNC config lock has been
moved to new function called PmcConfigurePmSyncMessaging.
We have also added comments explaining the purpose of each
programming.

Hsd-es-id: 1807843630
Original commit date: Fri Jun 7 13:24:53 2019 +0200
Change-Id: Ifef399351ad69d14470e2d4b1dd4ebaa55e5078d
Original commit hash: 32159a1ac7e9ae38cb9c7ddeff9c2f65bea7be6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 29c6b5e483a4532e50964950bb000efee284ceff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:39 2019 -0700 
-------------------------------------------------------------------------------- 
Integrated NIC shall not be programmed for CDF and enabled for EBG

After Ebg switched to tgl codebase the requirement points were verified:
Add configuring Gbe in PChIint in PeiPchInitLib. The Gbe programming should depend on Gbe function is enabled through STPG_FUSE_SS_DIS_RD_2.GBE_FUSE_SS_DIS.  It's done by PmcIsGbeSupported () in PmcPrivateLib.
Check if for Sx SMI handler the call to PchLanSxCallback()  in PchInitSmm driver function PchSxHandler() exists for EBG - it is called from server library. Created separate bugeco to switch to client library.
The PchGbeLib.c in PeiDxeSmmPchGbeLib library and PeiGbeInitLib.c in PeiGbeInitLib library should be checked and if needed updated for EBG chipset for the case there is Gbe function  present and if it isn't present.

And the FIA GBE support was added:
For EBG FIA this shall be updated as well to the Lane numbers that can be assigned to GbE. Check code in PchFiaGetSataLaneNum () and PchFiaGetGbePortNumber () in PchFiaLib*.c - there should be bifurcation dependency added when pcie will be moved to CS1

Hsd-es-id: 1807948720
Original commit date: Mon Jun 17 17:13:57 2019 +0200
Change-Id: Icdd8622c7aa7d1ca479e8ae9a41574ea2d362cad
Original commit hash: 582e0a337498a66f6d02b25ad944adc4c965afa8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c

================================================================================ 
Commit: 8197ba5b81d518f48a6c8ed610c5fbe77c7cb685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jul 2 01:27:36 2019 -0700
Original commit date: Tue Jul 2 01:27:36 2019 -0700
Original commit hash: 8299150d3af59df1329ac95cd1555743110151eb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6ed4a2d90fa43d58b6bb523ac8ebe0e88eaf5f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:33 2019 -0700 
-------------------------------------------------------------------------------- 
Updated to toggle W_DISABLE2# in BT RTD3 power resource for both CNVi and CNVd

Hsd-es-id: 1409438778
Original commit date: Mon Jul 1 19:33:45 2019 +0800
Change-Id: Ife9dab56186cc06015b95c6f5eda56382245089a
Original commit hash: d7719546b4d3d0983cb0b05b1cfdce3117747c18

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeOpenBoardPkg/TigerLakeSimics/Library/BoardInitLib/PeiGpioTable.h
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglY.h

================================================================================ 
Commit: 3953374b8dffd87cf8f8ee269c5f24566a311938 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jul 2 00:07:57 2019 -0700
Original commit date: Tue Jul 2 00:07:57 2019 -0700
Original commit hash: 1b32dcfdd963e4c2e9857d973e899a794b408545

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e3c4bb2f51aa207f2310c99627d594810b7a896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:30 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [1409192020] Event 137- System firmware has changed MTRR generated after S3/S4 resume

Resolution:  Event Viewer has the following event after every S3/S4 resume:
Event ID: 137: The system firmware has changed the processor's memory type range registers (MTRRs) across a sleep state.....

Hsd-es-id: 1409192020
Original commit date: Mon Jul 1 18:22:18 2019 +0800
Change-Id: I1b994e3cc91daeb7a3b67a07d4f3ed2b69eb45cd
Original commit hash: 11d568bb661eb7dc9ec1ef1d57e38ac7a8128172

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 02d8dd5d36764cc5a216e925516167b570e57da5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]Missing IOTG PLL SSC setup option in master stream

Hsd-es-id: 1607375716

Original commit date: Sun Jun 23 21:02:40 2019 +0530
Change-Id: Ibb0982cafbda9cc55cace5e548deeaf587834541
Original commit hash: b7cabb9b4612a6c6db205473d27755457842d210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: de4ad0af2f75d0711778c46aa0de3756b6815ec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:08 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "Split UsbInitLib into Host controller initialization and device controller initialization"

This reverts commit 6666117b00e7c118e56167d4d426ba81f5a0546a.

Original commit date: Mon Jul 1 06:23:54 2019 -0700
Change-Id: I331e7d78b9056983b3132aa8e1033dcbc6aeebca
Original commit hash: 6dbccee9b5a22d17daf3ec8dc341eeedff61c8e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbInitLib/PeiUsbInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: f8aac23bb2daadbac9dee5ac787adf6e6d80de01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0] [PO] PCIE Gfx Card On PEG60 is not outputting EFI Signal, Driver cannot load due to insufficient resources - Part2

Need to add the PEG60 in the IRQ table

Hsd-es-id: 2207627738

Original commit date: Wed Jun 26 17:59:24 2019 +0530
Change-Id: Id30d5a653ff6bb086ee5c5991f8e7c71b4ce4bd8
Original commit hash: 7011fc7df5147d43795923cdeb2a93911857647e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl

================================================================================ 
Commit: 4f84255d40721fb2bd33cdd52822601b13353b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:06 2019 -0700 
-------------------------------------------------------------------------------- 
Split UsbInitLib into Host controller initialization and device controller initialization

This modularity will allow for more refined picking of which code will be used.
In example server PCHs do not have device controller hence device controller related code
is not needed there.

Original commit date: Wed Jun 26 10:39:48 2019 +0200
Change-Id: I827e04bdd7b2a431c39092921da15dd2cc2a9dbe
Original commit hash: 6666117b00e7c118e56167d4d426ba81f5a0546a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbDeviceControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/XdciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 0bf786e417f8a83ca658b2ef66a55a38567381ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:25:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][EC]:EC Bios communication for current flash sharing mode

leverage same feature from ICL : https://git-amr-7.devtools.intel.com/gerrit/#/c/26615/

Hsd-es-id: 1607423443
Original commit date: Fri Jun 28 22:21:25 2019 +0800
Change-Id: If435f7e9678f6cd39e064f4caad3f177b9908d5f
Original commit hash: 2fef17efcf21a4f51aa6858a2c58de039b15739a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeOpenBoardPkg/Include/Library/EcMiscLib.h
TigerLakeOpenBoardPkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakeOpenBoardPkg/Library/BaseEcLib/BaseEcLib.c
TigerLakeOpenBoardPkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
TigerLakePlatSamplePkg/Include/Library/EcMiscLib.h
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcLib/BaseEcLib.c
TigerLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
TigerLakePlatSamplePkg/Setup/Main.vfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ec844209f602e0640e72c531f33e330f9caebeea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:58 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: FSP fails to boot

Resolution: Fix the ChipsetInit table point to null issue.
Impacted: All TGL platforms.

Hsd-es-id: 1807915741
Original commit date: Fri Jun 28 13:47:20 2019 +0800
Change-Id: I8814905d628b1c99150d392175688a5774362bb0
Original commit hash: 725376b7d83b27039e88bb21d27d2bebc380fb0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 611c2ccfb136c9f3e0718552fa3bd894f67e2c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:57 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S EBG] PCH HSUART controller shall be programmed according BWG
Removed unnecessary ServerSiliconPkg HSUART related files

Hsd-es-id: 1807798424
Original commit date: Thu Jun 27 10:07:31 2019 +0200
Change-Id: Id7fe74ec0747bb60fbda9b9907086139c52f31b8
Original commit hash: 110819291547e800f7c2877b55a7712ad551620f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hsuart/IncludePrivate/Register/HsuartRegs.h
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: ce9307a84ceb6d858abbcb3730a9a0ead1cfa8f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:56 2019 -0700 
-------------------------------------------------------------------------------- 
[EC][TGL-U-Z1 PO]: Tablet mode functionality is not working using on board tablet mode switch

Sync from ICL, Adding Q82 & Q83 for tablet switch control

Hsd-es-id: 1607210768
Original commit date: Fri May 24 19:39:12 2019 +0800
Change-Id: Id2abe28be56c340e1fd39d09f4e127f339465468
Original commit hash: 06b04fe3856f563fa003383c98dd47a849ed65fe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 463a81746941e051c01909180f25d0d9cc1fc7d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Jul 1 01:27:49 2019 -0700
Original commit date: Mon Jul 1 01:27:49 2019 -0700
Original commit hash: 5fbfce523a5ed87580c0156058e1ef9d2087a2a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 56e1a4524a362bf51547f66e3e66a4f0f0df79e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 1 00:28:10 2019 -0700
Original commit date: Mon Jul 1 00:28:10 2019 -0700
Original commit hash: 91daa7b45901abddb6229193c138e7a8a00d18c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7aca665b10839650d16cc8a468f657b7337abd7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jul 1 00:06:51 2019 -0700
Original commit date: Mon Jul 1 00:06:51 2019 -0700
Original commit hash: 52ba83cafc0fd74ac5fd39bd60711adccd97b3f4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cacc8d5b6f929434d29edd5738165fae71dc7533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Jun 30 01:27:53 2019 -0700
Original commit date: Sun Jun 30 01:27:53 2019 -0700
Original commit hash: 7e9ce9caceacaa3c8cf93e60b2868a920c78279c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e82fbe98ce03faa9bd0528539fd11ba8b9fda8bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Jun 30 00:09:22 2019 -0700
Original commit date: Sun Jun 30 00:09:22 2019 -0700
Original commit hash: 7f58b08681045a16fcdc115b204c8cd5597b50fb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0de8785a666f4f4b6ae3c7befb91249e95d11de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jul 26 10:24:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Jun 29 01:27:41 2019 -0700
Original commit date: Sat Jun 29 01:27:41 2019 -0700
Original commit hash: c8c0b4f4c356d4e4ad77c86ac7c4f7b9da82cd6a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec
