{
  "Top": "infer",
  "RtlTop": "infer",
  "RtlPrefix": "",
  "RtlSubPrefix": "infer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "infer_input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "infer_input",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "infer_output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "infer_output",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -description {CNN for classification of screw heads.}",
      "config_export -display_name=ScrewClassifierCNN",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/frank\/Documents\/Git\/Final_Embbeded_Group6\/CNN\/VITIS_HLS\/infer.zip",
      "config_export -rtl=vhdl",
      "config_export -vendor=FJJ",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top infer -name infer"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "infer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "687801"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "FJJ",
    "Library": "hls",
    "Name": "infer",
    "Version": "1.0",
    "DisplayName": "ScrewClassifierCNN",
    "Revision": "",
    "Description": "CNN for classification of screw heads.",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "FJJ_hls_infer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/hls\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/infer_cnn_input_flat_V_0.vhd",
      "impl\/vhdl\/infer_cnn_input_V_0.vhd",
      "impl\/vhdl\/infer_control_s_axi.vhd",
      "impl\/vhdl\/infer_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/infer_exp_40_32_s.vhd",
      "impl\/vhdl\/infer_exp_40_32_s_exp_x_msb_1_table_V.vhd",
      "impl\/vhdl\/infer_exp_40_32_s_f_x_msb_2_table_V.vhd",
      "impl\/vhdl\/infer_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/infer_layer_2_bias_V.vhd",
      "impl\/vhdl\/infer_layer_2_out_V_0.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_0.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_1.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_2.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_3.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_4.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_5.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_6.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_7.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_8.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_9.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_10.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_11.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_12.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_13.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_14.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_15.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_16.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_17.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_18.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_19.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_20.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_21.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_22.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_23.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_24.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_25.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_26.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_27.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_28.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_29.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_30.vhd",
      "impl\/vhdl\/infer_layer_2_weights_V_0_31.vhd",
      "impl\/vhdl\/infer_layer_3_out_V.vhd",
      "impl\/vhdl\/infer_layer_4_bias_V.vhd",
      "impl\/vhdl\/infer_layer_4_out_V_0.vhd",
      "impl\/vhdl\/infer_layer_4_out_V_1.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_0.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_1.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_2.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_3.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_4.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_5.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_6.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_7.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_8.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_9.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_10.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_11.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_12.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_13.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_14.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_15.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_16.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_17.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_18.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_19.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_20.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_21.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_22.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_23.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_24.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_25.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_26.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_27.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_28.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_29.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_30.vhd",
      "impl\/vhdl\/infer_layer_4_weights_V_31.vhd",
      "impl\/vhdl\/infer_layer_5_out_V.vhd",
      "impl\/vhdl\/infer_layer_6_bias_V.vhd",
      "impl\/vhdl\/infer_layer_6_out_V_0.vhd",
      "impl\/vhdl\/infer_layer_6_out_V_1.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_0.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_1.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_2.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_3.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_4.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_5.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_6.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_7.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_8.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_9.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_10.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_11.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_12.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_13.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_14.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_15.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_16.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_17.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_18.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_19.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_20.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_21.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_22.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_23.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_24.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_25.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_26.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_27.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_28.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_29.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_30.vhd",
      "impl\/vhdl\/infer_layer_6_weights_V_31.vhd",
      "impl\/vhdl\/infer_layer_7_out_V.vhd",
      "impl\/vhdl\/infer_layer_9_bias_V.vhd",
      "impl\/vhdl\/infer_layer_9_out_V.vhd",
      "impl\/vhdl\/infer_layer_9_weights_V.vhd",
      "impl\/vhdl\/infer_layer_10_bias_V.vhd",
      "impl\/vhdl\/infer_layer_10_out_V.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_0.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_1.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_2.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_3.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_4.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_5.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_6.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_7.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_8.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_9.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_10.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_11.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_12.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_13.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_14.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_15.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_16.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_17.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_18.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_19.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_20.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_21.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_22.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_23.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_24.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_25.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_26.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_27.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_28.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_29.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_30.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_31.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_32.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_33.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_34.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_35.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_36.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_37.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_38.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_39.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_40.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_41.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_42.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_43.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_44.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_45.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_46.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_47.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_48.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_49.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_50.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_51.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_52.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_53.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_54.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_55.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_56.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_57.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_58.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_59.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_60.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_61.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_62.vhd",
      "impl\/vhdl\/infer_layer_10_weights_V_63.vhd",
      "impl\/vhdl\/infer_layer_11_bias_V.vhd",
      "impl\/vhdl\/infer_layer_11_out_V.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_0.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_1.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_2.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_3.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_4.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_5.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_6.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_7.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_8.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_9.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_10.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_11.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_12.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_13.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_14.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_15.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_16.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_17.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_18.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_19.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_20.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_21.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_22.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_23.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_24.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_25.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_26.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_27.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_28.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_29.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_30.vhd",
      "impl\/vhdl\/infer_layer_11_weights_V_31.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_5ns_4ns_8_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_5ns_6ns_5ns_10_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_14ns_21s_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_14s_21s_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_15s_20ns_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_15s_21s_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_16s_20ns_29s_36_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_16s_20ns_30s_36_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_16s_20ns_36s_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_16s_20ns_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_16s_21s_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_17s_20ns_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_17s_21s_37ns_37_4_1.vhd",
      "impl\/vhdl\/infer_mul_3ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/infer_mul_4ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/infer_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/infer_mul_21s_20ns_37_1_1.vhd",
      "impl\/vhdl\/infer_mul_71ns_68ns_139_1_1.vhd",
      "impl\/vhdl\/infer_mux_42_21_1_1.vhd",
      "impl\/vhdl\/infer_mux_42_40_1_1.vhd",
      "impl\/vhdl\/infer_mux_325_21_1_1.vhd",
      "impl\/vhdl\/infer_regslice_both.vhd",
      "impl\/vhdl\/infer_sdiv_48ns_40s_13_52_1.vhd",
      "impl\/vhdl\/infer_uitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/infer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/infer_cnn_input_flat_V_0.v",
      "impl\/verilog\/infer_cnn_input_flat_V_0_ram.dat",
      "impl\/verilog\/infer_cnn_input_V_0.v",
      "impl\/verilog\/infer_cnn_input_V_0_ram.dat",
      "impl\/verilog\/infer_control_s_axi.v",
      "impl\/verilog\/infer_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/infer_exp_40_32_s.v",
      "impl\/verilog\/infer_exp_40_32_s_exp_x_msb_1_table_V.v",
      "impl\/verilog\/infer_exp_40_32_s_exp_x_msb_1_table_V_rom.dat",
      "impl\/verilog\/infer_exp_40_32_s_f_x_msb_2_table_V.v",
      "impl\/verilog\/infer_exp_40_32_s_f_x_msb_2_table_V_rom.dat",
      "impl\/verilog\/infer_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/infer_layer_2_bias_V.v",
      "impl\/verilog\/infer_layer_2_bias_V_rom.dat",
      "impl\/verilog\/infer_layer_2_out_V_0.v",
      "impl\/verilog\/infer_layer_2_out_V_0_ram.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_0.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_0_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_1.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_1_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_2.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_2_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_3.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_3_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_4.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_4_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_5.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_5_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_6.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_6_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_7.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_7_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_8.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_8_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_9.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_9_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_10.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_10_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_11.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_11_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_12.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_12_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_13.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_13_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_14.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_14_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_15.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_15_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_16.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_16_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_17.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_17_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_18.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_18_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_19.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_19_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_20.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_20_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_21.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_21_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_22.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_22_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_23.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_23_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_24.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_24_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_25.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_25_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_26.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_26_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_27.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_27_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_28.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_28_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_29.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_29_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_30.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_30_rom.dat",
      "impl\/verilog\/infer_layer_2_weights_V_0_31.v",
      "impl\/verilog\/infer_layer_2_weights_V_0_31_rom.dat",
      "impl\/verilog\/infer_layer_3_out_V.v",
      "impl\/verilog\/infer_layer_3_out_V_ram.dat",
      "impl\/verilog\/infer_layer_4_bias_V.v",
      "impl\/verilog\/infer_layer_4_bias_V_rom.dat",
      "impl\/verilog\/infer_layer_4_out_V_0.v",
      "impl\/verilog\/infer_layer_4_out_V_0_ram.dat",
      "impl\/verilog\/infer_layer_4_out_V_1.v",
      "impl\/verilog\/infer_layer_4_out_V_1_ram.dat",
      "impl\/verilog\/infer_layer_4_weights_V_0.v",
      "impl\/verilog\/infer_layer_4_weights_V_0_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_1.v",
      "impl\/verilog\/infer_layer_4_weights_V_1_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_2.v",
      "impl\/verilog\/infer_layer_4_weights_V_2_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_3.v",
      "impl\/verilog\/infer_layer_4_weights_V_3_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_4.v",
      "impl\/verilog\/infer_layer_4_weights_V_4_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_5.v",
      "impl\/verilog\/infer_layer_4_weights_V_5_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_6.v",
      "impl\/verilog\/infer_layer_4_weights_V_6_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_7.v",
      "impl\/verilog\/infer_layer_4_weights_V_7_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_8.v",
      "impl\/verilog\/infer_layer_4_weights_V_8_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_9.v",
      "impl\/verilog\/infer_layer_4_weights_V_9_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_10.v",
      "impl\/verilog\/infer_layer_4_weights_V_10_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_11.v",
      "impl\/verilog\/infer_layer_4_weights_V_11_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_12.v",
      "impl\/verilog\/infer_layer_4_weights_V_12_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_13.v",
      "impl\/verilog\/infer_layer_4_weights_V_13_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_14.v",
      "impl\/verilog\/infer_layer_4_weights_V_14_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_15.v",
      "impl\/verilog\/infer_layer_4_weights_V_15_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_16.v",
      "impl\/verilog\/infer_layer_4_weights_V_16_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_17.v",
      "impl\/verilog\/infer_layer_4_weights_V_17_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_18.v",
      "impl\/verilog\/infer_layer_4_weights_V_18_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_19.v",
      "impl\/verilog\/infer_layer_4_weights_V_19_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_20.v",
      "impl\/verilog\/infer_layer_4_weights_V_20_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_21.v",
      "impl\/verilog\/infer_layer_4_weights_V_21_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_22.v",
      "impl\/verilog\/infer_layer_4_weights_V_22_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_23.v",
      "impl\/verilog\/infer_layer_4_weights_V_23_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_24.v",
      "impl\/verilog\/infer_layer_4_weights_V_24_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_25.v",
      "impl\/verilog\/infer_layer_4_weights_V_25_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_26.v",
      "impl\/verilog\/infer_layer_4_weights_V_26_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_27.v",
      "impl\/verilog\/infer_layer_4_weights_V_27_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_28.v",
      "impl\/verilog\/infer_layer_4_weights_V_28_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_29.v",
      "impl\/verilog\/infer_layer_4_weights_V_29_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_30.v",
      "impl\/verilog\/infer_layer_4_weights_V_30_rom.dat",
      "impl\/verilog\/infer_layer_4_weights_V_31.v",
      "impl\/verilog\/infer_layer_4_weights_V_31_rom.dat",
      "impl\/verilog\/infer_layer_5_out_V.v",
      "impl\/verilog\/infer_layer_5_out_V_ram.dat",
      "impl\/verilog\/infer_layer_6_bias_V.v",
      "impl\/verilog\/infer_layer_6_bias_V_rom.dat",
      "impl\/verilog\/infer_layer_6_out_V_0.v",
      "impl\/verilog\/infer_layer_6_out_V_0_ram.dat",
      "impl\/verilog\/infer_layer_6_out_V_1.v",
      "impl\/verilog\/infer_layer_6_out_V_1_ram.dat",
      "impl\/verilog\/infer_layer_6_weights_V_0.v",
      "impl\/verilog\/infer_layer_6_weights_V_0_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_1.v",
      "impl\/verilog\/infer_layer_6_weights_V_1_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_2.v",
      "impl\/verilog\/infer_layer_6_weights_V_2_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_3.v",
      "impl\/verilog\/infer_layer_6_weights_V_3_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_4.v",
      "impl\/verilog\/infer_layer_6_weights_V_4_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_5.v",
      "impl\/verilog\/infer_layer_6_weights_V_5_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_6.v",
      "impl\/verilog\/infer_layer_6_weights_V_6_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_7.v",
      "impl\/verilog\/infer_layer_6_weights_V_7_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_8.v",
      "impl\/verilog\/infer_layer_6_weights_V_8_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_9.v",
      "impl\/verilog\/infer_layer_6_weights_V_9_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_10.v",
      "impl\/verilog\/infer_layer_6_weights_V_10_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_11.v",
      "impl\/verilog\/infer_layer_6_weights_V_11_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_12.v",
      "impl\/verilog\/infer_layer_6_weights_V_12_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_13.v",
      "impl\/verilog\/infer_layer_6_weights_V_13_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_14.v",
      "impl\/verilog\/infer_layer_6_weights_V_14_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_15.v",
      "impl\/verilog\/infer_layer_6_weights_V_15_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_16.v",
      "impl\/verilog\/infer_layer_6_weights_V_16_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_17.v",
      "impl\/verilog\/infer_layer_6_weights_V_17_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_18.v",
      "impl\/verilog\/infer_layer_6_weights_V_18_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_19.v",
      "impl\/verilog\/infer_layer_6_weights_V_19_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_20.v",
      "impl\/verilog\/infer_layer_6_weights_V_20_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_21.v",
      "impl\/verilog\/infer_layer_6_weights_V_21_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_22.v",
      "impl\/verilog\/infer_layer_6_weights_V_22_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_23.v",
      "impl\/verilog\/infer_layer_6_weights_V_23_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_24.v",
      "impl\/verilog\/infer_layer_6_weights_V_24_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_25.v",
      "impl\/verilog\/infer_layer_6_weights_V_25_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_26.v",
      "impl\/verilog\/infer_layer_6_weights_V_26_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_27.v",
      "impl\/verilog\/infer_layer_6_weights_V_27_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_28.v",
      "impl\/verilog\/infer_layer_6_weights_V_28_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_29.v",
      "impl\/verilog\/infer_layer_6_weights_V_29_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_30.v",
      "impl\/verilog\/infer_layer_6_weights_V_30_rom.dat",
      "impl\/verilog\/infer_layer_6_weights_V_31.v",
      "impl\/verilog\/infer_layer_6_weights_V_31_rom.dat",
      "impl\/verilog\/infer_layer_7_out_V.v",
      "impl\/verilog\/infer_layer_7_out_V_ram.dat",
      "impl\/verilog\/infer_layer_9_bias_V.v",
      "impl\/verilog\/infer_layer_9_bias_V_rom.dat",
      "impl\/verilog\/infer_layer_9_out_V.v",
      "impl\/verilog\/infer_layer_9_out_V_ram.dat",
      "impl\/verilog\/infer_layer_9_weights_V.v",
      "impl\/verilog\/infer_layer_9_weights_V_rom.dat",
      "impl\/verilog\/infer_layer_10_bias_V.v",
      "impl\/verilog\/infer_layer_10_bias_V_rom.dat",
      "impl\/verilog\/infer_layer_10_out_V.v",
      "impl\/verilog\/infer_layer_10_out_V_ram.dat",
      "impl\/verilog\/infer_layer_10_weights_V_0.v",
      "impl\/verilog\/infer_layer_10_weights_V_0_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_1.v",
      "impl\/verilog\/infer_layer_10_weights_V_1_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_2.v",
      "impl\/verilog\/infer_layer_10_weights_V_2_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_3.v",
      "impl\/verilog\/infer_layer_10_weights_V_3_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_4.v",
      "impl\/verilog\/infer_layer_10_weights_V_4_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_5.v",
      "impl\/verilog\/infer_layer_10_weights_V_5_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_6.v",
      "impl\/verilog\/infer_layer_10_weights_V_6_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_7.v",
      "impl\/verilog\/infer_layer_10_weights_V_7_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_8.v",
      "impl\/verilog\/infer_layer_10_weights_V_8_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_9.v",
      "impl\/verilog\/infer_layer_10_weights_V_9_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_10.v",
      "impl\/verilog\/infer_layer_10_weights_V_10_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_11.v",
      "impl\/verilog\/infer_layer_10_weights_V_11_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_12.v",
      "impl\/verilog\/infer_layer_10_weights_V_12_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_13.v",
      "impl\/verilog\/infer_layer_10_weights_V_13_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_14.v",
      "impl\/verilog\/infer_layer_10_weights_V_14_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_15.v",
      "impl\/verilog\/infer_layer_10_weights_V_15_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_16.v",
      "impl\/verilog\/infer_layer_10_weights_V_16_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_17.v",
      "impl\/verilog\/infer_layer_10_weights_V_17_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_18.v",
      "impl\/verilog\/infer_layer_10_weights_V_18_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_19.v",
      "impl\/verilog\/infer_layer_10_weights_V_19_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_20.v",
      "impl\/verilog\/infer_layer_10_weights_V_20_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_21.v",
      "impl\/verilog\/infer_layer_10_weights_V_21_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_22.v",
      "impl\/verilog\/infer_layer_10_weights_V_22_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_23.v",
      "impl\/verilog\/infer_layer_10_weights_V_23_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_24.v",
      "impl\/verilog\/infer_layer_10_weights_V_24_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_25.v",
      "impl\/verilog\/infer_layer_10_weights_V_25_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_26.v",
      "impl\/verilog\/infer_layer_10_weights_V_26_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_27.v",
      "impl\/verilog\/infer_layer_10_weights_V_27_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_28.v",
      "impl\/verilog\/infer_layer_10_weights_V_28_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_29.v",
      "impl\/verilog\/infer_layer_10_weights_V_29_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_30.v",
      "impl\/verilog\/infer_layer_10_weights_V_30_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_31.v",
      "impl\/verilog\/infer_layer_10_weights_V_31_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_32.v",
      "impl\/verilog\/infer_layer_10_weights_V_32_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_33.v",
      "impl\/verilog\/infer_layer_10_weights_V_33_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_34.v",
      "impl\/verilog\/infer_layer_10_weights_V_34_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_35.v",
      "impl\/verilog\/infer_layer_10_weights_V_35_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_36.v",
      "impl\/verilog\/infer_layer_10_weights_V_36_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_37.v",
      "impl\/verilog\/infer_layer_10_weights_V_37_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_38.v",
      "impl\/verilog\/infer_layer_10_weights_V_38_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_39.v",
      "impl\/verilog\/infer_layer_10_weights_V_39_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_40.v",
      "impl\/verilog\/infer_layer_10_weights_V_40_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_41.v",
      "impl\/verilog\/infer_layer_10_weights_V_41_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_42.v",
      "impl\/verilog\/infer_layer_10_weights_V_42_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_43.v",
      "impl\/verilog\/infer_layer_10_weights_V_43_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_44.v",
      "impl\/verilog\/infer_layer_10_weights_V_44_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_45.v",
      "impl\/verilog\/infer_layer_10_weights_V_45_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_46.v",
      "impl\/verilog\/infer_layer_10_weights_V_46_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_47.v",
      "impl\/verilog\/infer_layer_10_weights_V_47_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_48.v",
      "impl\/verilog\/infer_layer_10_weights_V_48_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_49.v",
      "impl\/verilog\/infer_layer_10_weights_V_49_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_50.v",
      "impl\/verilog\/infer_layer_10_weights_V_50_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_51.v",
      "impl\/verilog\/infer_layer_10_weights_V_51_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_52.v",
      "impl\/verilog\/infer_layer_10_weights_V_52_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_53.v",
      "impl\/verilog\/infer_layer_10_weights_V_53_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_54.v",
      "impl\/verilog\/infer_layer_10_weights_V_54_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_55.v",
      "impl\/verilog\/infer_layer_10_weights_V_55_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_56.v",
      "impl\/verilog\/infer_layer_10_weights_V_56_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_57.v",
      "impl\/verilog\/infer_layer_10_weights_V_57_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_58.v",
      "impl\/verilog\/infer_layer_10_weights_V_58_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_59.v",
      "impl\/verilog\/infer_layer_10_weights_V_59_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_60.v",
      "impl\/verilog\/infer_layer_10_weights_V_60_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_61.v",
      "impl\/verilog\/infer_layer_10_weights_V_61_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_62.v",
      "impl\/verilog\/infer_layer_10_weights_V_62_rom.dat",
      "impl\/verilog\/infer_layer_10_weights_V_63.v",
      "impl\/verilog\/infer_layer_10_weights_V_63_rom.dat",
      "impl\/verilog\/infer_layer_11_bias_V.v",
      "impl\/verilog\/infer_layer_11_bias_V_rom.dat",
      "impl\/verilog\/infer_layer_11_out_V.v",
      "impl\/verilog\/infer_layer_11_out_V_ram.dat",
      "impl\/verilog\/infer_layer_11_weights_V_0.v",
      "impl\/verilog\/infer_layer_11_weights_V_0_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_1.v",
      "impl\/verilog\/infer_layer_11_weights_V_1_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_2.v",
      "impl\/verilog\/infer_layer_11_weights_V_2_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_3.v",
      "impl\/verilog\/infer_layer_11_weights_V_3_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_4.v",
      "impl\/verilog\/infer_layer_11_weights_V_4_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_5.v",
      "impl\/verilog\/infer_layer_11_weights_V_5_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_6.v",
      "impl\/verilog\/infer_layer_11_weights_V_6_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_7.v",
      "impl\/verilog\/infer_layer_11_weights_V_7_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_8.v",
      "impl\/verilog\/infer_layer_11_weights_V_8_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_9.v",
      "impl\/verilog\/infer_layer_11_weights_V_9_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_10.v",
      "impl\/verilog\/infer_layer_11_weights_V_10_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_11.v",
      "impl\/verilog\/infer_layer_11_weights_V_11_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_12.v",
      "impl\/verilog\/infer_layer_11_weights_V_12_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_13.v",
      "impl\/verilog\/infer_layer_11_weights_V_13_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_14.v",
      "impl\/verilog\/infer_layer_11_weights_V_14_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_15.v",
      "impl\/verilog\/infer_layer_11_weights_V_15_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_16.v",
      "impl\/verilog\/infer_layer_11_weights_V_16_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_17.v",
      "impl\/verilog\/infer_layer_11_weights_V_17_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_18.v",
      "impl\/verilog\/infer_layer_11_weights_V_18_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_19.v",
      "impl\/verilog\/infer_layer_11_weights_V_19_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_20.v",
      "impl\/verilog\/infer_layer_11_weights_V_20_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_21.v",
      "impl\/verilog\/infer_layer_11_weights_V_21_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_22.v",
      "impl\/verilog\/infer_layer_11_weights_V_22_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_23.v",
      "impl\/verilog\/infer_layer_11_weights_V_23_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_24.v",
      "impl\/verilog\/infer_layer_11_weights_V_24_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_25.v",
      "impl\/verilog\/infer_layer_11_weights_V_25_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_26.v",
      "impl\/verilog\/infer_layer_11_weights_V_26_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_27.v",
      "impl\/verilog\/infer_layer_11_weights_V_27_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_28.v",
      "impl\/verilog\/infer_layer_11_weights_V_28_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_29.v",
      "impl\/verilog\/infer_layer_11_weights_V_29_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_30.v",
      "impl\/verilog\/infer_layer_11_weights_V_30_rom.dat",
      "impl\/verilog\/infer_layer_11_weights_V_31.v",
      "impl\/verilog\/infer_layer_11_weights_V_31_rom.dat",
      "impl\/verilog\/infer_mac_muladd_4ns_5ns_4ns_8_4_1.v",
      "impl\/verilog\/infer_mac_muladd_5ns_6ns_5ns_10_4_1.v",
      "impl\/verilog\/infer_mac_muladd_14ns_21s_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_14s_21s_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_15s_20ns_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_15s_21s_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_16s_20ns_29s_36_4_1.v",
      "impl\/verilog\/infer_mac_muladd_16s_20ns_30s_36_4_1.v",
      "impl\/verilog\/infer_mac_muladd_16s_20ns_36s_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_16s_20ns_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_16s_21s_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_17s_20ns_37ns_37_4_1.v",
      "impl\/verilog\/infer_mac_muladd_17s_21s_37ns_37_4_1.v",
      "impl\/verilog\/infer_mul_3ns_5ns_7_1_1.v",
      "impl\/verilog\/infer_mul_4ns_6ns_9_1_1.v",
      "impl\/verilog\/infer_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/infer_mul_21s_20ns_37_1_1.v",
      "impl\/verilog\/infer_mul_71ns_68ns_139_1_1.v",
      "impl\/verilog\/infer_mux_42_21_1_1.v",
      "impl\/verilog\/infer_mux_42_40_1_1.v",
      "impl\/verilog\/infer_mux_325_21_1_1.v",
      "impl\/verilog\/infer_regslice_both.v",
      "impl\/verilog\/infer_sdiv_48ns_40s_13_52_1.v",
      "impl\/verilog\/infer_uitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/infer.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/infer_v1_0\/data\/infer.mdd",
      "impl\/misc\/drivers\/infer_v1_0\/data\/infer.tcl",
      "impl\/misc\/drivers\/infer_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer.c",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer.h",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer_hw.h",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer_linux.c",
      "impl\/misc\/drivers\/infer_v1_0\/src\/xinfer_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/infer_ap_ddiv_20_no_dsp_64_ip.tcl",
      "impl\/misc\/infer_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_uitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/infer.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/frank\/Documents\/Git\/Final_Embbeded_Group6\/CNN\/VITIS_HLS\/cnn\/solution1\/.debug\/infer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "infer_ap_ddiv_20_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name infer_ap_ddiv_20_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name infer_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_uitofp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_uitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:infer_input:infer_output",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "infer_input": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "infer_input_",
      "ports": [
        "infer_input_TDATA",
        "infer_input_TDEST",
        "infer_input_TID",
        "infer_input_TKEEP",
        "infer_input_TLAST",
        "infer_input_TREADY",
        "infer_input_TSTRB",
        "infer_input_TUSER",
        "infer_input_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "infer_input"
        }]
    },
    "infer_output": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "infer_output_",
      "ports": [
        "infer_output_TDATA",
        "infer_output_TDEST",
        "infer_output_TID",
        "infer_output_TKEEP",
        "infer_output_TLAST",
        "infer_output_TREADY",
        "infer_output_TSTRB",
        "infer_output_TUSER",
        "infer_output_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "infer_output"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "infer_input_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "infer_input_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "infer_input_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "infer_input_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "infer_input_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "infer_input_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "infer_input_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "infer_input_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "infer_input_TID": {
      "dir": "in",
      "width": "5"
    },
    "infer_output_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "infer_output_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "infer_output_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "infer_output_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "infer_output_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "infer_output_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "infer_output_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "infer_output_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "infer_output_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "infer",
      "Instances": [{
          "ModuleName": "exp_40_32_s",
          "InstanceName": "grp_exp_40_32_s_fu_29912"
        }]
    },
    "Info": {
      "exp_40_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "exp_40_32_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.983"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "540",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "428",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "687801",
          "LatencyAvg": "687801",
          "LatencyWorst": "687801",
          "PipelineII": "687802",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [
          {
            "Name": "get_input1",
            "TripCount": "900",
            "Latency": "929",
            "PipelineII": "1",
            "PipelineDepth": "31"
          },
          {
            "Name": "VITIS_LOOP_125_1",
            "TripCount": "60",
            "Latency": "7320",
            "PipelineII": "",
            "PipelineDepth": "122",
            "Loops": [{
                "Name": "VITIS_LOOP_126_2",
                "TripCount": "60",
                "Latency": "120",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "conv2d1_conv2d2",
            "TripCount": "3364",
            "Latency": "282576",
            "PipelineII": "",
            "PipelineDepth": "84",
            "Loops": [
              {
                "Name": "conv2d3_1",
                "TripCount": "32",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "conv2d4_conv2d5",
                "TripCount": "9",
                "Latency": "12",
                "PipelineII": "1",
                "PipelineDepth": "5"
              },
              {
                "Name": "conv2d3_3",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "max_pooling2d1_max_pooling2d2_max_pooling2d3",
            "TripCount": "26912",
            "Latency": "26914",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "conv2d1_conv2d2",
            "TripCount": "729",
            "Latency": "266814",
            "PipelineII": "",
            "PipelineDepth": "366",
            "Loops": [
              {
                "Name": "conv2d3_1",
                "TripCount": "32",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "conv2d3_2_conv2d4_conv2d5",
                "TripCount": "288",
                "Latency": "294",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "conv2d3_3",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "max_pooling2d1_max_pooling2d2_max_pooling2d3",
            "TripCount": "5408",
            "Latency": "5410",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "conv2d1_conv2d2",
            "TripCount": "121",
            "Latency": "44286",
            "PipelineII": "",
            "PipelineDepth": "366",
            "Loops": [
              {
                "Name": "conv2d3_1",
                "TripCount": "32",
                "Latency": "33",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "conv2d3_2_conv2d4_conv2d5",
                "TripCount": "288",
                "Latency": "294",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "conv2d3_3",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          },
          {
            "Name": "max_pooling2d1_max_pooling2d2_max_pooling2d3",
            "TripCount": "800",
            "Latency": "801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_113_1_VITIS_LOOP_114_2_VITIS_LOOP_115_3",
            "TripCount": "800",
            "Latency": "800",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "dense_relu1",
            "TripCount": "64",
            "Latency": "51648",
            "PipelineII": "",
            "PipelineDepth": "807",
            "Loops": [{
                "Name": "dense_relu2",
                "TripCount": "800",
                "Latency": "803",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          },
          {
            "Name": "dense_relu1",
            "TripCount": "32",
            "Latency": "98",
            "PipelineII": "1",
            "PipelineDepth": "68"
          },
          {
            "Name": "dense_relu1",
            "TripCount": "16",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "36"
          },
          {
            "Name": "dense1",
            "TripCount": "4",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "4"
          },
          {
            "Name": "softmax1_1",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "softmax1_2",
            "TripCount": "4",
            "Latency": "54",
            "PipelineII": "1",
            "PipelineDepth": "52"
          },
          {
            "Name": "send_result",
            "TripCount": "4",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "343",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "79",
          "DSP": "237",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "65",
          "FF": "24618",
          "AVAIL_FF": "141120",
          "UTIL_FF": "17",
          "LUT": "22944",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "32",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-13 12:17:22 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
