<h1 class="text-h2-lightblue">Design Of D-Flip Flop Using Verilog.</h1>
<div class="content" id="experiment-article-section-1-content">
<p align="justify">Inverter is a logic gate, with one input and one output. Its symbol is shown below:-</p>
<center><img src="http://cse14-iiith.vlabs.ac.in/final-build/vlsi_images/not.jpg" /></center><br /> The output of inverter is complement of the input i.e. if the input is 0, the output will be 1 and vice-versa . The truth table for inverter is shown below:- <br /><br /><center>
<table border="1">
<tbody>
<tr><th>Input</th><th>Output</th></tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
</center><br /><br /> The transistor level schematic of inverter can be designed in many logics,following two logics will be used for designing in the experiment * Complementary CMOS logic * Pseudo NMOS logic</div>
<p></p>