### This project is in unfinished state and is not under active development

The aim of this project is to provide a tool for simulating the FastIC+ TDC bitstream. 