LD_PRELOAD=libSegFault.so SEGFAULT_USE_ALTSTACK=1 SEGFAULT_OUTPUT_NAME=bin/bsimexe-segv-output.txt  ./bin/ubuntu.exe 1 50 300 0 10 28 1500 8; retcode=$?; exit $retcode
Reading pref.tcl

# 2022.4

# vsim -c -suppress 14408 -sv_lib xsimtop work.xsimtop -do "run -all; quit -f" 
# Start time: 13:13:25 on Jul 12,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.pieo_datatypes(fast)
# Loading work.pieo_sv_unit(fast)
# Loading work.xsimtop(fast)
# Loading work.mkEthMac(fast)
# Loading work.lpm_mult(fast)
# Loading work.alt_ram(fast)
# Loading work.alt_ram(fast__1)
# Loading ./xsimtop.so
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
# run -all
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_7.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_6.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_5.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_4.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_3.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_2.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_1.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_0.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_7.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_6.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_5.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_4.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_3.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_2.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_1.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_0.mac.mac_10gbe_inst.eth_10g_mac.rxtx_timing_adapter_link_fault_status_tx: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_7.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_6.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_5.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_4.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_3.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_2.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_1.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_0.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_7.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_6.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_5.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_4.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_3.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_2.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_1.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_0.mac.mac_10gbe_inst.pa_pg_after_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.lc_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.line_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.line_splitter_timing_adapter: The downstream component is backpressuring by deasserting ready, but the upstream component can't be backpressured.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_sw_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_7.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_6.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_5.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_4.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_3.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_2.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_1.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# xsimtop.connectalTop.top.lShoalMultiSimTop_mac_eth_mac_0.mac.mac_10gbe_inst.eth_loopback_composed.lc_lb_timing_adapter: The downstream component expects valid data, but the upstream component cannot provide it.
# firing pieo test.....
# Starting Enq/Deq ops!
# REQ Enq 1 at time                    472
# RESULT Enq  1 at time                    475, sublist 0
# REQ Enq 2 at time                    476
# RESULT Enq  2 at time                    479, sublist 0
# REQ Enq 3 ( 3) at time                    480
# RESULT Enq  3 at time                    483, sublist 0
# DEQ request at time                    484
# DEQ result at time                    487:  2
# Break key hit
# Simulation stop requested.
#  quit -f
# End time: 13:14:29 on Jul 12,2023, Elapsed time: 0:01:04
# Errors: 1, Warnings: 0
