Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\ipcore_dir\StartScreenRom.vhd" into library work
Parsing entity <StartScreenRom>.
Parsing architecture <StartScreenRom_a> of entity <startscreenrom>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\SpaceInvadersPackage.vhd" into library work
Parsing package <SpaceInvadersPackage>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\VGA_Internal.vhd" into library work
Parsing entity <VGA_Internal>.
Parsing architecture <logic> of entity <vga_internal>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\rocketManager.vhd" into library work
Parsing entity <rocketManager>.
Parsing architecture <Behavioral> of entity <rocketmanager>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\Input.vhd" into library work
Parsing entity <Input>.
Parsing architecture <Behavioral> of entity <input>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\Display.vhd" into library work
Parsing entity <Display>.
Parsing architecture <logic> of entity <display>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\DCM.vhd" into library work
Parsing entity <DCM>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\alienRocket.vhd" into library work
Parsing entity <alienRocket>.
Parsing architecture <logic> of entity <alienrocket>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\TopModule.vhd" into library work
Parsing entity <TopModule>.
Parsing architecture <Behavioral> of entity <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <StartScreenRom> (architecture <StartScreenRom_a>) from library <work>.

Elaborating entity <DCM> (architecture <xilinx>) from library <work>.

Elaborating entity <VGA_Internal> (architecture <logic>) from library <work>.

Elaborating entity <Display> (architecture <logic>) from library <work>.

Elaborating entity <Input> (architecture <Behavioral>) from library <work>.

Elaborating entity <rocketManager> (architecture <Behavioral>) from library <work>.

Elaborating entity <alienRocket> (architecture <logic>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\TopModule.vhd".
INFO:Xst:3210 - "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\TopModule.vhd" line 176: Output port <LOCKED> of the instance <DCM_map> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0012> created at line 167.
    Found 8x9-bit multiplier for signal <n0023> created at line 167.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <TopModule> synthesized.

Synthesizing Unit <DCM>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\DCM.vhd".
    Summary:
	no macro.
Unit <DCM> synthesized.

Synthesizing Unit <VGA_Internal>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\VGA_Internal.vhd".
    Found 1-bit register for signal <blank>.
    Found 10-bit register for signal <vcounter>.
    Found 11-bit register for signal <hcounter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 11-bit adder for signal <hcounter[10]_GND_16_o_add_4_OUT> created at line 50.
    Found 10-bit adder for signal <vcounter[9]_GND_16_o_add_8_OUT> created at line 65.
    Found 11-bit comparator lessequal for signal <n0011> created at line 77
    Found 11-bit comparator greater for signal <hcounter[10]_GND_16_o_LessThan_14_o> created at line 77
    Found 10-bit comparator lessequal for signal <n0016> created at line 91
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_11_o_LessThan_16_o> created at line 91
    Found 11-bit comparator greater for signal <hcounter[10]_GND_16_o_LessThan_17_o> created at line 105
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_11_o_LessThan_18_o> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_Internal> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\Display.vhd".
    Found 10-bit register for signal <ali2>.
    Found 10-bit register for signal <ali3>.
    Found 10-bit register for signal <ali4>.
    Found 10-bit register for signal <ali5>.
    Found 10-bit register for signal <ali1>.
    Found 1-bit register for signal <touched>.
    Found 1-bit register for signal <gameOver>.
    Found 12-bit subtractor for signal <GND_18_o_GND_18_o_sub_31_OUT> created at line 120.
    Found 12-bit subtractor for signal <GND_18_o_GND_18_o_sub_359_OUT> created at line 191.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_573_OUT> created at line 342.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_613_OUT> created at line 371.
    Found 11-bit adder for signal <n1085> created at line 156.
    Found 11-bit adder for signal <n1090> created at line 163.
    Found 11-bit adder for signal <n1093> created at line 163.
    Found 11-bit adder for signal <n1146> created at line 200.
    Found 11-bit adder for signal <n1149> created at line 206.
    Found 11-bit adder for signal <n1214> created at line 425.
    Found 11-bit adder for signal <n1216> created at line 425.
    Found 9-bit subtractor for signal <GND_18_o_GND_18_o_sub_43_OUT<8:0>> created at line 142.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_98_OUT<5:0>> created at line 142.
    Found 8-bit subtractor for signal <GND_18_o_GND_18_o_sub_105_OUT<7:0>> created at line 149.
    Found 7-bit subtractor for signal <GND_18_o_GND_18_o_sub_194_OUT<6:0>> created at line 149.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_201_OUT<5:0>> created at line 157.
    Found 5-bit subtractor for signal <GND_18_o_GND_18_o_sub_226_OUT<4:0>> created at line 157.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_418_OUT<9:0>> created at line 240.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_422_OUT<9:0>> created at line 243.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_426_OUT<9:0>> created at line 246.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_430_OUT<9:0>> created at line 249.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_434_OUT<9:0>> created at line 252.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_438_OUT<9:0>> created at line 255.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_442_OUT<9:0>> created at line 258.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_446_OUT<9:0>> created at line 261.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_450_OUT<9:0>> created at line 264.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_454_OUT<9:0>> created at line 267.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_472_OUT<9:0>> created at line 275.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_476_OUT<9:0>> created at line 278.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_480_OUT<9:0>> created at line 281.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_484_OUT<9:0>> created at line 284.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_488_OUT<9:0>> created at line 287.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_492_OUT<9:0>> created at line 290.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_496_OUT<9:0>> created at line 293.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_500_OUT<9:0>> created at line 296.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_504_OUT<9:0>> created at line 299.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_508_OUT<9:0>> created at line 302.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_526_OUT<9:0>> created at line 310.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_530_OUT<9:0>> created at line 313.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_534_OUT<9:0>> created at line 316.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_538_OUT<9:0>> created at line 319.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_542_OUT<9:0>> created at line 322.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_546_OUT<9:0>> created at line 325.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_550_OUT<9:0>> created at line 328.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_554_OUT<9:0>> created at line 331.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_558_OUT<9:0>> created at line 334.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_562_OUT<9:0>> created at line 337.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_580_OUT<9:0>> created at line 345.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_584_OUT<9:0>> created at line 348.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_588_OUT<9:0>> created at line 351.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_592_OUT<9:0>> created at line 354.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_596_OUT<9:0>> created at line 357.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_600_OUT<9:0>> created at line 360.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_604_OUT<9:0>> created at line 363.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_608_OUT<9:0>> created at line 366.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_612_OUT<9:0>> created at line 369.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_616_OUT<9:0>> created at line 372.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_634_OUT<9:0>> created at line 380.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_638_OUT<9:0>> created at line 383.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_642_OUT<9:0>> created at line 386.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_646_OUT<9:0>> created at line 389.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_650_OUT<9:0>> created at line 392.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_654_OUT<9:0>> created at line 395.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_658_OUT<9:0>> created at line 398.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_662_OUT<9:0>> created at line 401.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_666_OUT<9:0>> created at line 404.
    Found 10-bit subtractor for signal <GND_18_o_GND_18_o_sub_670_OUT<9:0>> created at line 407.
    Found 512x426-bit Read Only RAM for signal <_n2092>
    Found 256x696-bit Read Only RAM for signal <_n2349>
    Found 32x486-bit Read Only RAM for signal <_n2460>
    Found 8-bit 54-to-1 multiplexer for signal <GND_18_o_X_12_o_wide_mux_98_OUT> created at line 142.
    Found 8-bit 91-to-1 multiplexer for signal <GND_18_o_X_12_o_wide_mux_194_OUT> created at line 149.
    Found 1-bit 10-to-1 multiplexer for signal <alienIndex[3]_X_12_o_Mux_234_o> created at line 166.
    Found 7-bit 27-to-1 multiplexer for signal <GND_18_o_X_12_o_wide_mux_269_OUT> created at line 167.
    Found 1-bit 10-to-1 multiplexer for signal <alienIndex[3]_X_12_o_Mux_271_o> created at line 172.
    Found 6-bit 21-to-1 multiplexer for signal <GND_18_o_X_12_o_wide_mux_299_OUT> created at line 173.
    Found 1-bit 10-to-1 multiplexer for signal <alienIndex[3]_X_12_o_Mux_301_o> created at line 178.
    Found 1-bit 10-to-1 multiplexer for signal <alienIndex[3]_X_12_o_Mux_330_o> created at line 184.
    Found 1-bit 10-to-1 multiplexer for signal <alienIndex[3]_X_12_o_Mux_357_o> created at line 190.
    Found 8-bit 5-to-1 multiplexer for signal <alienLine[2]_GND_18_o_wide_mux_387_OUT> created at line 164.
    Found 12-bit comparator lessequal for signal <n0026> created at line 118
    Found 12-bit comparator lessequal for signal <n0029> created at line 120
    Found 11-bit comparator lessequal for signal <n0039> created at line 141
    Found 11-bit comparator greater for signal <hcounter[10]_GND_18_o_LessThan_40_o> created at line 141
    Found 11-bit comparator lessequal for signal <n0042> created at line 141
    Found 11-bit comparator greater for signal <vcounter[10]_GND_18_o_LessThan_42_o> created at line 141
    Found 11-bit comparator lessequal for signal <n0106> created at line 148
    Found 11-bit comparator greater for signal <hcounter[10]_GND_18_o_LessThan_102_o> created at line 148
    Found 11-bit comparator lessequal for signal <n0109> created at line 148
    Found 11-bit comparator greater for signal <vcounter[10]_GND_18_o_LessThan_104_o> created at line 148
    Found 11-bit comparator lessequal for signal <n0207> created at line 156
    Found 11-bit comparator greater for signal <hcounter[10]_BUS_0001_LessThan_199_o> created at line 156
    Found 11-bit comparator greater for signal <GND_18_o_vcounter[10]_LessThan_200_o> created at line 156
    Found 11-bit comparator lessequal for signal <n0227> created at line 163
    Found 11-bit comparator greater for signal <hcounter[10]_BUS_0002_LessThan_231_o> created at line 163
    Found 11-bit comparator lessequal for signal <n0231> created at line 163
    Found 11-bit comparator greater for signal <vcounter[10]_BUS_0003_LessThan_234_o> created at line 163
    Found 11-bit comparator equal for signal <GND_18_o_hcounter[10]_equal_390_o> created at line 200
    Found 11-bit comparator greater for signal <GND_18_o_vcounter[10]_LessThan_391_o> created at line 200
    Found 11-bit comparator greater for signal <vcounter[10]_BUS_0004_LessThan_393_o> created at line 200
    Found 11-bit comparator equal for signal <GND_18_o_hcounter[10]_equal_396_o> created at line 206
    Found 11-bit comparator greater for signal <GND_18_o_vcounter[10]_LessThan_397_o> created at line 206
    Found 11-bit comparator greater for signal <vcounter[10]_BUS_0005_LessThan_399_o> created at line 206
    Found 10-bit comparator lessequal for signal <n0353> created at line 234
    Found 11-bit comparator greater for signal <GND_18_o_BUS_0006_LessThan_407_o> created at line 234
    Found 10-bit comparator lessequal for signal <n0356> created at line 234
    Found 11-bit comparator greater for signal <GND_18_o_BUS_0007_LessThan_410_o> created at line 234
    Found 10-bit comparator lessequal for signal <n0617> created at line 424
    Found 10-bit comparator greater for signal <alienRockety[9]_PWR_12_o_LessThan_707_o> created at line 424
    Found 11-bit comparator lessequal for signal <n0622> created at line 425
    Found 11-bit comparator greater for signal <GND_18_o_BUS_0009_LessThan_711_o> created at line 425
    Summary:
	inferred   3 RAM(s).
	inferred  22 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred  31 Comparator(s).
	inferred 138 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <div_12s_6s>.
    Related source file is "".
    Found 12-bit subtractor for signal <a[11]_unary_minus_1_OUT> created at line 0.
    Found 13-bit adder for signal <GND_20_o_BUS_0001_add_30_OUT[12:0]> created at line 0.
    Found 18-bit adder for signal <GND_20_o_b[5]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_20_o_b[5]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <GND_20_o_b[5]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <GND_20_o_b[5]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <GND_20_o_b[5]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <GND_20_o_b[5]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[5]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_23_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_25_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_20_o_add_27_OUT[11:0]> created at line 0.
    Found 18-bit comparator greater for signal <BUS_0001_INV_234_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0002_INV_233_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0003_INV_232_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0004_INV_231_o> created at line 0
    Found 14-bit comparator greater for signal <BUS_0005_INV_230_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0006_INV_229_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0007_INV_228_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0008_INV_227_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0009_INV_226_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0010_INV_225_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0011_INV_224_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0012_INV_223_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0013_INV_222_o> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 113 Multiplexer(s).
Unit <div_12s_6s> synthesized.

Synthesizing Unit <mod_13s_5s>.
    Related source file is "".
    Found 13-bit subtractor for signal <a[12]_unary_minus_1_OUT> created at line 0.
    Found 18-bit adder for signal <GND_23_o_b[4]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <GND_23_o_b[4]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <GND_23_o_b[4]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <GND_23_o_b[4]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <GND_23_o_b[4]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_b[4]_add_15_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_17_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_21_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_23_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_25_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_27_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_29_OUT> created at line 0.
    Found 13-bit adder for signal <a[12]_GND_23_o_add_31_OUT> created at line 0.
    Found 5-bit adder for signal <b[4]_a[12]_add_33_OUT[4:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0014> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  14 Comparator(s).
	inferred 176 Multiplexer(s).
Unit <mod_13s_5s> synthesized.

Synthesizing Unit <div_10u_5u>.
    Related source file is "".
    Found 15-bit adder for signal <GND_26_o_b[4]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <GND_26_o_b[4]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <GND_26_o_b[4]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <GND_26_o_b[4]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <GND_26_o_b[4]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[4]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_26_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_26_o_add_15_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_26_o_add_17_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_26_o_add_19_OUT[9:0]> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <div_10u_5u> synthesized.

Synthesizing Unit <mod_10u_3u>.
    Related source file is "".
    Found 13-bit adder for signal <GND_27_o_b[2]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <GND_27_o_b[2]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <GND_27_o_b[2]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[2]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_15_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_17_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_19_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_27_o_add_21_OUT> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred 101 Multiplexer(s).
Unit <mod_10u_3u> synthesized.

Synthesizing Unit <mod_12s_6s>.
    Related source file is "".
    Found 12-bit subtractor for signal <a[11]_unary_minus_1_OUT> created at line 0.
    Found 6-bit subtractor for signal <b[5]_unary_minus_3_OUT> created at line 0.
    Found 18-bit adder for signal <n0505> created at line 0.
    Found 18-bit adder for signal <GND_35_o_b[5]_add_5_OUT> created at line 0.
    Found 17-bit adder for signal <n0509> created at line 0.
    Found 17-bit adder for signal <GND_35_o_b[5]_add_7_OUT> created at line 0.
    Found 16-bit adder for signal <n0513> created at line 0.
    Found 16-bit adder for signal <GND_35_o_b[5]_add_9_OUT> created at line 0.
    Found 15-bit adder for signal <n0517> created at line 0.
    Found 15-bit adder for signal <GND_35_o_b[5]_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0521> created at line 0.
    Found 14-bit adder for signal <GND_35_o_b[5]_add_13_OUT> created at line 0.
    Found 13-bit adder for signal <n0525> created at line 0.
    Found 13-bit adder for signal <GND_35_o_b[5]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <n0529> created at line 0.
    Found 12-bit adder for signal <a[11]_b[5]_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <n0533> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_35_o_add_19_OUT> created at line 0.
    Found 12-bit adder for signal <n0537> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_35_o_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <n0541> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_35_o_add_23_OUT> created at line 0.
    Found 12-bit adder for signal <n0545> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_35_o_add_25_OUT> created at line 0.
    Found 12-bit adder for signal <n0549> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_35_o_add_27_OUT> created at line 0.
    Found 12-bit adder for signal <n0553> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_35_o_add_29_OUT> created at line 0.
    Found 6-bit adder for signal <n0557> created at line 0.
    Found 6-bit adder for signal <b[5]_a[11]_add_31_OUT> created at line 0.
    Found 6-bit adder for signal <GND_35_o_a[11]_add_32_OUT[5:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  31 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 159 Multiplexer(s).
Unit <mod_12s_6s> synthesized.

Synthesizing Unit <div_11s_6s>.
    Related source file is "".
    Found 11-bit subtractor for signal <a[10]_unary_minus_1_OUT> created at line 0.
    Found 6-bit subtractor for signal <b[5]_unary_minus_3_OUT> created at line 0.
    Found 17-bit adder for signal <n0443> created at line 0.
    Found 17-bit adder for signal <GND_36_o_b[5]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <n0447> created at line 0.
    Found 16-bit adder for signal <GND_36_o_b[5]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <n0451> created at line 0.
    Found 15-bit adder for signal <GND_36_o_b[5]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0455> created at line 0.
    Found 14-bit adder for signal <GND_36_o_b[5]_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <n0459> created at line 0.
    Found 13-bit adder for signal <GND_36_o_b[5]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <n0463> created at line 0.
    Found 12-bit adder for signal <GND_36_o_b[5]_add_15_OUT> created at line 0.
    Found 11-bit adder for signal <n0467> created at line 0.
    Found 11-bit adder for signal <a[10]_b[5]_add_17_OUT> created at line 0.
    Found 11-bit adder for signal <n0471> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_19_OUT> created at line 0.
    Found 11-bit adder for signal <n0475> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_21_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <n0479> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_23_OUT[10:0]> created at line 0.
    Found 11-bit adder for signal <n0483> created at line 0.
    Found 11-bit adder for signal <a[10]_GND_36_o_add_25_OUT[10:0]> created at line 0.
    Found 12-bit adder for signal <GND_36_o_BUS_0001_add_28_OUT[11:0]> created at line 0.
    Found 17-bit comparator greater for signal <BUS_0001_INV_1134_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0002_INV_1133_o> created at line 0
    Found 15-bit comparator greater for signal <BUS_0003_INV_1132_o> created at line 0
    Found 14-bit comparator greater for signal <BUS_0004_INV_1131_o> created at line 0
    Found 13-bit comparator greater for signal <BUS_0005_INV_1130_o> created at line 0
    Found 12-bit comparator greater for signal <BUS_0006_INV_1129_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0007_INV_1128_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0008_INV_1127_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0009_INV_1126_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0010_INV_1125_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0011_INV_1124_o> created at line 0
    Found 11-bit comparator greater for signal <BUS_0012_INV_1123_o> created at line 0
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  94 Multiplexer(s).
Unit <div_11s_6s> synthesized.

Synthesizing Unit <Input>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\Input.vhd".
    Found 9-bit register for signal <alienXX>.
    Found 10-bit register for signal <shipPos>.
    Found 23-bit register for signal <alienTimer>.
    Found 17-bit register for signal <shipTimer>.
    Found 20-bit register for signal <fireTimer>.
    Found 3-bit register for signal <alienDirection>.
    Found 4-bit register for signal <alienJump>.
    Found 8-bit register for signal <alienYY>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <newMissile>.
    Found 20-bit adder for signal <fireTimer[19]_GND_39_o_add_6_OUT> created at line 81.
    Found 10-bit adder for signal <shipPos[9]_GND_39_o_add_14_OUT> created at line 95.
    Found 17-bit adder for signal <shipTimer[16]_GND_39_o_add_18_OUT> created at line 99.
    Found 18-bit adder for signal <n0157> created at line 123.
    Found 21-bit adder for signal <n0156> created at line 129.
    Found 9-bit adder for signal <alienXX[8]_GND_39_o_add_57_OUT> created at line 138.
    Found 18-bit adder for signal <n0164> created at line 145.
    Found 8-bit adder for signal <alienYY[7]_GND_39_o_add_71_OUT> created at line 150.
    Found 21-bit adder for signal <n0166> created at line 151.
    Found 23-bit adder for signal <alienTimer[22]_GND_39_o_add_79_OUT> created at line 155.
    Found 3-bit adder for signal <alienDirection[2]_GND_39_o_add_90_OUT> created at line 170.
    Found 4-bit adder for signal <alienJump[3]_GND_39_o_add_93_OUT> created at line 176.
    Found 10-bit subtractor for signal <GND_39_o_GND_39_o_sub_12_OUT<9:0>> created at line 91.
    Found 8-bit subtractor for signal <GND_39_o_GND_39_o_sub_46_OUT<7:0>> created at line 128.
    Found 9-bit subtractor for signal <GND_39_o_GND_39_o_sub_71_OUT<8:0>> created at line 149.
    Found 21-bit 8-to-1 multiplexer for signal <alienDirection[2]_GND_39_o_wide_mux_77_OUT> created at line 108.
    Found 20-bit comparator greater for signal <n0003> created at line 70
    Found 17-bit comparator greater for signal <n0012> created at line 87
    Found 10-bit comparator lessequal for signal <GND_39_o_shipPos[9]_LessThan_11_o> created at line 90
    Found 10-bit comparator lessequal for signal <shipPos[9]_PWR_32_o_LessThan_14_o> created at line 94
    Found 23-bit comparator greater for signal <n0027> created at line 106
    Found 8-bit comparator greater for signal <GND_39_o_alienYY[7]_LessThan_44_o> created at line 126
    Found 9-bit comparator greater for signal <alienXX[8]_PWR_32_o_LessThan_56_o> created at line 137
    Found 9-bit comparator greater for signal <GND_39_o_alienXX[8]_LessThan_69_o> created at line 148
    Found 8-bit comparator greater for signal <alienYY[7]_PWR_32_o_LessThan_70_o> created at line 148
    Found 3-bit comparator lessequal for signal <n0080> created at line 167
    Found 4-bit comparator lessequal for signal <n0084> created at line 173
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <Input> synthesized.

Synthesizing Unit <rocketManager>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\rocketManager.vhd".
    Found 10-bit register for signal <rocketY>.
    Found 16-bit register for signal <missileTimer>.
    Found 1-bit register for signal <MissileXX<9>>.
    Found 1-bit register for signal <MissileXX<8>>.
    Found 1-bit register for signal <MissileXX<7>>.
    Found 1-bit register for signal <MissileXX<6>>.
    Found 1-bit register for signal <MissileXX<5>>.
    Found 1-bit register for signal <MissileXX<4>>.
    Found 1-bit register for signal <MissileXX<3>>.
    Found 1-bit register for signal <MissileXX<2>>.
    Found 1-bit register for signal <MissileXX<1>>.
    Found 1-bit register for signal <MissileXX<0>>.
    Found 10-bit adder for signal <shipPosition[9]_GND_41_o_add_3_OUT> created at line 60.
    Found 16-bit adder for signal <missileTimer[15]_GND_41_o_add_8_OUT> created at line 67.
    Found 10-bit subtractor for signal <GND_41_o_GND_41_o_sub_8_OUT<9:0>> created at line 64.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <rocketManager> synthesized.

Synthesizing Unit <alienRocket>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.5\alienRocket.vhd".
    Found 23-bit register for signal <shootTimer>.
    Found 4-bit register for signal <columnCounter>.
    Found 10-bit register for signal <rocketXXX>.
    Found 16-bit register for signal <rocketSpeed>.
    Found 1-bit register for signal <rocketYY<9>>.
    Found 1-bit register for signal <rocketYY<8>>.
    Found 1-bit register for signal <rocketYY<7>>.
    Found 1-bit register for signal <rocketYY<6>>.
    Found 1-bit register for signal <rocketYY<5>>.
    Found 1-bit register for signal <rocketYY<4>>.
    Found 1-bit register for signal <rocketYY<3>>.
    Found 1-bit register for signal <rocketYY<2>>.
    Found 1-bit register for signal <rocketYY<1>>.
    Found 1-bit register for signal <rocketYY<0>>.
    Found 1-bit register for signal <rocketFinished_0>.
    Found 4-bit adder for signal <columnCounter[3]_GND_43_o_add_17_OUT> created at line 98.
    Found 23-bit adder for signal <shootTimer[22]_GND_43_o_add_21_OUT> created at line 106.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_43_OUT> created at line 134.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_68_OUT> created at line 157.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_93_OUT> created at line 180.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_118_OUT> created at line 203.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_143_OUT> created at line 226.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_168_OUT> created at line 249.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_193_OUT> created at line 272.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_218_OUT> created at line 295.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_243_OUT> created at line 318.
    Found 10-bit adder for signal <alienYY[9]_GND_43_o_add_256_OUT> created at line 328.
    Found 10-bit adder for signal <alienYY[9]_GND_43_o_add_259_OUT> created at line 331.
    Found 10-bit adder for signal <alienYY[9]_GND_43_o_add_262_OUT> created at line 334.
    Found 10-bit adder for signal <alienYY[9]_GND_43_o_add_265_OUT> created at line 337.
    Found 10-bit adder for signal <alienYY[9]_GND_43_o_add_267_OUT> created at line 340.
    Found 10-bit adder for signal <alienXX[9]_GND_43_o_add_268_OUT> created at line 341.
    Found 10-bit adder for signal <rocketYY[9]_GND_43_o_add_289_OUT> created at line 375.
    Found 16-bit adder for signal <rocketSpeed[15]_GND_43_o_add_291_OUT> created at line 379.
    Found 10-bit 12-to-1 multiplexer for signal <columnCounter[3]_GND_43_o_wide_mux_279_OUT> created at line 117.
    Found 10-bit 12-to-1 multiplexer for signal <columnCounter[3]_GND_43_o_wide_mux_280_OUT> created at line 117.
    Found 1-bit 12-to-1 multiplexer for signal <columnCounter[3]_GND_43_o_wide_mux_281_OUT<0>> created at line 117.
    Found 10-bit comparator greater for signal <GND_43_o_rocketXX[9]_LessThan_15_o> created at line 89
    Found 5-bit comparator lessequal for signal <GND_43_o_column1[4]_LessThan_30_o> created at line 119
    Found 5-bit comparator greater for signal <GND_43_o_column1[4]_LessThan_31_o> created at line 120
    Found 5-bit comparator greater for signal <GND_43_o_column1[4]_LessThan_34_o> created at line 123
    Found 5-bit comparator greater for signal <GND_43_o_column1[4]_LessThan_37_o> created at line 126
    Found 5-bit comparator greater for signal <GND_43_o_column1[4]_LessThan_40_o> created at line 129
    Found 5-bit comparator lessequal for signal <GND_43_o_column2[4]_LessThan_55_o> created at line 142
    Found 5-bit comparator greater for signal <GND_43_o_column2[4]_LessThan_56_o> created at line 143
    Found 5-bit comparator greater for signal <GND_43_o_column2[4]_LessThan_59_o> created at line 146
    Found 5-bit comparator greater for signal <GND_43_o_column2[4]_LessThan_62_o> created at line 149
    Found 5-bit comparator greater for signal <GND_43_o_column2[4]_LessThan_65_o> created at line 152
    Found 5-bit comparator lessequal for signal <GND_43_o_column3[4]_LessThan_80_o> created at line 165
    Found 5-bit comparator greater for signal <GND_43_o_column3[4]_LessThan_81_o> created at line 166
    Found 5-bit comparator greater for signal <GND_43_o_column3[4]_LessThan_84_o> created at line 169
    Found 5-bit comparator greater for signal <GND_43_o_column3[4]_LessThan_87_o> created at line 172
    Found 5-bit comparator greater for signal <GND_43_o_column3[4]_LessThan_90_o> created at line 175
    Found 5-bit comparator lessequal for signal <GND_43_o_column4[4]_LessThan_105_o> created at line 188
    Found 5-bit comparator greater for signal <GND_43_o_column4[4]_LessThan_106_o> created at line 189
    Found 5-bit comparator greater for signal <GND_43_o_column4[4]_LessThan_109_o> created at line 192
    Found 5-bit comparator greater for signal <GND_43_o_column4[4]_LessThan_112_o> created at line 195
    Found 5-bit comparator greater for signal <GND_43_o_column4[4]_LessThan_115_o> created at line 198
    Found 5-bit comparator lessequal for signal <GND_43_o_column5[4]_LessThan_130_o> created at line 211
    Found 5-bit comparator greater for signal <GND_43_o_column5[4]_LessThan_131_o> created at line 212
    Found 5-bit comparator greater for signal <GND_43_o_column5[4]_LessThan_134_o> created at line 215
    Found 5-bit comparator greater for signal <GND_43_o_column5[4]_LessThan_137_o> created at line 218
    Found 5-bit comparator greater for signal <GND_43_o_column5[4]_LessThan_140_o> created at line 221
    Found 5-bit comparator lessequal for signal <GND_43_o_column6[4]_LessThan_155_o> created at line 234
    Found 5-bit comparator greater for signal <GND_43_o_column6[4]_LessThan_156_o> created at line 235
    Found 5-bit comparator greater for signal <GND_43_o_column6[4]_LessThan_159_o> created at line 238
    Found 5-bit comparator greater for signal <GND_43_o_column6[4]_LessThan_162_o> created at line 241
    Found 5-bit comparator greater for signal <GND_43_o_column6[4]_LessThan_165_o> created at line 244
    Found 5-bit comparator lessequal for signal <GND_43_o_column7[4]_LessThan_180_o> created at line 257
    Found 5-bit comparator greater for signal <GND_43_o_column7[4]_LessThan_181_o> created at line 258
    Found 5-bit comparator greater for signal <GND_43_o_column7[4]_LessThan_184_o> created at line 261
    Found 5-bit comparator greater for signal <GND_43_o_column7[4]_LessThan_187_o> created at line 264
    Found 5-bit comparator greater for signal <GND_43_o_column7[4]_LessThan_190_o> created at line 267
    Found 5-bit comparator lessequal for signal <GND_43_o_column8[4]_LessThan_205_o> created at line 280
    Found 5-bit comparator greater for signal <GND_43_o_column8[4]_LessThan_206_o> created at line 281
    Found 5-bit comparator greater for signal <GND_43_o_column8[4]_LessThan_209_o> created at line 284
    Found 5-bit comparator greater for signal <GND_43_o_column8[4]_LessThan_212_o> created at line 287
    Found 5-bit comparator greater for signal <GND_43_o_column8[4]_LessThan_215_o> created at line 290
    Found 5-bit comparator lessequal for signal <GND_43_o_column9[4]_LessThan_230_o> created at line 303
    Found 5-bit comparator greater for signal <GND_43_o_column9[4]_LessThan_231_o> created at line 304
    Found 5-bit comparator greater for signal <GND_43_o_column9[4]_LessThan_234_o> created at line 307
    Found 5-bit comparator greater for signal <GND_43_o_column9[4]_LessThan_237_o> created at line 310
    Found 5-bit comparator greater for signal <GND_43_o_column9[4]_LessThan_240_o> created at line 313
    Found 5-bit comparator lessequal for signal <GND_43_o_column10[4]_LessThan_255_o> created at line 326
    Found 5-bit comparator greater for signal <GND_43_o_column10[4]_LessThan_256_o> created at line 327
    Found 5-bit comparator greater for signal <GND_43_o_column10[4]_LessThan_259_o> created at line 330
    Found 5-bit comparator greater for signal <GND_43_o_column10[4]_LessThan_262_o> created at line 333
    Found 5-bit comparator greater for signal <GND_43_o_column10[4]_LessThan_265_o> created at line 336
    Summary:
	inferred  19 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  51 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <alienRocket> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x696-bit single-port Read Only RAM                 : 1
 32x486-bit single-port Read Only RAM                  : 1
 512x426-bit single-port Read Only RAM                 : 1
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 223
 10-bit adder                                          : 31
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 6
 11-bit adder                                          : 30
 11-bit subtractor                                     : 4
 12-bit adder                                          : 42
 12-bit subtractor                                     : 5
 13-bit adder                                          : 21
 13-bit subtractor                                     : 1
 14-bit adder                                          : 11
 15-bit adder                                          : 11
 16-bit adder                                          : 12
 17-bit adder                                          : 12
 18-bit adder                                          : 8
 20-bit adder                                          : 1
 21-bit adder                                          : 2
 23-bit adder                                          : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 6-bit subtractor                                      : 6
 7-bit subtractor                                      : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 49
 1-bit register                                        : 28
 10-bit register                                       : 9
 11-bit register                                       : 1
 16-bit register                                       : 2
 17-bit register                                       : 1
 20-bit register                                       : 1
 23-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 198
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 20
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 29
 11-bit comparator lessequal                           : 11
 12-bit comparator greater                             : 9
 12-bit comparator lessequal                           : 18
 13-bit comparator greater                             : 3
 13-bit comparator lessequal                           : 13
 14-bit comparator greater                             : 3
 14-bit comparator lessequal                           : 4
 15-bit comparator greater                             : 3
 15-bit comparator lessequal                           : 4
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 3
 17-bit comparator greater                             : 4
 17-bit comparator lessequal                           : 3
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 3
 20-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 40
 5-bit comparator lessequal                            : 10
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 1208
 1-bit 10-to-1 multiplexer                             : 5
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 948
 10-bit 12-to-1 multiplexer                            : 2
 10-bit 2-to-1 multiplexer                             : 119
 11-bit 2-to-1 multiplexer                             : 9
 12-bit 2-to-1 multiplexer                             : 9
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 8-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 6
 6-bit 21-to-1 multiplexer                             : 1
 7-bit 27-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 75
 8-bit 5-to-1 multiplexer                              : 1
 8-bit 54-to-1 multiplexer                             : 1
 8-bit 91-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/StartScreenRom.ngc>.
Loading core <StartScreenRom> for timing and area information for instance <StartScreenRom_map>.

Synthesizing (advanced) Unit <Display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2092> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 426-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_18_o_GND_18_o_sub_43_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2349> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 696-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND_18_o_GND_18_o_sub_105_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2460> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 486-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0898>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Display> synthesized (advanced).

Synthesizing (advanced) Unit <Input>.
The following registers are absorbed into counter <alienTimer>: 1 register on signal <alienTimer>.
The following registers are absorbed into counter <fireTimer>: 1 register on signal <fireTimer>.
The following registers are absorbed into counter <alienDirection>: 1 register on signal <alienDirection>.
Unit <Input> synthesized (advanced).

Synthesizing (advanced) Unit <TopModule>.
	Multiplier <Mmult_n0023> in block <TopModule> and adder/subtractor <Madd_n0012_Madd> in block <TopModule> are combined into a MAC<Maddsub_n0023>.
Unit <TopModule> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Internal>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <VGA_Internal> synthesized (advanced).

Synthesizing (advanced) Unit <alienRocket>.
The following registers are absorbed into counter <columnCounter>: 1 register on signal <columnCounter>.
The following registers are absorbed into counter <rocketSpeed>: 1 register on signal <rocketSpeed>.
Unit <alienRocket> synthesized (advanced).

Synthesizing (advanced) Unit <rocketManager>.
The following registers are absorbed into counter <missileTimer>: 1 register on signal <missileTimer>.
Unit <rocketManager> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 256x696-bit single-port distributed Read Only RAM     : 1
 32x486-bit single-port distributed Read Only RAM      : 1
 512x426-bit single-port distributed Read Only RAM     : 1
# MACs                                                 : 1
 9x8-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 164
 10-bit adder                                          : 37
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 6
 11-bit adder                                          : 7
 11-bit adder carry in                                 : 22
 11-bit subtractor                                     : 4
 12-bit adder                                          : 14
 12-bit adder carry in                                 : 24
 12-bit subtractor                                     : 5
 13-bit adder                                          : 14
 13-bit subtractor                                     : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 2
 21-bit adder                                          : 2
 23-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 4
 6-bit subtractor                                      : 6
 7-bit subtractor                                      : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Counters                                             : 8
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 2
 20-bit up counter                                     : 1
 23-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 169
 Flip-Flops                                            : 169
# Comparators                                          : 198
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 20
 11-bit comparator equal                               : 2
 11-bit comparator greater                             : 29
 11-bit comparator lessequal                           : 11
 12-bit comparator greater                             : 9
 12-bit comparator lessequal                           : 18
 13-bit comparator greater                             : 3
 13-bit comparator lessequal                           : 13
 14-bit comparator greater                             : 3
 14-bit comparator lessequal                           : 4
 15-bit comparator greater                             : 3
 15-bit comparator lessequal                           : 4
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 3
 17-bit comparator greater                             : 4
 17-bit comparator lessequal                           : 3
 18-bit comparator greater                             : 1
 18-bit comparator lessequal                           : 3
 20-bit comparator greater                             : 1
 23-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 40
 5-bit comparator lessequal                            : 10
 8-bit comparator greater                              : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 1201
 1-bit 10-to-1 multiplexer                             : 5
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 948
 10-bit 12-to-1 multiplexer                            : 2
 10-bit 2-to-1 multiplexer                             : 118
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 9
 13-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 4
 21-bit 8-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 6
 6-bit 21-to-1 multiplexer                             : 1
 7-bit 27-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 75
 8-bit 5-to-1 multiplexer                              : 1
 8-bit 54-to-1 multiplexer                             : 1
 8-bit 91-to-1 multiplexer                             : 1
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <VGA_Internal> ...

Optimizing unit <alienRocket> ...

Optimizing unit <Display> ...

Optimizing unit <mod_13s_5s> ...

Optimizing unit <div_10u_5u> ...

Optimizing unit <mod_10u_3u> ...
INFO:Xst:2261 - The FF/Latch <Input_Map/alienDirection_0> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <alienRocketMap/columnCounter_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 62.
FlipFlop Input_Map/alienXX_0 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_1 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_2 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_3 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_4 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_5 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_6 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_7 has been replicated 1 time(s)
FlipFlop Input_Map/alienXX_8 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_1 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_2 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_3 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_4 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_5 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_6 has been replicated 1 time(s)
FlipFlop Input_Map/alienYY_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 287
 Flip-Flops                                            : 287

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6748
#      GND                         : 2
#      INV                         : 68
#      LUT1                        : 113
#      LUT2                        : 188
#      LUT3                        : 471
#      LUT4                        : 357
#      LUT5                        : 1025
#      LUT6                        : 3092
#      MUXCY                       : 612
#      MUXF7                       : 239
#      VCC                         : 2
#      XORCY                       : 579
# FlipFlops/Latches                : 291
#      FDC                         : 119
#      FDCE                        : 67
#      FDE                         : 4
#      FDP                         : 9
#      FDPE                        : 76
#      FDRE                        : 16
# RAMS                             : 15
#      RAMB16BWER                  : 15
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             291  out of  18224     1%  
 Number of Slice LUTs:                 5314  out of   9112    58%  
    Number used as Logic:              5314  out of   9112    58%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5342
   Number with an unused Flip Flop:    5051  out of   5342    94%  
   Number with an unused LUT:            28  out of   5342     0%  
   Number of fully used LUT-FF pairs:   263  out of   5342     4%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                       | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_clk                           | DCM_SP:CLKFX                                                                                                                                | 306   |
StartScreenRom_map/N1              | NONE(StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 15    |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.160ns (Maximum Frequency: 122.553MHz)
   Minimum input arrival time before clock: 5.339ns
   Maximum output required time after clock: 57.465ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk'
  Clock period: 8.160ns (frequency: 122.553MHz)
  Total number of paths / destination ports: 286778723849 / 777
-------------------------------------------------------------------------
Delay:               20.399ns (Levels of Logic = 24)
  Source:            rocketManager_Map/MissileXX_0 (FF)
  Destination:       Display_Map/touched_0 (FF)
  Source Clock:      fpga_clk rising 0.4X
  Destination Clock: fpga_clk rising 0.4X

  Data Path: rocketManager_Map/MissileXX_0 to Display_Map/touched_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.774  rocketManager_Map/MissileXX_0 (rocketManager_Map/MissileXX_0)
     LUT2:I1->O            1   0.205   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_lut<0> (Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<0> (Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<1> (Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<2> (Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<3> (Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_cy<3>)
     XORCY:CI->O          11   0.180   1.227  Display_Map/Msub_GND_18_o_GND_18_o_sub_613_OUT_xor<4> (Display_Map/GND_18_o_GND_18_o_sub_613_OUT<4>)
     LUT6:I1->O            9   0.203   0.830  Display_Map/GND_18_o_GND_18_o_div_613/BUS_0007_INV_1128_o1_SW3 (N256)
     LUT6:I5->O            4   0.205   0.684  Display_Map/GND_18_o_GND_18_o_div_613/BUS_0007_INV_1128_o1_1 (Display_Map/GND_18_o_GND_18_o_div_613/BUS_0007_INV_1128_o1)
     LUT5:I4->O           14   0.205   0.957  Display_Map/GND_18_o_GND_18_o_div_613/Mmux_a[10]_a[10]_MUX_2120_o151 (Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_19_OUT_Madd_lut<5>)
     MUXCY:DI->O           1   0.145   0.000  Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_19_OUT_Madd_cy<5> (Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_19_OUT_Madd_cy<5>)
     XORCY:CI->O           7   0.180   0.774  Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_19_OUT_Madd_xor<6> (Display_Map/GND_18_o_GND_18_o_div_613/a[10]_GND_36_o_add_19_OUT<6>)
     LUT3:I2->O            8   0.205   1.050  Display_Map/GND_18_o_GND_18_o_div_613/BUS_0009_INV_1126_o2_SW0 (N235)
     LUT6:I2->O            4   0.203   0.684  Display_Map/GND_18_o_GND_18_o_div_613/BUS_0009_INV_1126_o2_1 (Display_Map/GND_18_o_GND_18_o_div_613/BUS_0009_INV_1126_o2)
     LUT6:I5->O           18   0.205   1.049  Display_Map/GND_18_o_GND_18_o_div_613/Mmux_n047771 (Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_23_OUT[10:0]_Madd_lut<5>)
     MUXCY:DI->O           1   0.145   0.000  Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_23_OUT[10:0]_Madd_cy<5> (Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_23_OUT[10:0]_Madd_cy<5>)
     XORCY:CI->O           7   0.180   0.774  Display_Map/GND_18_o_GND_18_o_div_613/Madd_a[10]_GND_36_o_add_23_OUT[10:0]_Madd_xor<6> (Display_Map/GND_18_o_GND_18_o_div_613/a[10]_GND_36_o_add_23_OUT[10:0]<6>)
     LUT6:I5->O           13   0.205   1.161  Display_Map/GND_18_o_GND_18_o_div_613/Mmux_n048181 (Display_Map/GND_18_o_GND_18_o_div_613/n0481<6>)
     LUT6:I3->O            4   0.205   0.684  Display_Map/GND_18_o_GND_18_o_div_613/BUS_0011_INV_1124_o11_SW0_SW0 (N511)
     LUT6:I5->O            7   0.205   0.878  Display_Map/GND_18_o_GND_18_o_div_613/BUS_0012_INV_1123_o13_1 (Display_Map/GND_18_o_GND_18_o_div_613/BUS_0012_INV_1123_o13)
     LUT6:I4->O           15   0.203   0.982  Display_Map/GND_18_o_GND_18_o_equal_587_o<11>1 (Display_Map/GND_18_o_GND_18_o_equal_587_o)
     LUT6:I5->O            8   0.205   1.031  Display_Map/Mmux_ali4[9]_GND_18_o_mux_517_OUT_B511 (Display_Map/Mmux_ali4[9]_GND_18_o_mux_517_OUT_B51)
     LUT6:I3->O            1   0.205   0.580  Display_Map/_n1549 (Display_Map/_n1549)
     LUT6:I5->O            1   0.205   0.808  Display_Map/_n1575_inv3_SW1 (N191)
     LUT6:I3->O            1   0.205   0.579  Display_Map/_n1575_inv4 (Display_Map/_n1575_inv)
     FDCE:CE                   0.322          Display_Map/touched_0
    ----------------------------------------
    Total                     20.399ns (4.897ns logic, 15.502ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk'
  Total number of paths / destination ports: 292 / 272
-------------------------------------------------------------------------
Offset:              5.339ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rocketManager_Map/MissileXX_0 (FF)
  Destination Clock: fpga_clk rising 0.4X

  Data Path: rst to rocketManager_Map/MissileXX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           176   1.222   2.136  rst_IBUF (rst_IBUF)
     LUT2:I0->O           36   0.203   1.348  rocketManager_Map/reset_alienKilled_OR_40_o1 (rocketManager_Map/reset_alienKilled_OR_40_o)
     FDC:CLR                   0.430          rocketManager_Map/MissileXX_0
    ----------------------------------------
    Total                      5.339ns (1.855ns logic, 3.484ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk'
  Total number of paths / destination ports: 162180839250541630 / 10
-------------------------------------------------------------------------
Offset:              57.465ns (Levels of Logic = 56)
  Source:            VGA/hcounter_0 (FF)
  Destination:       red<0> (PAD)
  Source Clock:      fpga_clk rising 0.4X

  Data Path: VGA/hcounter_0 to red<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q           1338   0.447   2.393  VGA/hcounter_0 (VGA/hcounter_0)
     LUT2:I0->O            1   0.203   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_lut<0> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<0> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<1> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<2> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<3> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<4> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<5> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<6> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<7> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<8> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<9> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<10> (Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_cy<10>)
     XORCY:CI->O         121   0.180   1.932  Display_Map/Msub_GND_18_o_GND_18_o_sub_359_OUT_xor<11> (Display_Map/GND_18_o_GND_18_o_sub_359_OUT<11>)
     INV:I->O              0   0.206   0.000  Display_Map/GND_18_o_GND_18_o_div_25/Msub_a[11]_unary_minus_1_OUT_lut<11>1_INV_0 (Display_Map/GND_18_o_GND_18_o_div_25/Msub_a[11]_unary_minus_1_OUT_lut<11>1)
     XORCY:LI->O           3   0.136   0.755  Display_Map/GND_18_o_GND_18_o_div_25/Msub_a[11]_unary_minus_1_OUT_xor<11> (Display_Map/GND_18_o_GND_18_o_div_25/a[11]_unary_minus_1_OUT<11>)
     LUT5:I3->O           17   0.203   1.256  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0006_INV_229_o1 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<7>)
     LUT6:I3->O           17   0.205   1.275  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0007_INV_228_o1 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<6>)
     LUT6:I2->O           11   0.203   1.111  Display_Map/GND_18_o_GND_18_o_div_25/Mmux_a[11]_a[11]_MUX_271_o1111 (Display_Map/GND_18_o_GND_18_o_div_25/Mmux_a[11]_a[11]_MUX_271_o111)
     LUT3:I0->O           16   0.205   1.233  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0008_INV_227_o1 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<5>)
     LUT6:I3->O            6   0.205   0.849  Display_Map/GND_18_o_GND_18_o_div_25/Mmux_a[11]_a[11]_MUX_271_o141 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_a[11]_GND_20_o_add_21_OUT_lut<7>)
     LUT6:I4->O            4   0.203   0.931  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0009_INV_226_o (Display_Map/GND_18_o_GND_18_o_div_25/BUS_0009_INV_226_o1)
     LUT4:I0->O           11   0.203   1.227  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0009_INV_226_o11 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<4>)
     LUT6:I1->O            6   0.203   1.089  Display_Map/GND_18_o_GND_18_o_div_25/Mmux_a[11]_a[11]_MUX_283_o121 (Display_Map/GND_18_o_GND_18_o_div_25/a[11]_a[11]_MUX_285_o)
     LUT5:I0->O           15   0.203   1.229  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0010_INV_225_o1 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<3>)
     LUT6:I2->O            6   0.203   1.109  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0011_INV_224_o111 (Display_Map/GND_18_o_GND_18_o_div_25/BUS_0011_INV_224_o11)
     LUT6:I0->O           19   0.203   1.176  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0011_INV_224_o1 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<2>)
     LUT6:I4->O            3   0.203   1.015  Display_Map/GND_18_o_GND_18_o_div_25/Mmux_n054331 (Display_Map/GND_18_o_GND_18_o_div_25/Mmux_n054331)
     LUT6:I0->O            2   0.203   0.961  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0012_INV_223_o121 (Display_Map/GND_18_o_GND_18_o_div_25/BUS_0012_INV_223_o12)
     LUT5:I0->O           14   0.203   1.062  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0012_INV_223_o13 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_lut<1>)
     LUT6:I4->O            2   0.203   0.981  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0013_INV_222_o13 (Display_Map/GND_18_o_GND_18_o_div_25/BUS_0013_INV_222_o12)
     LUT6:I0->O           16   0.203   1.005  Display_Map/GND_18_o_GND_18_o_div_25/BUS_0013_INV_222_o19 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_cy<0>)
     LUT5:I4->O           14   0.205   1.205  Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_cy<4>11 (Display_Map/GND_18_o_GND_18_o_div_25/Madd_GND_20_o_BUS_0001_add_30_OUT[12:0]_cy<4>)
     LUT5:I1->O           24   0.203   1.517  Display_Map/GND_18_o_GND_18_o_div_25_OUT<8>1 (Display_Map/GND_18_o_GND_18_o_div_25_OUT<8>)
     LUT5:I0->O           12   0.203   1.253  Display_Map/GND_18_o_GND_18_o_mod_26/Mmux_a[12]_a[12]_MUX_454_o111 (Display_Map/GND_18_o_GND_18_o_mod_26/a[12]_a[12]_MUX_455_o)
     LUT5:I0->O            5   0.203   1.079  Display_Map/GND_18_o_GND_18_o_mod_26/Mmux_a[12]_a[12]_MUX_480_o1111 (Display_Map/GND_18_o_GND_18_o_mod_26/Mmux_a[12]_a[12]_MUX_480_o111)
     LUT6:I0->O            6   0.203   0.849  Display_Map/GND_18_o_GND_18_o_mod_26/Madd_a[12]_GND_23_o_add_21_OUT_cy<8>11 (Display_Map/GND_18_o_GND_18_o_mod_26/Madd_a[12]_GND_23_o_add_21_OUT_cy<8>)
     LUT6:I4->O           18   0.203   1.394  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0009_INV_380_o1 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0009_INV_380_o)
     LUT6:I1->O            8   0.203   1.050  Display_Map/GND_18_o_GND_18_o_mod_26/Madd_a[12]_GND_23_o_add_23_OUT_cy<7>11 (Display_Map/GND_18_o_GND_18_o_mod_26/Madd_a[12]_GND_23_o_add_23_OUT_cy<7>)
     LUT5:I1->O            8   0.203   1.147  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0010_INV_394_o121 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0010_INV_394_o12)
     LUT6:I1->O            3   0.203   0.995  Display_Map/GND_18_o_GND_18_o_mod_26/Madd_a[12]_GND_23_o_add_25_OUT_cy<6>11 (Display_Map/GND_18_o_GND_18_o_mod_26/Madd_a[12]_GND_23_o_add_25_OUT_cy<6>)
     LUT5:I0->O            7   0.203   1.002  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0011_INV_408_o1 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0011_INV_408_o)
     LUT5:I2->O            3   0.205   0.651  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o139 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o13)
     LUT6:I5->O            8   0.205   0.907  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0012_INV_422_o12 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0012_INV_422_o)
     LUT4:I2->O            4   0.203   0.684  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o15 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o15)
     LUT6:I5->O            5   0.205   1.079  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0013_INV_436_o1 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0013_INV_436_o)
     LUT6:I0->O            1   0.203   0.944  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o12 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o11)
     LUT6:I0->O            5   0.203   1.059  Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o14 (Display_Map/GND_18_o_GND_18_o_mod_26/BUS_0014_INV_450_o)
     LUT5:I0->O            1   0.203   0.684  Display_Map/GND_18_o_GND_18_o_mod_26/Mmux_o311 (Display_Map/GND_18_o_GND_18_o_mod_26/Mmux_o31)
     LUT3:I1->O            5   0.203   0.714  Display_Map/Mmux_alienIndex<2>11 (Display_Map/alienIndex<2>)
     MUXF7:S->O            1   0.148   0.580  Display_Map/Mmux_alienIndex[3]_X_12_o_Mux_234_o_5_f7 (Display_Map/Mmux_alienIndex[3]_X_12_o_Mux_234_o_5_f7)
     LUT6:I5->O            4   0.205   0.788  Display_Map/alienIndex<3>41 (Display_Map/alienIndex[3]_X_12_o_Mux_234_o)
     LUT4:I2->O            4   0.203   0.912  Display_Map/GND_18_o_vcounter[10]_AND_105_o855211 (Display_Map/GND_18_o_vcounter[10]_AND_105_o85521)
     LUT6:I3->O            1   0.205   0.808  Display_Map/Mmux_blue2813 (Display_Map/Mmux_blue2812)
     LUT6:I3->O            1   0.205   0.808  Display_Map/Mmux_blue2822 (Display_Map/Mmux_blue2821)
     LUT6:I3->O            1   0.205   0.579  Display_Map/Mmux_blue2823 (red_0_OBUF)
     OBUF:I->O                 2.571          red_0_OBUF (red<0>)
    ----------------------------------------
    Total                     57.465ns (12.192ns logic, 45.273ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |   20.399|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 79.00 secs
Total CPU time to Xst completion: 78.68 secs
 
--> 

Total memory usage is 533216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    7 (   0 filtered)

