<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::PPC Namespace Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="namespacellvm_1_1PPC.html">PPC</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPC Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Define some predicates that are used for node matching.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">Fixups</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d">fixup_ppc_br24</a> =  FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f">fixup_ppc_brcond14</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9">fixup_ppc_br24abs</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda">fixup_ppc_brcond14abs</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">fixup_ppc_half16</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">fixup_ppc_half16ds</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">fixup_ppc_nofixup</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e">LastTargetFixupKind</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26">NumTargetFixupKinds</a> =  LastTargetFixupKind - FirstTargetFixupKind
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PRED_LT</a> =  (0 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PRED_LE</a> =  (1 &lt;&lt; 5) | 4, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PRED_EQ</a> =  (2 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PRED_GE</a> =  (0 &lt;&lt; 5) | 4, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PRED_GT</a> =  (1 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PRED_NE</a> =  (2 &lt;&lt; 5) | 4, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6">PRED_UN</a> =  (3 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9">PRED_NU</a> =  (3 &lt;&lt; 5) | 4, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e">PRED_LT_MINUS</a> =  (0 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a">PRED_LE_MINUS</a> =  (1 &lt;&lt; 5) | 6, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39">PRED_EQ_MINUS</a> =  (2 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a">PRED_GE_MINUS</a> =  (0 &lt;&lt; 5) | 6, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042">PRED_GT_MINUS</a> =  (1 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">PRED_NE_MINUS</a> =  (2 &lt;&lt; 5) | 6, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19">PRED_UN_MINUS</a> =  (3 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9">PRED_NU_MINUS</a> =  (3 &lt;&lt; 5) | 6, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39">PRED_LT_PLUS</a> =  (0 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923">PRED_LE_PLUS</a> =  (1 &lt;&lt; 5) | 7, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6">PRED_EQ_PLUS</a> =  (2 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa">PRED_GE_PLUS</a> =  (0 &lt;&lt; 5) | 7, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680">PRED_GT_PLUS</a> =  (1 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc">PRED_NE_PLUS</a> =  (2 &lt;&lt; 5) | 7, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0">PRED_UN_PLUS</a> =  (3 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2">PRED_NU_PLUS</a> =  (3 &lt;&lt; 5) | 7, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PRED_BIT_SET</a> =  1024, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PRED_BIT_UNSET</a> =  1025
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classPredicate.html">Predicate</a> - These are "(BI &lt;&lt; 5) | BO" for various predicates.  <a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213abf20d995fb8903fac5baf09797e6ed80">DIR_NONE</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213aba3e2f71e6bcfa95d8ef5836ba47f02f">DIR_32</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a7b91cd4044a62473da3166dd0d2b2ddc">DIR_440</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213afdebe93c0e18a5453835f8df1c13e5e4">DIR_601</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a62ee0718349ae36cd1a8ed500abcd878">DIR_602</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a3962994d8e938b9593218caf575ef6bd">DIR_603</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a6cdba3048334fa40e8f46956ffeab0c3">DIR_7400</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213aa77883b2e65039199cd95b624cab29b2">DIR_750</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a56adb1ba4082b00854c8401847ade1a9">DIR_970</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213ab81d0aba13bef5a963bb14709390283e">DIR_A2</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a00d4f7d7f8d110db90749f417fceff3a">DIR_E500mc</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213ac4e6bb06de05f2620850b3fc53a0433e">DIR_E5500</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a80679195ad86168a8664a9ee102ce948">DIR_PWR3</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a1a9618f9addb07ce52555fa524ccf39d">DIR_PWR4</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a690b5c342106c270b005123adec2d7e6">DIR_PWR5</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a40aa4eed5523516b6f4be5d29307b5cc">DIR_PWR5X</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213aa2b626cb4809ee8a3b3da9d475eabe05">DIR_PWR6</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a664d0abca2c75f8a6f8ce2dcc21cd676">DIR_PWR6X</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a0c8a5dd168df904e8c29520a47502a61">DIR_PWR7</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213aa3de856d909c5b0166919bf6e4bd1a3d">DIR_PWR8</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a8db7c3e30bfd972d4d683448bd1f4213a00917bbd257bd4ee796f398e9c563a11">DIR_64</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a430fc7aab545fd5d88076b455542dce3">InvertPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=.  <a href="#a430fc7aab545fd5d88076b455542dce3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a0126350f85e64bcbddb8454a888b0b69">getSwappedPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions such that condition register is set by MI(b,a).  <a href="#a0126350f85e64bcbddb8454a888b0b69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode</a> (uint16_t)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.  <a href="#aee91c58b3a130d49788e05c85b12dce4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.  <a href="#ae9f806005e684e4cbd25d76849ee1775"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction.  <a href="#a43b885afb337e155a5f9e5257081de8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes).  <a href="#ab27448838ea5635fa836a68c3aa97b29"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes).  <a href="#a3f48ceee4d4e7b13efb21c415b8fc330"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.  <a href="#aa45ea0323da7012ed4e0f58aef3619bb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW.  <a href="#adf912033ee385662cb4e40bd06206b67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">getVSPLTImmediate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the specified isSplatShuffleMask VECTOR_SHUFFLE mask.  <a href="#a987580c5cd30f7664d4d0321c498dcb4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ByteSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted.  <a href="#a1a14301103c8d97e52ed0ca117ea6b65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">isQVALIGNIShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1.  <a href="#ab4b63a1d90b1ae4268d6cf7655c98c75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">getAltVSXFMAOpcode</a> (uint16_t Opcode)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Define some predicates that are used for node matching. </p>
</div><hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213"></a><!-- doxytag: member="llvm::PPC::@244" ref="a8db7c3e30bfd972d4d683448bd1f4213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213abf20d995fb8903fac5baf09797e6ed80"></a><!-- doxytag: member="DIR_NONE" ref="a8db7c3e30bfd972d4d683448bd1f4213abf20d995fb8903fac5baf09797e6ed80" args="" -->DIR_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213aba3e2f71e6bcfa95d8ef5836ba47f02f"></a><!-- doxytag: member="DIR_32" ref="a8db7c3e30bfd972d4d683448bd1f4213aba3e2f71e6bcfa95d8ef5836ba47f02f" args="" -->DIR_32</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a7b91cd4044a62473da3166dd0d2b2ddc"></a><!-- doxytag: member="DIR_440" ref="a8db7c3e30bfd972d4d683448bd1f4213a7b91cd4044a62473da3166dd0d2b2ddc" args="" -->DIR_440</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213afdebe93c0e18a5453835f8df1c13e5e4"></a><!-- doxytag: member="DIR_601" ref="a8db7c3e30bfd972d4d683448bd1f4213afdebe93c0e18a5453835f8df1c13e5e4" args="" -->DIR_601</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a62ee0718349ae36cd1a8ed500abcd878"></a><!-- doxytag: member="DIR_602" ref="a8db7c3e30bfd972d4d683448bd1f4213a62ee0718349ae36cd1a8ed500abcd878" args="" -->DIR_602</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a3962994d8e938b9593218caf575ef6bd"></a><!-- doxytag: member="DIR_603" ref="a8db7c3e30bfd972d4d683448bd1f4213a3962994d8e938b9593218caf575ef6bd" args="" -->DIR_603</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a6cdba3048334fa40e8f46956ffeab0c3"></a><!-- doxytag: member="DIR_7400" ref="a8db7c3e30bfd972d4d683448bd1f4213a6cdba3048334fa40e8f46956ffeab0c3" args="" -->DIR_7400</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213aa77883b2e65039199cd95b624cab29b2"></a><!-- doxytag: member="DIR_750" ref="a8db7c3e30bfd972d4d683448bd1f4213aa77883b2e65039199cd95b624cab29b2" args="" -->DIR_750</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a56adb1ba4082b00854c8401847ade1a9"></a><!-- doxytag: member="DIR_970" ref="a8db7c3e30bfd972d4d683448bd1f4213a56adb1ba4082b00854c8401847ade1a9" args="" -->DIR_970</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213ab81d0aba13bef5a963bb14709390283e"></a><!-- doxytag: member="DIR_A2" ref="a8db7c3e30bfd972d4d683448bd1f4213ab81d0aba13bef5a963bb14709390283e" args="" -->DIR_A2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a00d4f7d7f8d110db90749f417fceff3a"></a><!-- doxytag: member="DIR_E500mc" ref="a8db7c3e30bfd972d4d683448bd1f4213a00d4f7d7f8d110db90749f417fceff3a" args="" -->DIR_E500mc</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213ac4e6bb06de05f2620850b3fc53a0433e"></a><!-- doxytag: member="DIR_E5500" ref="a8db7c3e30bfd972d4d683448bd1f4213ac4e6bb06de05f2620850b3fc53a0433e" args="" -->DIR_E5500</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a80679195ad86168a8664a9ee102ce948"></a><!-- doxytag: member="DIR_PWR3" ref="a8db7c3e30bfd972d4d683448bd1f4213a80679195ad86168a8664a9ee102ce948" args="" -->DIR_PWR3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a1a9618f9addb07ce52555fa524ccf39d"></a><!-- doxytag: member="DIR_PWR4" ref="a8db7c3e30bfd972d4d683448bd1f4213a1a9618f9addb07ce52555fa524ccf39d" args="" -->DIR_PWR4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a690b5c342106c270b005123adec2d7e6"></a><!-- doxytag: member="DIR_PWR5" ref="a8db7c3e30bfd972d4d683448bd1f4213a690b5c342106c270b005123adec2d7e6" args="" -->DIR_PWR5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a40aa4eed5523516b6f4be5d29307b5cc"></a><!-- doxytag: member="DIR_PWR5X" ref="a8db7c3e30bfd972d4d683448bd1f4213a40aa4eed5523516b6f4be5d29307b5cc" args="" -->DIR_PWR5X</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213aa2b626cb4809ee8a3b3da9d475eabe05"></a><!-- doxytag: member="DIR_PWR6" ref="a8db7c3e30bfd972d4d683448bd1f4213aa2b626cb4809ee8a3b3da9d475eabe05" args="" -->DIR_PWR6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a664d0abca2c75f8a6f8ce2dcc21cd676"></a><!-- doxytag: member="DIR_PWR6X" ref="a8db7c3e30bfd972d4d683448bd1f4213a664d0abca2c75f8a6f8ce2dcc21cd676" args="" -->DIR_PWR6X</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a0c8a5dd168df904e8c29520a47502a61"></a><!-- doxytag: member="DIR_PWR7" ref="a8db7c3e30bfd972d4d683448bd1f4213a0c8a5dd168df904e8c29520a47502a61" args="" -->DIR_PWR7</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213aa3de856d909c5b0166919bf6e4bd1a3d"></a><!-- doxytag: member="DIR_PWR8" ref="a8db7c3e30bfd972d4d683448bd1f4213aa3de856d909c5b0166919bf6e4bd1a3d" args="" -->DIR_PWR8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a8db7c3e30bfd972d4d683448bd1f4213a00917bbd257bd4ee796f398e9c563a11"></a><!-- doxytag: member="DIR_64" ref="a8db7c3e30bfd972d4d683448bd1f4213a00917bbd257bd4ee796f398e9c563a11" args="" -->DIR_64</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="PPCSubtarget_8h_source.html#l00038">38</a> of file <a class="el" href="PPCSubtarget_8h_source.html">PPCSubtarget.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa53de88164b98be6cd073da9543c0450"></a><!-- doxytag: member="llvm::PPC::Fixups" ref="aa53de88164b98be6cd073da9543c0450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">llvm::PPC::Fixups</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d"></a><!-- doxytag: member="fixup_ppc_br24" ref="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d" args="" -->fixup_ppc_br24</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f"></a><!-- doxytag: member="fixup_ppc_brcond14" ref="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f" args="" -->fixup_ppc_brcond14</em>&nbsp;</td><td>
<p>fixup_ppc_brcond14 - 14-bit PC relative relocation for conditional branches. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9"></a><!-- doxytag: member="fixup_ppc_br24abs" ref="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9" args="" -->fixup_ppc_br24abs</em>&nbsp;</td><td>
<p>fixup_ppc_br24abs - 24-bit absolute relocation for direct branches like 'ba' and 'bla'. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda"></a><!-- doxytag: member="fixup_ppc_brcond14abs" ref="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda" args="" -->fixup_ppc_brcond14abs</em>&nbsp;</td><td>
<p>fixup_ppc_brcond14abs - 14-bit absolute relocation for conditional branches. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd"></a><!-- doxytag: member="fixup_ppc_half16" ref="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd" args="" -->fixup_ppc_half16</em>&nbsp;</td><td>
<p>fixup_ppc_half16 - A 16-bit fixup corresponding to lo16(_foo) or ha16(_foo) for instrs like 'li' or 'addis'. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57"></a><!-- doxytag: member="fixup_ppc_half16ds" ref="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57" args="" -->fixup_ppc_half16ds</em>&nbsp;</td><td>
<p>fixup_ppc_half16ds - A 14-bit fixup corresponding to lo16(_foo) with implied 2 zero bits for instrs like 'std'. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2"></a><!-- doxytag: member="fixup_ppc_nofixup" ref="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2" args="" -->fixup_ppc_nofixup</em>&nbsp;</td><td>
<p>fixup_ppc_nofixup - Not a true fixup, but ties a symbol to a call to __tls_get_addr for the TLS general and local dynamic models, or inserts the thread-pointer register number. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e"></a><!-- doxytag: member="LastTargetFixupKind" ref="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e" args="" -->LastTargetFixupKind</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26"></a><!-- doxytag: member="NumTargetFixupKinds" ref="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26" args="" -->NumTargetFixupKinds</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="PPCFixupKinds_8h_source.html#l00019">19</a> of file <a class="el" href="PPCFixupKinds_8h_source.html">PPCFixupKinds.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355"></a><!-- doxytag: member="llvm::PPC::Predicate" ref="a14028f7fe73a11dabc6583510cc0a355" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classPredicate.html">Predicate</a> - These are "(BI &lt;&lt; 5) | BO" for various predicates. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91"></a><!-- doxytag: member="PRED_LT" ref="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91" args="" -->PRED_LT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593"></a><!-- doxytag: member="PRED_LE" ref="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593" args="" -->PRED_LE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"></a><!-- doxytag: member="PRED_EQ" ref="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3" args="" -->PRED_EQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095"></a><!-- doxytag: member="PRED_GE" ref="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095" args="" -->PRED_GE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817"></a><!-- doxytag: member="PRED_GT" ref="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817" args="" -->PRED_GT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"></a><!-- doxytag: member="PRED_NE" ref="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462" args="" -->PRED_NE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6"></a><!-- doxytag: member="PRED_UN" ref="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6" args="" -->PRED_UN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9"></a><!-- doxytag: member="PRED_NU" ref="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9" args="" -->PRED_NU</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e"></a><!-- doxytag: member="PRED_LT_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e" args="" -->PRED_LT_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a"></a><!-- doxytag: member="PRED_LE_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a" args="" -->PRED_LE_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39"></a><!-- doxytag: member="PRED_EQ_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39" args="" -->PRED_EQ_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a"></a><!-- doxytag: member="PRED_GE_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a" args="" -->PRED_GE_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042"></a><!-- doxytag: member="PRED_GT_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042" args="" -->PRED_GT_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e"></a><!-- doxytag: member="PRED_NE_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e" args="" -->PRED_NE_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19"></a><!-- doxytag: member="PRED_UN_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19" args="" -->PRED_UN_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9"></a><!-- doxytag: member="PRED_NU_MINUS" ref="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9" args="" -->PRED_NU_MINUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39"></a><!-- doxytag: member="PRED_LT_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39" args="" -->PRED_LT_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923"></a><!-- doxytag: member="PRED_LE_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923" args="" -->PRED_LE_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6"></a><!-- doxytag: member="PRED_EQ_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6" args="" -->PRED_EQ_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa"></a><!-- doxytag: member="PRED_GE_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa" args="" -->PRED_GE_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680"></a><!-- doxytag: member="PRED_GT_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680" args="" -->PRED_GT_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc"></a><!-- doxytag: member="PRED_NE_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc" args="" -->PRED_NE_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0"></a><!-- doxytag: member="PRED_UN_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0" args="" -->PRED_UN_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2"></a><!-- doxytag: member="PRED_NU_PLUS" ref="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2" args="" -->PRED_NU_PLUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6"></a><!-- doxytag: member="PRED_BIT_SET" ref="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6" args="" -->PRED_BIT_SET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67"></a><!-- doxytag: member="PRED_BIT_UNSET" ref="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67" args="" -->PRED_BIT_UNSET</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00027">27</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a2cd7fb94f62f409bc4faf2a20e0904eb"></a><!-- doxytag: member="llvm::PPC::createFastISel" ref="a2cd7fb94f62f409bc4faf2a20e0904eb" args="(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * <a class="el" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">llvm::PPC::createFastISel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>FuncInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>LibInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="PPCFastISel_8cpp_source.html#l02342">2342</a> of file <a class="el" href="PPCFastISel_8cpp_source.html">PPCFastISel.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="PPCSubtarget_8cpp_source.html#l00214">llvm::PPCSubtarget::isPPC64()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00269">llvm::PPCSubtarget::isSVR4ABI()</a>, and <a class="el" href="FunctionLoweringInfo_8h_source.html#l00057">llvm::FunctionLoweringInfo::MF</a>.</p>

</div>
</div>
<a class="anchor" id="a1a14301103c8d97e52ed0ca117ea6b65"></a><!-- doxytag: member="llvm::PPC::get_VSPLTI_elt" ref="a1a14301103c8d97e52ed0ca117ea6b65" args="(SDNode *N, unsigned ByteSize, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">llvm::PPC::get_VSPLTI_elt</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ByteSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted. </p>
<p>The ByteSize field indicates the number of bytes of each element [124] -&gt; [bhw]. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01376">1376</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MathExtras_8h_source.html#l00541">llvm::FloatToBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00567">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MathExtras_8h_source.html#l00622">llvm::SignExtend32()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00166">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a class="anchor" id="a1545caeeda8de7bd87be034c59b2b9fe"></a><!-- doxytag: member="llvm::PPC::getAltVSXFMAOpcode" ref="a1545caeeda8de7bd87be034c59b2b9fe" args="(uint16_t Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">llvm::PPC::getAltVSXFMAOpcode</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00308">llvm::PPCInstrInfo::findCommutedOpIndices()</a>.</p>

</div>
</div>
<a class="anchor" id="a2108c96efd9d9e1b89dd25b89a23ed1a"></a><!-- doxytag: member="llvm::PPC::getNonRecordFormOpcode" ref="a2108c96efd9d9e1b89dd25b89a23ed1a" args="(uint16_t)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">llvm::PPC::getNonRecordFormOpcode</a> </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01418">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a0126350f85e64bcbddb8454a888b0b69"></a><!-- doxytag: member="llvm::PPC::getSwappedPredicate" ref="a0126350f85e64bcbddb8454a888b0b69" args="(Predicate Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> <a class="el" href="namespacellvm_1_1PPC.html#a0126350f85e64bcbddb8454a888b0b69">llvm::PPC::getSwappedPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions such that condition register is set by MI(b,a). </p>

<p>Definition at line <a class="el" href="PPCPredicates_8cpp_source.html#l00053">53</a> of file <a class="el" href="PPCPredicates_8cpp_source.html">PPCPredicates.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="PPCPredicates_8h_source.html#l00055">PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00056">PRED_BIT_UNSET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00038">PRED_EQ_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00046">PRED_EQ_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00039">PRED_GE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00047">PRED_GE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00040">PRED_GT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00048">PRED_GT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00037">PRED_LE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00045">PRED_LE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00036">PRED_LT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00044">PRED_LT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">PRED_NE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00041">PRED_NE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00049">PRED_NE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00035">PRED_NU</a>, <a class="el" href="PPCPredicates_8h_source.html#l00043">PRED_NU_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00051">PRED_NU_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00034">PRED_UN</a>, <a class="el" href="PPCPredicates_8h_source.html#l00042">PRED_UN_MINUS</a>, and <a class="el" href="PPCPredicates_8h_source.html#l00050">PRED_UN_PLUS</a>.</p>

<p>Referenced by <a class="el" href="ConstantFold_8cpp_source.html#l01659">llvm::ConstantFoldCompareInstruction()</a>, <a class="el" href="ConstantFold_8cpp_source.html#l01330">evaluateFCmpRelation()</a>, <a class="el" href="ConstantFold_8cpp_source.html#l01418">evaluateICmpRelation()</a>, <a class="el" href="InstCombineAndOrXor_8cpp_source.html#l01128">llvm::InstCombiner::FoldAndOfFCmps()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00607">llvm::InstCombiner::FoldGEPICmp()</a>, <a class="el" href="InstCombineCompares_8cpp_source.html#l00790">llvm::InstCombiner::FoldICmpDivCst()</a>, <a class="el" href="InstCombineAndOrXor_8cpp_source.html#l02025">llvm::InstCombiner::FoldOrOfFCmps()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l00089">isSameCompare()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01418">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l03048">SimplifyFCmpInst()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l02132">SimplifyICmpInst()</a>, <a class="el" href="ScalarEvolution_8cpp_source.html#l06286">llvm::ScalarEvolution::SimplifyICmpOperands()</a>, <a class="el" href="InstCombineAndOrXor_8cpp_source.html#l00829">llvm::InstCombiner::simplifyRangeCheck()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l01463">simplifyUnsignedRangeCheck()</a>, <a class="el" href="Instructions_8h_source.html#l01188">llvm::ICmpInst::swapOperands()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l00492">ThreadCmpOverPHI()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l00368">ThreadCmpOverSelect()</a>, and <a class="el" href="InstCombineCompares_8cpp_source.html#l01141">llvm::InstCombiner::visitICmpInstWithInstAndIntCst()</a>.</p>

</div>
</div>
<a class="anchor" id="a987580c5cd30f7664d4d0321c498dcb4"></a><!-- doxytag: member="llvm::PPC::getVSPLTImmediate" ref="a987580c5cd30f7664d4d0321c498dcb4" args="(SDNode *N, unsigned EltSize, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1PPC.html#a987580c5cd30f7664d4d0321c498dcb4">llvm::PPC::getVSPLTImmediate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the specified isSplatShuffleMask VECTOR_SHUFFLE mask. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01362">1362</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01333">isSplatShuffleMask()</a>.</p>

</div>
</div>
<a class="anchor" id="a430fc7aab545fd5d88076b455542dce3"></a><!-- doxytag: member="llvm::PPC::InvertPredicate" ref="a430fc7aab545fd5d88076b455542dce3" args="(Predicate Opcode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a> <a class="el" href="namespacellvm_1_1PPC.html#a430fc7aab545fd5d88076b455542dce3">llvm::PPC::InvertPredicate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">PPC::Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=. </p>

<p>Definition at line <a class="el" href="PPCPredicates_8cpp_source.html#l00019">19</a> of file <a class="el" href="PPCPredicates_8cpp_source.html">PPCPredicates.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="PPCPredicates_8h_source.html#l00055">PRED_BIT_SET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00056">PRED_BIT_UNSET</a>, <a class="el" href="PPCPredicates_8h_source.html#l00030">PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00038">PRED_EQ_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00046">PRED_EQ_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00031">PRED_GE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00039">PRED_GE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00047">PRED_GE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">PRED_GT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00040">PRED_GT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00048">PRED_GT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">PRED_LE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00037">PRED_LE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00045">PRED_LE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00028">PRED_LT</a>, <a class="el" href="PPCPredicates_8h_source.html#l00036">PRED_LT_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00044">PRED_LT_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00033">PRED_NE</a>, <a class="el" href="PPCPredicates_8h_source.html#l00041">PRED_NE_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00049">PRED_NE_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00035">PRED_NU</a>, <a class="el" href="PPCPredicates_8h_source.html#l00043">PRED_NU_MINUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00051">PRED_NU_PLUS</a>, <a class="el" href="PPCPredicates_8h_source.html#l00034">PRED_UN</a>, <a class="el" href="PPCPredicates_8h_source.html#l00042">PRED_UN_MINUS</a>, and <a class="el" href="PPCPredicates_8h_source.html#l00050">PRED_UN_PLUS</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01092">llvm::PPCInstrInfo::ReverseBranchCondition()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4b63a1d90b1ae4268d6cf7655c98c75"></a><!-- doxytag: member="llvm::PPC::isQVALIGNIShuffleMask" ref="ab4b63a1d90b1ae4268d6cf7655c98c75" args="(SDNode *N)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">llvm::PPC::isQVALIGNIShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1. </p>
<p>isQVALIGNIShuffleMask - If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1.</p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01479">1479</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01092">isConstantOrUndef()</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>.</p>

</div>
</div>
<a class="anchor" id="adf912033ee385662cb4e40bd06206b67"></a><!-- doxytag: member="llvm::PPC::isSplatShuffleMask" ref="adf912033ee385662cb4e40bd06206b67" args="(ShuffleVectorSDNode *N, unsigned EltSize)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">llvm::PPC::isSplatShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW. </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01333">1333</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>.</p>

<p>Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l01362">getVSPLTImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f48ceee4d4e7b13efb21c415b8fc330"></a><!-- doxytag: member="llvm::PPC::isVMRGHShuffleMask" ref="a3f48ceee4d4e7b13efb21c415b8fc330" args="(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">llvm::PPC::isVMRGHShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes). </p>
<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VMRGH* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01263">1263</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01214">isVMerge()</a>.</p>

</div>
</div>
<a class="anchor" id="ab27448838ea5635fa836a68c3aa97b29"></a><!-- doxytag: member="llvm::PPC::isVMRGLShuffleMask" ref="ab27448838ea5635fa836a68c3aa97b29" args="(ShuffleVectorSDNode *N, unsigned UnitSize, unsigned ShuffleKind, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">llvm::PPC::isVMRGLShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes). </p>
<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VMRGL* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01238">1238</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01214">isVMerge()</a>.</p>

</div>
</div>
<a class="anchor" id="a43b885afb337e155a5f9e5257081de8b"></a><!-- doxytag: member="llvm::PPC::isVPKUDUMShuffleMask" ref="a43b885afb337e155a5f9e5257081de8b" args="(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">llvm::PPC::isVPKUDUMShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction. </p>
<p>isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction, AND the VPKUDUM instruction exists for the current subtarget.</p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01170">1170</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00225">llvm::PPCSubtarget::hasP8Vector()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01092">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>.</p>

</div>
</div>
<a class="anchor" id="aee91c58b3a130d49788e05c85b12dce4"></a><!-- doxytag: member="llvm::PPC::isVPKUHUMShuffleMask" ref="aee91c58b3a130d49788e05c85b12dce4" args="(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">llvm::PPC::isVPKUHUMShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01102">1102</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01092">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9f806005e684e4cbd25d76849ee1775"></a><!-- doxytag: member="llvm::PPC::isVPKUWUMShuffleMask" ref="ae9f806005e684e4cbd25d76849ee1775" args="(ShuffleVectorSDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">llvm::PPC::isVPKUWUMShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01133">1133</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01092">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>.</p>

</div>
</div>
<a class="anchor" id="aa45ea0323da7012ed4e0f58aef3619bb"></a><!-- doxytag: member="llvm::PPC::isVSLDOIShuffleMask" ref="aa45ea0323da7012ed4e0f58aef3619bb" args="(SDNode *N, unsigned ShuffleKind, SelectionDAG &amp;DAG)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">llvm::PPC::isVSLDOIShuffleMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p>Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01289">1289</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01369">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01092">isConstantOrUndef()</a>, <a class="el" href="DataLayout_8h_source.html#l00217">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:42:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
