Release 8.1.03i Map I.27
Xilinx Mapping Report File for Design 'HD_Gen_Module'

Design Information
------------------
Command Line   : C:\Xilinx81\bin\nt\map.exe -ise
C:/MyProject/DDR2interface_test/PT8612_with_ddr/pt8612.ise -intstyle ise -p
xc2vp20-ff896-6 -timing -logic_opt off -ol high -t 1 -cm speed -detail
-ignore_keep_hierarchy -k 4 -tx off -o HD_Gen_Module_map.ncd HD_Gen_Module.ngd
HD_Gen_Module.pcf 
Target Device  : xc2vp20
Target Package : ff896
Target Speed   : -6
Mapper Version : virtex2p -- $Revision: 1.34 $
Mapped Date    : Thu Jul 19 14:43:24 2007

Design Summary
--------------
Number of errors:      0
Number of warnings:  348
Logic Utilization:
  Number of Slice Flip Flops:       4,358 out of  18,560   23%
  Number of 4 input LUTs:           3,821 out of  18,560   20%
Logic Distribution:
  Number of occupied Slices:        4,715 out of   9,280   50%
Total Number 4 input LUTs:          5,234 out of  18,560   28%
  Number used as logic:             3,821
  Number used as a route-thru:      1,213
  Number used for Dual Port RAMs:     128
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      72

  Number of bonded IOBs:               75 out of     556   13%
    IOB Flip Flops:                    40
    IOB Master Pads:                    4
    IOB Slave Pads:                     4
    IOB Dual-Data Rate Flops:          24
  Number of PPC405s:                   0 out of       2    0%
  Number of GTIPADs:                   2 out of      16   12%
  Number of GTOPADs:                   2 out of      16   12%
  Number of GCLKs:                      7 out of      16   43%
  Number of DCMs:                       2 out of       8   25%
  Number of GTs:                        1 out of       8   12%
  Number of GT10s:                      0 out of       0    0%

   Number of RPM macros:            4
Total equivalent gate count for design:  101,283
Additional JTAG gate count for IOBs:  3,600
Peak Memory Usage:  357 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network ar_done has no load.
WARNING:LIT:243 - Logical network frame_count_25_command<7> has no load.
WARNING:LIT:243 - Logical network frame_count_25_command<6> has no load.
WARNING:LIT:243 - Logical network frame_count_30_command<7> has no load.
WARNING:LIT:243 - Logical network frame_count_30_command<6> has no load.
WARNING:LIT:243 - Logical network SDI_p_2_o has no load.
WARNING:LIT:243 - Logical network SDI_p_3_o has no load.
WARNING:LIT:243 - Logical network SDI_p_4_o has no load.
WARNING:LIT:243 - Logical network SDI_n_2_o has no load.
WARNING:LIT:243 - Logical network SDI_n_3_o has no load.
WARNING:LIT:243 - Logical network SDI_n_4_o has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_on_zoff has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<19> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<18> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<17> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<16> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<15> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<14> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<13> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<12> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<11> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<10> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<9> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<8> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<7> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<6> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<5> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<4> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<3> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<2> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<1> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/mgt_par_data_b_o<0> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_size<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_size<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_position<3> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_position<2> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_position<1> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_v_position<0> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_position<3> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_position<2> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_position<1> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_h_position<0> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_back_text_color<6> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_back_text_color<5> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_back_text_color<4> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_back_text_color<2> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_back_text_color<1> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_back_text_color<0> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_scale<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_scale<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_movement<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/bmp_movement<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<15> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<14> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<13> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<12> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<11> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<10> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<9> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<8> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/ui_pattern<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<11> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<10> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<9> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<8> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/click_timing<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<7> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<6> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<5> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<4> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<3> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<2> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<1> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_level_index<0> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<7> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<6> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<5> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<4> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<3> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<2> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<1> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/audio_signal_index<0> has no
   load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/text_ram_data<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<15> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<14> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<13> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<12> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<11> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<10> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<9> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<8> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/pattern<0> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<19> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<18> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<17> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<16> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<15> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<14> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<13> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<12> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<11> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<10> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<9> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<8> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<7> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<6> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<5> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<4> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<3> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<2> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<1> has no load.
WARNING:LIT:243 - Logical network HD_Gen_Channel_1/data_b<0> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<9> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<8> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<7> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<6> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<5> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<4> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<3> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<2> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<1> has no load.
WARNING:LIT:243 - Logical network
   HD_Gen_Channel_1/video_generator_instance/luma_system_b<0> has no load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<7> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<6> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<5> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<4> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<3> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<2> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<1> has no
   load.
WARNING:LIT:243 - Logical network serial_interfacing/text_ram_data_o<0> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXRECCLK_OUT has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<19> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<18> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<17> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<16> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<15> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<14> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<13> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<12> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<11> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<10> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<9> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<8> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<7> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<6> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<5> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<4> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<1> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXDATA_OUT<0> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXBUFSTATUS_OUT<1> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/RXBUFSTATUS_OUT<0> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDDONE has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<1> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<0> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CONFIGOUT has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<3> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<2> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<1> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<0> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISK<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISK<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHECKINGCRC has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCLKCORCNT<2> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCLKCORCNT<1> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCLKCORCNT<0> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCOMMADET has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCRCERR has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<31> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<30> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<29> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<28> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<27> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<26> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<25> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<24> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<23> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<22> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<21> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<20> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<19> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<18> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<17> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<16> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<1> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<0> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXLOSSOFSYNC<1> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXLOSSOFSYNC<0> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<3> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<2> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<1> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<0> has no
   load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXREALIGN has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXRUNDISP<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXRUNDISP<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<1> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<0> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<3> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<2> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<1> has no load.
WARNING:LIT:243 - Logical network
   rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<0> has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit3/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit2/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit1/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs1_fbit0/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit3/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit2/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit1/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B0/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B1/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B2/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B3/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B4/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B5/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B6/S
   PO has no load.
WARNING:LIT:243 - Logical network
   mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ram_8d_dqs0_fbit0/B7/S
   PO has no load.
WARNING:LIT:243 - Logical network clock_and_genlock_control/vcxo_control_1_o has
   no load.
WARNING:LIT:243 - Logical network clock_and_genlock_control/vcxo_control_2_o has
   no load.
WARNING:MapLib:701 - Signal blue_o<5> connected to top level port blue_o<5> has
   been removed.
WARNING:MapLib:701 - Signal blue_o<4> connected to top level port blue_o<4> has
   been removed.
WARNING:MapLib:701 - Signal blue_o<3> connected to top level port blue_o<3> has
   been removed.
WARNING:MapLib:701 - Signal blue_o<2> connected to top level port blue_o<2> has
   been removed.
WARNING:MapLib:701 - Signal blue_o<1> connected to top level port blue_o<1> has
   been removed.
WARNING:MapLib:701 - Signal blue_o<0> connected to top level port blue_o<0> has
   been removed.
WARNING:MapLib:701 - Signal pll1_s_o<3> connected to top level port pll1_s_o<3>
   has been removed.
WARNING:MapLib:701 - Signal pll1_s_o<2> connected to top level port pll1_s_o<2>
   has been removed.
WARNING:MapLib:701 - Signal pll1_s_o<1> connected to top level port pll1_s_o<1>
   has been removed.
WARNING:MapLib:701 - Signal pll1_s_o<0> connected to top level port pll1_s_o<0>
   has been removed.
WARNING:MapLib:701 - Signal green_o<5> connected to top level port green_o<5>
   has been removed.
WARNING:MapLib:701 - Signal green_o<4> connected to top level port green_o<4>
   has been removed.
WARNING:MapLib:701 - Signal green_o<3> connected to top level port green_o<3>
   has been removed.
WARNING:MapLib:701 - Signal green_o<2> connected to top level port green_o<2>
   has been removed.
WARNING:MapLib:701 - Signal green_o<1> connected to top level port green_o<1>
   has been removed.
WARNING:MapLib:701 - Signal green_o<0> connected to top level port green_o<0>
   has been removed.
WARNING:MapLib:701 - Signal pll2_s_o<3> connected to top level port pll2_s_o<3>
   has been removed.
WARNING:MapLib:701 - Signal pll2_s_o<2> connected to top level port pll2_s_o<2>
   has been removed.
WARNING:MapLib:701 - Signal pll2_s_o<1> connected to top level port pll2_s_o<1>
   has been removed.
WARNING:MapLib:701 - Signal pll2_s_o<0> connected to top level port pll2_s_o<0>
   has been removed.
WARNING:MapLib:701 - Signal red_o<5> connected to top level port red_o<5> has
   been removed.
WARNING:MapLib:701 - Signal red_o<4> connected to top level port red_o<4> has
   been removed.
WARNING:MapLib:701 - Signal red_o<3> connected to top level port red_o<3> has
   been removed.
WARNING:MapLib:701 - Signal red_o<2> connected to top level port red_o<2> has
   been removed.
WARNING:MapLib:701 - Signal red_o<1> connected to top level port red_o<1> has
   been removed.
WARNING:MapLib:701 - Signal red_o<0> connected to top level port red_o<0> has
   been removed.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/infrastructure_top0/cal_top0/hexClk is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col0<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<0> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col0<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   mem_interface_top_inst/ddr2_top0/data_path0/dqs_delayed_col1<1> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:739 - Unexpected DCM feedback loop. The signal new_clk
   on the CLKFB pin of comp
   mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1 is not driven
   by an IOB or BUFGMUX therefore the phase relationship of output clocks to
   CLKIN cannot be guaranteed.

Section 3 - Informational
-------------------------
INFO:Map:113 - input buffer 'f4m_i_IBUF' driving design level port 'f4m_i' is
   being pushed into module
   'clock_and_genlock_control/f4m_genlock/glitch_removing_f4m' to enable I/O
   register usage. The buffer has been renamed as
   'clock_and_genlock_control/f4m_genlock/glitch_removing_f4m/f4m_i_IBUF'.
INFO:Map:113 - input buffer 'f8g_i_IBUF' driving design level port 'f8g_i' is
   being pushed into module
   'clock_and_genlock_control/f8g_genlock/glitch_removing_f4m' to enable I/O
   register usage. The buffer has been renamed as
   'clock_and_genlock_control/f8g_genlock/glitch_removing_f4m/f8g_i_IBUF'.
INFO:Map:110 - output buffer 'dac_dout_2_o_OBUF' driving design level port
   'dac_dout_2_o' is being pushed into module
   'clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac' to enable
   I/O register usage. The buffer has been renamed as
   'clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/dac_dout_2_o_
   OBUF'.
INFO:Map:110 - output buffer 'dac_dout_1_o_OBUF' driving design level port
   'dac_dout_1_o' is being pushed into module
   'clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac' to enable
   I/O register usage. The buffer has been renamed as
   'clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/dac_dout_1_o_
   OBUF'.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFG symbol "clk1_for_logic" (output signal=clk1),
   BUFG symbol "clk27_for_logic" (output signal=clk_27),
   BUFG symbol "clk2_for_logic" (output signal=clk2),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/cal_top0/phclk_bufg"
   (output
   signal=mem_interface_top_inst/infrastructure_top0/cal_top0/phShftClk),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0"
   (output signal=new_clk),
   BUFG symbol "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90"
   (output signal=clk90)
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs in the
   schematic.
INFO:Pack:1716 - Initializing temperature to 85.000 Celcius. (default - Range:
   -40.000 to 100.000 Celcius)
INFO:Pack:1720 - Initializing voltage to 1.400 Volts. (default - Range: 1.400 to
   1.600 Volts)
INFO:Timing:2802 - Read 173 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com
INFO:Pack:1650 - Map created a placed design.
INFO:Timing:2802 - Read 173 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please see solution 10784 at support.xilinx.com

Section 4 - Removed Logic Summary
---------------------------------
 142 block(s) removed
 185 block(s) optimized away
 225 signal(s) removed
1337 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas2" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mas3" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo16" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo17" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo18" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo19" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo20" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo21" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo22" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo23" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo24" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo25" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo26" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo27" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo28" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo29" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo30" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/data_path0/data_write0/write_data_mo31" (FF)
removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/U5" ()
removed.
 The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/vcc" is
loadless and has been removed.
Loadless block
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/U5" ()
removed.
 The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/vcc" is
loadless and has been removed.
The signal "HD_Gen_Channel_1/text_ram_data<7>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<6>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<5>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<4>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<3>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<2>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<1>" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/text_ram_data<0>" is sourceless and has been
removed.
The signal
"HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/bypassl
" is sourceless and has been removed.
The signal
"HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_chrom
a_a/zreset_i_INV" is sourceless and has been removed.
The signal
"HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_luma_
a/zreset_i_INV" is sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_write" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU22"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N172" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/_n0196" is sourceless and has
been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_write" (SFF)
removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<8>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU41"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N154" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<7>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU39"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N155" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<6>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU37"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N156" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<5>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU35"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N157" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<4>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU33"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N158" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<3>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU31"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N159" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<2>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU29"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N160" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<1>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU27"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N161" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_addr<0>" is sourceless
and has been removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU25"
(FF) removed.
  The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N162" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/N311" is sourceless and has been
removed.
 Sourceless block "HD_Gen_Channel_1/serial_interfacing/_n019637" (ROM) removed.
The signal "HD_Gen_Channel_1/serial_interfacing/N39" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/serial_interfacing/N46" is sourceless and has been
removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N0" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N137" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N136" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N135" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N134" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N133" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N132" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N131" is
sourceless and has been removed.
The signal "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/N130" is
sourceless and has been removed.
The signal "serial_interfacing/text_ram_write" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU22" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N172" is sourceless and has
been removed.
The signal "serial_interfacing/_n0192" is sourceless and has been removed.
 Sourceless block "serial_interfacing/text_ram_write" (SFF) removed.
The signal "serial_interfacing/text_ram_data_o<7>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<6>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<5>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<4>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<3>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<2>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<1>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_data_o<0>" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_addr<8>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU41" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N154" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<7>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU39" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N155" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<6>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU37" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N156" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<5>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU35" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N157" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<4>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU33" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N158" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<3>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU31" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N159" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<2>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU29" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N160" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<1>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU27" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N161" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_addr<0>" is sourceless and has been
removed.
 Sourceless block "serial_interfacing/text_ram_instance/BU25" (FF) removed.
  The signal "serial_interfacing/text_ram_instance/N162" is sourceless and has
been removed.
The signal "serial_interfacing/N25" is sourceless and has been removed.
 Sourceless block "serial_interfacing/_n019237" (ROM) removed.
The signal "serial_interfacing/N151" is sourceless and has been removed.
The signal "serial_interfacing/N242" is sourceless and has been removed.
The signal "serial_interfacing/text_ram_instance/N0" is sourceless and has been
removed.
The signal "serial_interfacing/text_ram_instance/N137" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N136" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N135" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N134" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N133" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N132" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N131" is sourceless and has
been removed.
The signal "serial_interfacing/text_ram_instance/N130" is sourceless and has
been removed.
The signal "rocket_io_inst_1/serial_data_output/RXRECCLK_OUT" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<19>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<18>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<17>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<16>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<15>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<14>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<13>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<12>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<11>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<10>" is sourceless
and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<9>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<8>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<7>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<6>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<5>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<4>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<3>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<2>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<1>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXDATA_OUT<0>" is sourceless and
has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXBUFSTATUS_OUT<1>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/RXBUFSTATUS_OUT<0>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDDONE" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<3>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<2>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<1>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CHBONDO<0>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/CONFIGOUT" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<3>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<2>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<1>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISCOMMA<0>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISK<3>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHARISK<2>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCHECKINGCRC" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCLKCORCNT<2>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCLKCORCNT<1>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCLKCORCNT<0>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCOMMADET" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXCRCERR" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<31>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<30>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<29>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<28>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<27>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<26>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<25>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<24>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<23>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<22>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<21>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<20>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<19>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<18>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<17>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDATA<16>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<3>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<2>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<1>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXDISPERR<0>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXLOSSOFSYNC<1>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXLOSSOFSYNC<0>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<3>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<2>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<1>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXNOTINTABLE<0>"
is sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXREALIGN" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXRUNDISP<3>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/RXRUNDISP<2>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<3>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<2>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<1>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXKERR<0>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<3>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<2>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<1>" is
sourceless and has been removed.
The signal "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST/TXRUNDISP<0>" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/clock_en"
is sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/GND" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/clock_en" is
sourceless and has been removed.
The signal
"mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/GND" is
sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/vcc"
is sourceless and has been removed.
The signal "mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/gnd"
is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "blue_o<5>" is unused and has been removed.
 Unused block "blue_o_5_OBUFT" (TRI) removed.
The signal "blue_o<4>" is unused and has been removed.
 Unused block "blue_o_4_OBUFT" (TRI) removed.
The signal "blue_o<3>" is unused and has been removed.
 Unused block "blue_o_3_OBUFT" (TRI) removed.
The signal "blue_o<2>" is unused and has been removed.
 Unused block "blue_o_2_OBUFT" (TRI) removed.
The signal "blue_o<1>" is unused and has been removed.
 Unused block "blue_o_1_OBUFT" (TRI) removed.
The signal "blue_o<0>" is unused and has been removed.
 Unused block "blue_o_0_OBUFT" (TRI) removed.
The signal "pll1_s_o<3>" is unused and has been removed.
 Unused block "pll1_s_o_3_OBUFT" (TRI) removed.
The signal "pll1_s_o<2>" is unused and has been removed.
 Unused block "pll1_s_o_2_OBUFT" (TRI) removed.
The signal "pll1_s_o<1>" is unused and has been removed.
 Unused block "pll1_s_o_1_OBUFT" (TRI) removed.
The signal "pll1_s_o<0>" is unused and has been removed.
 Unused block "pll1_s_o_0_OBUFT" (TRI) removed.
The signal "green_o<5>" is unused and has been removed.
 Unused block "green_o_5_OBUFT" (TRI) removed.
The signal "green_o<4>" is unused and has been removed.
 Unused block "green_o_4_OBUFT" (TRI) removed.
The signal "green_o<3>" is unused and has been removed.
 Unused block "green_o_3_OBUFT" (TRI) removed.
The signal "green_o<2>" is unused and has been removed.
 Unused block "green_o_2_OBUFT" (TRI) removed.
The signal "green_o<1>" is unused and has been removed.
 Unused block "green_o_1_OBUFT" (TRI) removed.
The signal "green_o<0>" is unused and has been removed.
 Unused block "green_o_0_OBUFT" (TRI) removed.
The signal "pll2_s_o<3>" is unused and has been removed.
 Unused block "pll2_s_o_3_OBUFT" (TRI) removed.
The signal "pll2_s_o<2>" is unused and has been removed.
 Unused block "pll2_s_o_2_OBUFT" (TRI) removed.
The signal "pll2_s_o<1>" is unused and has been removed.
 Unused block "pll2_s_o_1_OBUFT" (TRI) removed.
The signal "pll2_s_o<0>" is unused and has been removed.
 Unused block "pll2_s_o_0_OBUFT" (TRI) removed.
The signal "red_o<5>" is unused and has been removed.
 Unused block "red_o_5_OBUFT" (TRI) removed.
The signal "red_o<4>" is unused and has been removed.
 Unused block "red_o_4_OBUFT" (TRI) removed.
The signal "red_o<3>" is unused and has been removed.
 Unused block "red_o_3_OBUFT" (TRI) removed.
The signal "red_o<2>" is unused and has been removed.
 Unused block "red_o_2_OBUFT" (TRI) removed.
The signal "red_o<1>" is unused and has been removed.
 Unused block "red_o_1_OBUFT" (TRI) removed.
The signal "red_o<0>" is unused and has been removed.
 Unused block "red_o_0_OBUFT" (TRI) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/_n019615" (ROM) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/_n019628" (ROM) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/_n01967" (ROM) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_0" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_1" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_2" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_3" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_4" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_5" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_6" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_7" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_addr_8" (FF) removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/B45" ()
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU11" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU13" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU15" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU17" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU19" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU5" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU7" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/BU9" (FF)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/GND" (ZERO)
removed.
Unused block "HD_Gen_Channel_1/serial_interfacing/text_ram_instance/VCC" (ONE)
removed.
Unused block "blue_o<0>" (PAD) removed.
Unused block "blue_o<1>" (PAD) removed.
Unused block "blue_o<2>" (PAD) removed.
Unused block "blue_o<3>" (PAD) removed.
Unused block "blue_o<4>" (PAD) removed.
Unused block "blue_o<5>" (PAD) removed.
Unused block "green_o<0>" (PAD) removed.
Unused block "green_o<1>" (PAD) removed.
Unused block "green_o<2>" (PAD) removed.
Unused block "green_o<3>" (PAD) removed.
Unused block "green_o<4>" (PAD) removed.
Unused block "green_o<5>" (PAD) removed.
Unused block "pll1_s_o<0>" (PAD) removed.
Unused block "pll1_s_o<1>" (PAD) removed.
Unused block "pll1_s_o<2>" (PAD) removed.
Unused block "pll1_s_o<3>" (PAD) removed.
Unused block "pll2_s_o<0>" (PAD) removed.
Unused block "pll2_s_o<1>" (PAD) removed.
Unused block "pll2_s_o<2>" (PAD) removed.
Unused block "pll2_s_o<3>" (PAD) removed.
Unused block "red_o<0>" (PAD) removed.
Unused block "red_o<1>" (PAD) removed.
Unused block "red_o<2>" (PAD) removed.
Unused block "red_o<3>" (PAD) removed.
Unused block "red_o<4>" (PAD) removed.
Unused block "red_o<5>" (PAD) removed.
Unused block "serial_interfacing/_n019215" (ROM) removed.
Unused block "serial_interfacing/_n01922" (ROM) removed.
Unused block "serial_interfacing/_n019224" (ROM) removed.
Unused block "serial_interfacing/text_ram_addr_0" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_1" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_2" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_3" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_4" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_5" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_6" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_7" (FF) removed.
Unused block "serial_interfacing/text_ram_addr_8" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/B45" () removed.
Unused block "serial_interfacing/text_ram_instance/BU11" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU13" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU15" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU17" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU19" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU5" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU7" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/BU9" (FF) removed.
Unused block "serial_interfacing/text_ram_instance/GND" (ZERO) removed.
Unused block "serial_interfacing/text_ram_instance/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		HD_Gen_Channel_1/XST_GND
GND 		HD_Gen_Channel_1/serial_interfacing/XST_GND
VCC 		HD_Gen_Channel_1/serial_interfacing/XST_VCC
GND 		HD_Gen_Channel_1/system_controller/XST_GND
VCC 		HD_Gen_Channel_1/system_controller/XST_VCC
GND 		HD_Gen_Channel_1/system_controller/frame_sync_delaying/XST_GND
VCC 		HD_Gen_Channel_1/system_controller/frame_sync_delaying/XST_VCC
GND 		HD_Gen_Channel_1/video_generator_instance/XST_GND
GND
		HD_Gen_Channel_1/video_generator_instance/bit_scrambling_a/scram20_inst/XST_GN
D
GND 		HD_Gen_Channel_1/video_generator_instance/payload_insertion/XST_GND
VCC 		HD_Gen_Channel_1/video_generator_instance/payload_insertion/XST_VCC
GND
		HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_chro
ma_a/XST_GND
GND
		HD_Gen_Channel_1/video_generator_instance/system_generation/CRC_insertion_luma
_a/XST_GND
GND 		HD_Gen_Channel_1/video_generator_instance/system_generation/XST_GND
VCC 		HD_Gen_Channel_1/video_generator_instance/system_generation/XST_VCC
GND
		HD_Gen_Channel_1/video_generator_instance/system_generation/system_parameter_l
ookup/XST_GND
GND 		XST_GND
VCC 		XST_VCC
GND 		clock_and_genlock_control/XST_GND
GND 		clock_and_genlock_control/digital_pll_f1484/XST_GND
VCC 		clock_and_genlock_control/digital_pll_f1484/XST_VCC
GND 		clock_and_genlock_control/digital_pll_f1484/loopfilter/XST_GND
GND 		clock_and_genlock_control/digital_pll_f1484/phase_detector/XST_GND
VCC 		clock_and_genlock_control/digital_pll_f1484/phase_detector/XST_VCC
GND 		clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/XST_GND
VCC 		clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/XST_VCC
GND 		clock_and_genlock_control/digital_pll_f1485/XST_GND
VCC 		clock_and_genlock_control/digital_pll_f1485/XST_VCC
GND 		clock_and_genlock_control/digital_pll_f1485/loopfilter/XST_GND
GND 		clock_and_genlock_control/digital_pll_f1485/phase_detector/XST_GND
VCC 		clock_and_genlock_control/digital_pll_f1485/phase_detector/XST_VCC
GND 		clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/XST_GND
VCC 		clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/XST_VCC
GND 		clock_and_genlock_control/f4m_genlock/XST_GND
VCC 		clock_and_genlock_control/f4m_genlock/XST_VCC
GND 		clock_and_genlock_control/f8g_genlock/XST_GND
VCC 		clock_and_genlock_control/f8g_genlock/XST_VCC
GND 		clock_and_genlock_control/sec_tick_regeneration/XST_GND
VCC 		clock_and_genlock_control/sec_tick_regeneration/XST_VCC
VCC 		clock_and_genlock_control/secm_tick_regeneration/XST_VCC
GND 		master_reset_delaying/XST_GND
VCC 		master_reset_delaying/XST_VCC
GND 		mem_controller_inst/XST_GND
VCC 		mem_controller_inst/XST_VCC
LUT1 		mem_controller_inst/fifo_controller_inst/N2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/N2_rt1
GND 		mem_controller_inst/fifo_controller_inst/XST_GND
VCC 		mem_controller_inst/fifo_controller_inst/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/controller0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/controller0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_c
ol0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay0_c
ol1/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_c
ol0/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/dqs_delay1_c
ol1/XST_VCC
VCC
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_
delay0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/data_path0/data_write0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/data_path0/data_write0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr2_dm0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/XST_VCC
GND
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/XST_GND
VCC
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/XST_VCC
GND 		mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/XST_GND
VCC 		mem_interface_top_inst/ddr2_top0/iobs0/infrastructure_iobs0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/cal_top0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/XST_VCC
GND 		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/XST_GND
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/XST_VCC
VCC 		mem_interface_top_inst/infrastructure_top0/cal_top0/ckt_to_cal/XST_VCC
VCC 		mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCD0/VCC
GND 		mem_interface_top_inst/infrastructure_top0/clk_dcm0/XST_GND
GND 		module_error_controller/XST_GND
VCC 		module_error_controller/XST_VCC
GND 		rocket_io_inst_1/XST_GND
GND 		rocket_io_inst_1/serial_data_output/XST_GND
VCC 		rocket_io_inst_1/serial_data_output/XST_VCC
GND 		serial_interfacing/XST_GND
VCC 		serial_interfacing/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		HD_Gen_Channel_1/sd_zhd_o1
LUT1 		HD_Gen_Channel_1/video_generator_instance/system_generation/_n02021
LUT1
		HD_Gen_Channel_1/video_generator_instance/system_generation/state_count_0_rt
LUT1
		HD_Gen_Channel_1/system_controller/error_pulse_count_3_Msub__n0000__n00121
LUT1
		HD_Gen_Channel_1/system_controller/error_pulse_count_2_Msub__n0000__n00121
LUT1
		HD_Gen_Channel_1/system_controller/error_pulse_count_1_Msub__n0000__n00121
LUT1
		HD_Gen_Channel_1/system_controller/error_pulse_count_0_Msub__n0000__n00121
LUT1 		HD_Gen_Channel_1/system_controller/frame_sync_delaying/delay_count_eqn1
LUT1 		HD_Gen_Channel_1/serial_interfacing/bit_count_Madd__n0000__n00061
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_1_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_2_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_3_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_4_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_5_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_6_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_7_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_8_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_9_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_10_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_11_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_12_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_13_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_14_rt
LUT1 		HD_Gen_Channel_1/serial_interfacing/adr_count_15_rt
LUT1 		mem_controller_inst/reset_INV1
LUT1 		mem_controller_inst/fifo_controller_inst/reset_INV1
LUT1 		mem_controller_inst/fifo_controller_inst/reset_INV1_1
LUT1 		mem_controller_inst/fifo_controller_inst/reset_INV1_2
LUT1 		mem_controller_inst/fifo_controller_inst/reset_INV1_3
LUT1 		mem_controller_inst/fifo_controller_inst/reset_INV1_4
LUT1 		master_reset_delaying/_n00341
LUT1 		mem_interface_top_inst/infrastructure_top0/user_rst1
LUT1 		mem_interface_top_inst/infrastructure_top0/cal_top0/reset_not1
LUT1 		mem_controller_inst/fifo_controller_inst/_n00971
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_0_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF82_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_10_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF84_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_11_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF86_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_12_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF88_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_13_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF810_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_14_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF812_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_15_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF814_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_16_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF816_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_17_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF818_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_18_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF820_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_19_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF822_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_1_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF824_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_20_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF826_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_21_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF828_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_22_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF830_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_23_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF832_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_24_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF834_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_25_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF836_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_26_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF838_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_27_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF840_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_28_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF842_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_29_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF844_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_2_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF846_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_30_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF848_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_31_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF850_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_3_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF852_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_4_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF854_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_5_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF856_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_6_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF858_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_7_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF860_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_8_rt
LUT1
		mem_controller_inst/fifo_controller_inst/mux_3_fifo1_read_index<5>_MUXF862_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_64_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_0_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_10_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_11_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_12_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_13_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_14_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_15_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_16_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_17_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_18_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_19_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_1_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_20_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_21_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_22_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_23_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_24_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_25_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_26_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_27_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_28_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_29_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_2_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_30_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_31_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_3_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_4_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_5_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_6_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_7_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_8_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_29_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_31_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_25_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_27_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_21_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_23_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_17_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_19_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_13_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_15_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_9_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_11_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_5_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_7_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_1_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_3_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_61_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_63_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_57_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_59_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_53_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_55_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_49_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_51_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_45_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_47_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_41_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_43_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_37_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_39_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_33_9_rt
LUT1 		mem_controller_inst/fifo_controller_inst/fifo1_data_35_9_rt
LUT1 		mem_controller_inst/loop_count_1_rt
LUT1 		mem_controller_inst/loop_count_1_rt1
LUT1 		mem_controller_inst/loop_count_2_rt
LUT1 		mem_controller_inst/loop_count_2_rt1
LUT1 		mem_controller_inst/loop_count_3_rt
LUT1 		mem_controller_inst/loop_count_4_rt
LUT1 		mem_controller_inst/loop_count_5_rt
LUT1 		mem_controller_inst/loop_count_6_rt
LUT1 		mem_controller_inst/loop_count_7_rt
LUT1 		mem_controller_inst/loop_count_8_rt
LUT1 		mem_controller_inst/loop_count_9_rt
LUT1 		mem_controller_inst/loop_count_10_rt
LUT1 		mem_controller_inst/loop_count_11_rt
LUT1 		mem_controller_inst/current_input_address_3_rt
LUT1 		mem_controller_inst/current_input_address_4_rt
LUT1 		mem_controller_inst/current_input_address_5_rt
LUT1 		mem_controller_inst/current_input_address_6_rt
LUT1 		mem_controller_inst/current_input_address_7_rt
LUT1 		mem_controller_inst/current_input_address_8_rt
LUT1 		mem_controller_inst/current_input_address_9_rt
LUT1 		mem_controller_inst/current_input_address_10_rt
LUT1 		mem_controller_inst/current_input_address_11_rt
LUT1 		mem_controller_inst/current_input_address_12_rt
LUT1 		mem_controller_inst/current_input_address_13_rt
LUT1 		mem_controller_inst/current_input_address_14_rt
LUT1 		mem_controller_inst/current_input_address_15_rt
LUT1 		mem_controller_inst/current_input_address_16_rt
LUT1 		mem_controller_inst/current_input_address_17_rt
LUT1 		mem_controller_inst/current_input_address_18_rt
LUT1 		mem_controller_inst/current_input_address_19_rt
LUT1 		mem_controller_inst/current_input_address_20_rt
LUT1 		mem_controller_inst/current_input_address_21_rt
LUT1 		mem_controller_inst/loop_count_0_rt
LUT1 		mem_controller_inst/loop_count_12_rt
LUT1 		mem_controller_inst/current_input_address_22_rt
LUT1 		serial_interfacing/state_INV1
LUT1 		serial_interfacing/bit_count_Madd__n0000__n00061
LUT1 		serial_interfacing/adr_count_1_rt
LUT1 		serial_interfacing/adr_count_2_rt
LUT1 		serial_interfacing/adr_count_3_rt
LUT1 		serial_interfacing/adr_count_4_rt
LUT1 		serial_interfacing/adr_count_5_rt
LUT1 		serial_interfacing/adr_count_6_rt
LUT1 		serial_interfacing/adr_count_7_rt
LUT1 		serial_interfacing/adr_count_8_rt
LUT1 		serial_interfacing/adr_count_9_rt
LUT1 		serial_interfacing/adr_count_10_rt
LUT1 		serial_interfacing/adr_count_11_rt
LUT1 		serial_interfacing/adr_count_12_rt
LUT1 		serial_interfacing/adr_count_13_rt
LUT1 		serial_interfacing/adr_count_14_rt
LUT1 		serial_interfacing/adr_count_15_rt
LUT1 		module_error_controller/tick_2s_count_Eqn_01
LUT1 		module_error_controller/tick_10ms_count_Scst_INV1
LUT1 		module_error_controller/tick_10ms_count_0_rt
LUT1 		master_reset_delaying/tick_10ms_count_1_rt
LUT1 		master_reset_delaying/tick_10ms_count_2_rt
LUT1 		master_reset_delaying/tick_10ms_count_3_rt
LUT1 		master_reset_delaying/tick_10ms_count_4_rt
LUT1 		master_reset_delaying/tick_10ms_count_5_rt
LUT1 		master_reset_delaying/tick_10ms_count_6_rt
LUT1 		master_reset_delaying/tick_10ms_count_7_rt
LUT1 		master_reset_delaying/tick_10ms_count_8_rt
LUT1 		master_reset_delaying/tick_10ms_count_9_rt
LUT1 		master_reset_delaying/tick_10ms_count_10_rt
LUT1 		master_reset_delaying/tick_10ms_count_11_rt
LUT1 		master_reset_delaying/tick_10ms_count_12_rt
LUT1 		master_reset_delaying/tick_10ms_count_13_rt
LUT1 		master_reset_delaying/tick_10ms_count_14_rt
LUT1 		master_reset_delaying/tick_10ms_count_15_rt
LUT1 		master_reset_delaying/tick_10ms_count_16_rt
LUT1 		master_reset_delaying/tick_10ms_count_17_rt
LUT1 		mem_interface_top_inst/clk180_11
LUT1 		mem_interface_top_inst/clk270_11
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/cal_ctl_Result<0>
_xor11
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/selCnt_Madd__n000
0__n00091
LUT1
		mem_interface_top_inst/infrastructure_top0/cal_top0/cal_ctl0/decNegSh_4_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_1_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_2_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_3_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_4_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_5_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_6_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_7_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_8_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_9_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_10_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_11_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_12_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_13_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_14_rt
LUT1 		mem_interface_top_inst/infrastructure_top0/Counter200_15_rt
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/ddr_dqs_en
able_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/ddr_dqs_en
able_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob1/data11
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dqs_iob0/data11
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob15/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob14/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob13/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob12/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob11/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob10/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob9/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob8/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob7/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob6/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob5/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob4/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob3/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob2/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob1/enable_b1
LUT1
		mem_interface_top_inst/ddr2_top0/iobs0/data_path_iobs0/ddr_dq_iob0/enable_b1
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/ddr_cke_cntrl1
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/dqs_div_rdburstcount_Msub__n0000_
_n00081
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/WR_COUNT_Msub__n0000__n00081
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_LPM_COUNTER_4__n00
00<0>_xor11
LUT1
		mem_interface_top_inst/ddr2_top0/controller0/INIT_COUNT_Madd__n0000__n00091
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_1_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_2_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_3_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_4_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_5_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_6_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_7_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_8_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_9_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_10_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/AUTOREF_COUNT_11_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/DQS_reset1_clk0_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/current_state_FFd3_rt
LUT1 		mem_interface_top_inst/ddr2_top0/controller0/INIT_PRE_COUNT_4_rt
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_
int1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/reset90_r_IN
V1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_11_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_12_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_13_wr_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_00_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_01_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_02_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_03_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/fifo_10_rd_a
ddr_Madd__n0000__n00091
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
1/dqs_div0n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
1/dqs_n1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit15/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit14/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit13/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit11/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit10/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit9/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dqsn1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
0/dqs_div0n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqs_div2n1
LUT1
		mem_interface_top_inst/ddr2_top0/data_path0/data_read_controller0/ddr2_dqs_div
0/dqs_n1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit7/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit6/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit5/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit3/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit2/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit1/dqsn1
LUT1 		mem_interface_top_inst/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dqsn1
LUT1
		clock_and_genlock_control/digital_pll_f1485/lf_enable_count_Madd__n0000__n0003
1
LUT1
		clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/bit_count_LPM_C
OUNTER_19__n0000<0>_xor11
LUT1
		clock_and_genlock_control/digital_pll_f1485/serial_data_to_dac/bit_count_4_rt
LUT1 		clock_and_genlock_control/digital_pll_f1485/loopfilter/phase_i<9>_rt
LUT1 		clock_and_genlock_control/digital_pll_f1485/loopfilter/phase_i<9>_rt1
LUT1
		clock_and_genlock_control/digital_pll_f1484/lf_enable_count_Madd__n0000__n0003
1
LUT1
		clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/bit_count_LPM_C
OUNTER_19__n0000<0>_xor11
LUT1
		clock_and_genlock_control/digital_pll_f1484/serial_data_to_dac/bit_count_4_rt
LUT1 		clock_and_genlock_control/digital_pll_f1484/loopfilter/phase_i<9>_rt
LUT1 		clock_and_genlock_control/digital_pll_f1484/loopfilter/phase_i<9>_rt1
LUT1 		clock_and_genlock_control/f8g_genlock/_n00341
LUT1 		clock_and_genlock_control/f8g_genlock/_n00361
LUT1 		clock_and_genlock_control/f8g_genlock/set_error_count_Msub__n0000__n00041
LUT1
		clock_and_genlock_control/f8g_genlock/genlock_error_count_Msub__n0000__n00081
LUT1 		clock_and_genlock_control/f8g_genlock/pll_count__n0001<0>1
LUT1 		clock_and_genlock_control/f8g_genlock/sync_count_Msub__n0000__n00041
LUT1 		clock_and_genlock_control/f8g_genlock/half_frame_count_0_rt
LUT1 		clock_and_genlock_control/f8g_genlock/pll_count_4_rt
LUT1 		clock_and_genlock_control/secm_tick_regeneration/pll_count__n0001<0>1
LUT1
		clock_and_genlock_control/secm_tick_regeneration/tick_27_count_Msub__n0000__n0
0121
LUT1 		clock_and_genlock_control/secm_tick_regeneration/pll_count_4_rt
LUT1 		clock_and_genlock_control/f4m_genlock/_n00351
LUT1 		clock_and_genlock_control/f4m_genlock/_n00371
LUT1 		clock_and_genlock_control/f4m_genlock/sync_count__n0001<0>1
LUT1 		clock_and_genlock_control/f4m_genlock/set_error_count_Msub__n0000__n00041
LUT1
		clock_and_genlock_control/f4m_genlock/genlock_error_count_Msub__n0000__n00081
LUT1 		clock_and_genlock_control/f4m_genlock/half_frame_count_0_rt
LUT1 		clock_and_genlock_control/f4m_genlock/pll_count_4_rt
INV 		ok1_o1_INV_0
INV 		_n00321_INV_0

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| brefclk2_p_i                       | DIFFM   | INPUT     | LVDS_25_DT  |          |      |          |          |       |
| brefclk_p_i                        | DIFFM   | INPUT     | LVDS_25_DT  |          |      |          |          |       |
| ddr2_dqs<0>                        | DIFFM   | BIDIR     | BLVDS_25    |          |      | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF2    |          |       |
| ddr2_dqs<1>                        | DIFFM   | BIDIR     | BLVDS_25    |          |      | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF2    |          |       |
| clk_27_i                           | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| cs1_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| dac_dout_1_o                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| dac_dout_2_o                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| dac_sclk_1_o                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| dac_sclk_2_o                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| dac_zsync_1_o                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| dac_zsync_2_o                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_ODT0                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_address<0>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<1>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<2>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<3>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<4>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<5>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<6>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<7>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<8>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<9>                    | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<10>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<11>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_address<12>                   | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_ba<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_ba<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_casb                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_cke                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_clk0                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_clk0b                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_csb                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ddr2_dm<0>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_dm<1>                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
| ddr2_dq<0>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<1>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<2>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<3>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<4>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<5>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<6>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<7>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<8>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<9>                         | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<10>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<11>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<12>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<13>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<14>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_dq<15>                        | IOB     | BIDIR     | LVCMOS25    | 12       | SLOW | OUTDDR   |          |       |
|                                    |         |           |             |          |      | ENFF1    |          |       |
| ddr2_rasb                          | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr2_web                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| ddr_rst_dqs_div_i                  | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| ddr_rst_dqs_div_o                  | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| f4m_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f8g_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| led_o<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| led_o<3>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| miso_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| mosi_i                             | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| mreset_i                           | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| ok1_o                              | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| ok2_o                              | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| sck_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| sd_zhd_1_o                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| sd_zhd_2_o                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| sd_zhd_3_o                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| sd_zhd_4_o                         | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit8/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit4/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit12/dq
*/ddr2_top0/data_path0/data_read0/ddr2_dqbit0/dq

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
AREA_GROUP gp1
  RANGE: SLICE_X52Y0:SLICE_X75Y15
  No COMPRESSION specified for AREA_GROUP gp1
  AREA_GROUP Logic Utilization:
  Number of Slice Flip Flops:   150 out of    768   19%
  Logic Distribution:
    Number of occupied Slices:                           140 out of    384   36%
  Total Number 4 input LUTs:    222 out of    768   28%
      Number used as logic:                   221
      Number used as route-thru:                1


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
Number of Timing Constraints that were not applied: 12

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of  
                                            |            |            | Levels | Slack      |errors     
------------------------------------------------------------------------------------------------------
* TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 6.727ns    | 6      | -0.061ns   | 1         
  top0_clk_dcm0_clk90dcm_2 = PERIOD TIMEGRP |            |            |        |            |           
   "mem_interface_top_inst_infrastructure_t |            |            |        |            |           
  op0_clk_dcm0_clk90dcm_2" TS_brefclk_p_i P |            |            |        |            |           
  HASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.450ns    | 0.356ns    | 0      | 0.094ns    | 1         
  e_top0/clk_dcm0/clk0dcm" MAXDELAY = 0.45  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.450ns    | 0.356ns    | 0      | 0.094ns    | 1         
  e_top0/clk_dcm0/clk90dcm" MAXDELAY = 0.45 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.755ns    | 0.657ns    | 0      | 0.098ns    | 1         
  e_top0/clk_dcm0/clk0d2inv" MAXDELAY = 0.7 |            |            |        |            |           
  55 ns                                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.755ns    | 0.657ns    | 0      | 0.098ns    | 1         
  e_top0/clk_dcm0/clk90d2inv" MAXDELAY = 0. |            |            |        |            |           
  755 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.407ns    | 0      | 0.193ns    | 1         
  e_top0/cal_top0/suClkDiv2" MAXDELAY = 0.6 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.407ns    | 0      | 0.193ns    | 1         
  e_top0/cal_top0/clkDiv2" MAXDELAY = 0.6 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.600ns    | 0.389ns    | 0      | 0.211ns    | 1         
  e_top0/cal_top0/phClkDiv2" MAXDELAY = 0.6 |            |            |        |            |           
   ns                                       |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_pll_F2F = MAXDELAY FROM TIMEGRP "pll_f | 2.000ns    | 1.691ns    | 0      | 0.309ns    | 0         
  fs_on_27_mhz" TO TIMEGRP "pll_ffs_on_148_ |            |            |        |            |           
  mhz" 2 ns                                 |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.181ns    | 0      | 0.319ns    | 1         
  a_path0/data_read0/fbit_3<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.175ns    | 0      | 0.325ns    | 1         
  a_path0/data_read0/fbit_3<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.175ns    | 0      | 0.325ns    | 1         
  a_path0/data_read0/fbit_3<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.175ns    | 0      | 0.325ns    | 1         
  a_path0/data_read0/fbit_3<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.158ns    | 0      | 0.342ns    | 1         
  a_path0/data_read0/fbit_3<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.158ns    | 0      | 0.342ns    | 1         
  a_path0/data_read0/fbit_3<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.158ns    | 0      | 0.342ns    | 1         
  a_path0/data_read0/fbit_3<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/infrastructur | 0.700ns    | 0.357ns    | 0      | 0.343ns    | 1         
  e_top0/cal_top0/suPhClkDiv2" MAXDELAY = 0 |            |            |        |            |           
  .7 ns                                     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.076ns    | 0      | 0.424ns    | 1         
  a_path0/data_read0/fbit_1<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.076ns    | 0      | 0.424ns    | 1         
  a_path0/data_read0/fbit_3<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.076ns    | 0      | 0.424ns    | 1         
  a_path0/data_read0/fbit_3<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.076ns    | 0      | 0.424ns    | 1         
  a_path0/data_read0/fbit_3<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.070ns    | 0      | 0.430ns    | 1         
  a_path0/data_read0/fbit_3<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.070ns    | 0      | 0.430ns    | 1         
  a_path0/data_read0/fbit_1<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.070ns    | 0      | 0.430ns    | 1         
  a_path0/data_read0/fbit_0<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.056ns    | 0      | 0.444ns    | 1         
  a_path0/data_read0/fbit_0<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_1<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.041ns    | 0      | 0.459ns    | 1         
  a_path0/data_read0/fbit_1<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.027ns    | 0      | 0.473ns    | 1         
  a_path0/data_read0/fbit_1<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 1.027ns    | 0      | 0.473ns    | 1         
  a_path0/data_read0/fbit_1<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.705ns    | 0      | 0.495ns    | 1         
  a_path0/dqs_div_col1<1>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.705ns    | 0      | 0.495ns    | 1         
  a_path0/dqs_div_col1<0>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 6.155ns    | 2      | 0.511ns    | 0         
  top0_clk_dcm0_clk0dcm_2 = PERIOD TIMEGRP  |            |            |        |            |           
  "mem_interface_top_inst_infrastructure_to |            |            |        |            |           
  p0_clk_dcm0_clk0dcm_2" TS_brefclk_p_i HIG |            |            |        |            |           
  H 50% INPUT_JITTER 0 ns                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.986ns    | 0      | 0.514ns    | 1         
  a_path0/data_read0/fbit_3<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.970ns    | 0      | 0.530ns    | 1         
  a_path0/data_read0/fbit_1<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.970ns    | 0      | 0.530ns    | 1         
  a_path0/data_read0/fbit_3<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.939ns    | 0      | 0.561ns    | 1         
  a_path0/data_read0/fbit_3<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.939ns    | 0      | 0.561ns    | 1         
  a_path0/data_read0/fbit_3<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.939ns    | 0      | 0.561ns    | 1         
  a_path0/data_read0/fbit_2<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_0<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_3<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_1<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.923ns    | 0      | 0.577ns    | 1         
  a_path0/data_read0/fbit_1<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.907ns    | 0      | 0.593ns    | 1         
  a_path0/data_read0/fbit_2<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.907ns    | 0      | 0.593ns    | 1         
  a_path0/data_read0/fbit_1<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.875ns    | 0      | 0.625ns    | 1         
  a_path0/data_read0/fbit_1<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.875ns    | 0      | 0.625ns    | 1         
  a_path0/data_read0/fbit_1<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.861ns    | 0      | 0.639ns    | 1         
  a_path0/data_read0/fbit_2<7>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.859ns    | 0      | 0.641ns    | 1         
  a_path0/data_read0/fbit_2<4>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.859ns    | 0      | 0.641ns    | 1         
  a_path0/data_read0/fbit_2<5>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.858ns    | 0      | 0.642ns    | 1         
  a_path0/data_read0/fbit_0<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.855ns    | 0      | 0.645ns    | 1         
  a_path0/data_read0/fbit_2<6>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.855ns    | 0      | 0.645ns    | 1         
  a_path0/data_read0/fbit_1<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.855ns    | 0      | 0.645ns    | 1         
  a_path0/data_read0/fbit_1<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_0<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.853ns    | 0      | 0.647ns    | 1         
  a_path0/data_read0/fbit_2<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.552ns    | 0      | 0.648ns    | 1         
  a_path0/dqs_div_col0<0>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.200ns    | 0.552ns    | 0      | 0.648ns    | 1         
  a_path0/dqs_div_col0<1>" MAXDELAY = 1.2 n |            |            |        |            |           
  s                                         |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.842ns    | 0      | 0.658ns    | 1         
  a_path0/data_read0/fbit_0<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_1<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_2<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_1<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.834ns    | 0      | 0.666ns    | 1         
  a_path0/data_read0/fbit_0<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_0<9>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_0<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_2<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_0<15>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.833ns    | 0      | 0.667ns    | 1         
  a_path0/data_read0/fbit_0<8>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.832ns    | 0      | 0.668ns    | 1         
  a_path0/data_read0/fbit_0<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.827ns    | 0      | 0.673ns    | 1         
  a_path0/data_read0/fbit_2<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk | 6.666ns    | 5.960ns    | 8      | 0.706ns    | 0         
  2_n_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.648ns    | 0      | 0.852ns    | 1         
  a_path0/data_read0/fbit_2<1>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.638ns    | 0      | 0.862ns    | 1         
  a_path0/data_read0/fbit_2<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.636ns    | 0      | 0.864ns    | 1         
  a_path0/data_read0/fbit_2<0>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.634ns    | 0      | 0.866ns    | 1         
  a_path0/data_read0/fbit_2<3>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.634ns    | 0      | 0.866ns    | 1         
  a_path0/data_read0/fbit_2<2>" MAXDELAY =  |            |            |        |            |           
  1.5 ns                                    |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<10>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<11>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<12>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_0<13>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 1.500ns    | 0.622ns    | 0      | 0.878ns    | 1         
  a_path0/data_read0/fbit_2<14>" MAXDELAY = |            |            |        |            |           
   1.5 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.106ns    | 0      | 0.894ns    | 1         
  a_path0/transfer_done_0<0>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.033ns    | 0      | 0.967ns    | 1         
  a_path0/transfer_done_0<2>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.032ns    | 0      | 0.968ns    | 1         
  a_path0/transfer_done_0<1>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 1.030ns    | 0      | 0.970ns    | 1         
  a_path0/transfer_done_0<3>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.828ns    | 0      | 1.172ns    | 1         
  a_path0/transfer_done_1<1>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.828ns    | 0      | 1.172ns    | 1         
  a_path0/transfer_done_1<0>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.792ns    | 0      | 1.208ns    | 1         
  a_path0/data_read_controller0/rst_dqs_div |            |            |        |            |           
  _delayed" MAXDELAY = 2 ns                 |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.660ns    | 0      | 1.340ns    | 1         
  a_path0/transfer_done_1<2>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 2.000ns    | 0.579ns    | 0      | 1.421ns    | 1         
  a_path0/transfer_done_1<3>" MAXDELAY = 2  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.128ns    | 0      | 2.872ns    | 1         
  a_path0/fifo_02_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.039ns    | 0      | 2.961ns    | 1         
  a_path0/fifo_03_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.030ns    | 0      | 2.970ns    | 1         
  a_path0/fifo_11_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 1.030ns    | 0      | 2.970ns    | 1         
  a_path0/fifo_00_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.966ns    | 0      | 3.034ns    | 1         
  a_path0/fifo_00_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.957ns    | 0      | 3.043ns    | 1         
  a_path0/fifo_11_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.957ns    | 0      | 3.043ns    | 1         
  a_path0/fifo_12_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.929ns    | 0      | 3.071ns    | 1         
  a_path0/fifo_10_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.929ns    | 0      | 3.071ns    | 1         
  a_path0/fifo_12_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.894ns    | 0      | 3.106ns    | 1         
  a_path0/fifo_02_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.880ns    | 0      | 3.120ns    | 1         
  a_path0/fifo_10_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.855ns    | 0      | 3.145ns    | 1         
  a_path0/fifo_00_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.851ns    | 0      | 3.149ns    | 1         
  a_path0/fifo_03_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.843ns    | 0      | 3.157ns    | 1         
  a_path0/fifo_01_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.843ns    | 0      | 3.157ns    | 1         
  a_path0/fifo_03_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.793ns    | 0      | 3.207ns    | 1         
  a_path0/fifo_00_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.775ns    | 0      | 3.225ns    | 1         
  a_path0/fifo_03_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.771ns    | 0      | 3.229ns    | 1         
  a_path0/fifo_12_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.771ns    | 0      | 3.229ns    | 1         
  a_path0/fifo_02_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.771ns    | 0      | 3.229ns    | 1         
  a_path0/fifo_13_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.771ns    | 0      | 3.229ns    | 1         
  a_path0/fifo_10_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.763ns    | 0      | 3.237ns    | 1         
  a_path0/fifo_00_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.763ns    | 0      | 3.237ns    | 1         
  a_path0/fifo_01_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.752ns    | 0      | 3.248ns    | 1         
  a_path0/fifo_03_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_ | 6.666ns    | 3.410ns    | 2      | 3.256ns    | 0         
  n_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.728ns    | 0      | 3.272ns    | 1         
  a_path0/fifo_02_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.720ns    | 0      | 3.280ns    | 1         
  a_path0/fifo_01_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.717ns    | 0      | 3.283ns    | 1         
  a_path0/fifo_13_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.704ns    | 0      | 3.296ns    | 1         
  a_path0/fifo_01_wr_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.645ns    | 0      | 3.355ns    | 1         
  a_path0/fifo_01_rd_addr<0>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.632ns    | 0      | 3.368ns    | 1         
  a_path0/fifo_11_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.628ns    | 0      | 3.372ns    | 1         
  a_path0/fifo_02_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.605ns    | 0      | 3.395ns    | 1         
  a_path0/fifo_13_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.561ns    | 0      | 3.439ns    | 1         
  a_path0/fifo_12_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.561ns    | 0      | 3.439ns    | 1         
  a_path0/fifo_11_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.561ns    | 0      | 3.439ns    | 1         
  a_path0/fifo_10_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.524ns    | 0      | 3.476ns    | 1         
  a_path0/fifo_12_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.524ns    | 0      | 3.476ns    | 1         
  a_path0/fifo_10_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.521ns    | 0      | 3.479ns    | 1         
  a_path0/fifo_11_rd_addr<2>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.379ns    | 0      | 3.621ns    | 1         
  a_path0/fifo_13_rd_addr<1>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.375ns    | 0      | 3.625ns    | 1         
  a_path0/fifo_13_rd_addr<3>" MAXDELAY = 4  |            |            |        |            |           
  ns                                        |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_13_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_12_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_11_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_10_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_03_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_02_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<2>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_00_wr_ |            |            |        |            |           
  addr__n0000<3>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "mem_interface_top_inst/ddr2_top0/dat | 4.000ns    | 0.001ns    | 0      | 3.999ns    | 1         
  a_path0/data_read_controller0/fifo_01_wr_ |            |            |        |            |           
  addr__n0000<1>" MAXDELAY = 4 ns           |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | 6.666ns    | 1.223ns    | 0      | 5.443ns    | 0         
  top0_cal_top0_phShftClkDcm_2 = PERIOD TIM |            |            |        |            |           
  EGRP "mem_interface_top_inst_infrastructu |            |            |        |            |           
  re_top0_cal_top0_phShftClkDcm_2" TS_brefc |            |            |        |            |           
  lk_p_i PHASE 3.333 ns HIGH 50% INPUT_JITT |            |            |        |            |           
  ER 0 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_2cycle = MAXDELAY FROM TIMEGRP "double | 13.333ns   | 7.489ns    | 10     | 5.844ns    | 0         
  _cycle" TO TIMEGRP "double_cycle" TS_bref |            |            |        |            |           
  clk_p_i / 2                               |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_4cycle = MAXDELAY FROM TIMEGRP "quad_c | 26.666ns   | 4.892ns    | 7      | 21.774ns   | 0         
  ycle" TO TIMEGRP "quad_cycle" TS_brefclk_ |            |            |        |            |           
  p_i / 4                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_clk_27_i = PERIOD TIMEGRP "clk_27_i" 2 | 37.037ns   | 6.586ns    | 6      | 30.451ns   | 0         
  7 MHz HIGH 50% INPUT_JITTER 1 ns          |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  NET "ddr_rst_dqs_div_o/mem_interface_top_ | N/A        | N/A        | N/A    | N/A        | N/A       
  inst/ddr2_top0/rst_dqs_div_int" MAXDELAY  |            |            |        |            |           
  = 0.7 ns                                  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_ | N/A        | N/A        | N/A    | N/A        | N/A       
  p_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_cal_top0_phShftClkDcm_1 = PERIOD TIM |            |            |        |            |           
  EGRP "mem_interface_top_inst_infrastructu |            |            |        |            |           
  re_top0_cal_top0_phShftClkDcm_1" TS_brefc |            |            |        |            |           
  lk_n_i PHASE 3.333 ns HIGH 50% INPUT_JITT |            |            |        |            |           
  ER 0 ns                                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk90dcm_1 = PERIOD TIMEGRP |            |            |        |            |           
   "mem_interface_top_inst_infrastructure_t |            |            |        |            |           
  op0_clk_dcm0_clk90dcm_1" TS_brefclk_n_i P |            |            |        |            |           
  HASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk0dcm_1 = PERIOD TIMEGRP  |            |            |        |            |           
  "mem_interface_top_inst_infrastructure_to |            |            |        |            |           
  p0_clk_dcm0_clk0dcm_1" TS_brefclk_n_i HIG |            |            |        |            |           
  H 50% INPUT_JITTER 0 ns                   |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_cal_top0_phShftClkDcm_0 = PERIOD TIM |            |            |        |            |           
  EGRP "mem_interface_top_inst_infrastructu |            |            |        |            |           
  re_top0_cal_top0_phShftClkDcm_0" TS_brefc |            |            |        |            |           
  lk2_p_i PHASE 3.333 ns HIGH 50% INPUT_JIT |            |            |        |            |           
  TER 0 ns                                  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk90dcm_0 = PERIOD TIMEGRP |            |            |        |            |           
   "mem_interface_top_inst_infrastructure_t |            |            |        |            |           
  op0_clk_dcm0_clk90dcm_0" TS_brefclk2_p_i  |            |            |        |            |           
  PHASE 1.667 ns HIGH 50% INPUT_JITTER 0 ns |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk0dcm_0 = PERIOD TIMEGRP  |            |            |        |            |           
  "mem_interface_top_inst_infrastructure_to |            |            |        |            |           
  p0_clk_dcm0_clk0dcm_0" TS_brefclk2_p_i HI |            |            |        |            |           
  GH 50% INPUT_JITTER 0 ns                  |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_cal_top0_phShftClkDcm = PERIOD TIMEG |            |            |        |            |           
  RP "mem_interface_top_inst_infrastructure |            |            |        |            |           
  _top0_cal_top0_phShftClkDcm" TS_brefclk2_ |            |            |        |            |           
  n_i PHASE 3.333 ns HIGH 50% INPUT_JITTER  |            |            |        |            |           
  0 ns                                      |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP " |            |            |        |            |           
  mem_interface_top_inst_infrastructure_top |            |            |        |            |           
  0_clk_dcm0_clk90dcm" TS_brefclk2_n_i PHAS |            |            |        |            |           
  E 1.667 ns HIGH 50% INPUT_JITTER 0 ns     |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  TS_mem_interface_top_inst_infrastructure_ | N/A        | N/A        | N/A    | N/A        | N/A       
  top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP "m |            |            |        |            |           
  em_interface_top_inst_infrastructure_top0 |            |            |        |            |           
  _clk_dcm0_clk0dcm" TS_brefclk2_n_i HIGH 5 |            |            |        |            |           
  0% INPUT_JITTER 0 ns                      |            |            |        |            |           
------------------------------------------------------------------------------------------------------
  PATH "TS05_path" TIG                      | N/A        | 4.288ns    | 1      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  PATH "TS02_path" TIG                      | N/A        | 1.210ns    | 0      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  PATH "TS01_path" TIG                      | N/A        | 4.308ns    | 1      | N/A        | N/A       
------------------------------------------------------------------------------------------------------
  TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk | N/A        | N/A        | N/A    | N/A        | N/A       
  2_p_i" 150 MHz HIGH 50% INPUT_JITTER 0 ns |            |            |        |            |           
------------------------------------------------------------------------------------------------------


1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the
   constraint does not cover any paths or that it has no requested value.

Section 12 - Configuration String Details
-----------------------------------------
DCM "mem_interface_top_inst/infrastructure_top0/cal_top0/cal_dcm": Configuration String is:
   "DLL_FREQUENCY_MODE:LOW CLKDV_DIVIDE:2 CLKOUT_PHASE_SHIFT:VARIABLE CLK_FEEDBACK:1X DFS_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE DLL_FREQUENCY_MODE:LOW FACTORY_JF1:0XC0 FACTORY_JF2:0X80 PSCLKINV:PSCLK PSENINV:PSEN
PSINCDECINV:PSINCDEC RSTINV:RST_B DSSENINV:DSSEN"
   CLKFX_MULTIPLY = 4
   CLKFX_DIVIDE = 1
   CLKIN_PERIOD = 0.0
   PHASE_SHIFT = 128

BUFGMUX "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK90": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "clk27_for_logic": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "clk1_for_logic": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "clk2_for_logic": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

DCM "mem_interface_top_inst/infrastructure_top0/clk_dcm0/DCM_INST1": Configuration String is:
   "DLL_FREQUENCY_MODE:LOW CLKDV_DIVIDE:2 CLKOUT_PHASE_SHIFT:NONE CLK_FEEDBACK:1X DFS_FREQUENCY_MODE:LOW
DUTY_CYCLE_CORRECTION:TRUE DLL_FREQUENCY_MODE:LOW FACTORY_JF1:0XC0 FACTORY_JF2:0X80 PSCLKINV:PSCLK PSENINV:PSEN
PSINCDECINV:PSINCDEC RSTINV:RST_B DSSENINV:DSSEN"
   CLKFX_MULTIPLY = 4
   CLKFX_DIVIDE = 1
   CLKIN_PERIOD = 0.0
   PHASE_SHIFT = 0

BUFGMUX "mem_interface_top_inst/infrastructure_top0/cal_top0/phclk_bufg": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "mem_interface_top_inst/infrastructure_top0/clk_dcm0/BUFG_CLK0": Configuration String is:
   "I0_USED:0 SINV:S_B DISABLE_ATTR:LOW"

BUFGMUX "HD_Gen_Channel_1/clock_selecting": Configuration String is:
   "I0_USED:0 I1_USED:0 SINV:S DISABLE_ATTR:LOW"

GT "rocket_io_inst_1/serial_data_output/GT_CUSTOM_INST": Configuration String is:
   "REFCLKINV:REFCLK REFCLK2INV:REFCLK2 RXRESETINV:RXRESET RXUSRCLKINV:RXUSRCLK RXUSRCLK2INV:RXUSRCLK2
TXRESETINV:TXRESET TXUSRCLKINV:TXUSRCLK TXUSRCLK2INV:TXUSRCLK2 IOSTANDARD:CUSTOM ALIGN_COMMA_MSB:FALSE
CHAN_BOND_LIMIT:16 CHAN_BOND_MODE:OFF CHAN_BOND_OFFSET:8 CHAN_BOND_ONE_SHOT:FALSE CHAN_BOND_SEQ_2_USE:FALSE
CHAN_BOND_SEQ_LEN:1 CHAN_BOND_WAIT:8 CLK_COR_INSERT_IDLE_FLAG:FALSE CLK_COR_KEEP_IDLE:FALSE CLK_COR_REPEAT_WAIT:1
CLK_COR_SEQ_2_USE:FALSE CLK_COR_SEQ_LEN:1 CLK_CORRECT_USE:FALSE CRC_END_OF_PKT:K29_7 CRC_FORMAT:USER_MODE
CRC_START_OF_PKT:K27_7 DEC_MCOMMA_DETECT:FALSE DEC_PCOMMA_DETECT:FALSE DEC_VALID_COMMA_ONLY:FALSE MCOMMA_DETECT:FALSE
PCOMMA_DETECT:FALSE REF_CLK_V_SEL:1 RX_BUFFER_USE:TRUE RX_CRC_USE:FALSE RX_DATA_WIDTH:2 RX_DECODE_USE:FALSE
RX_LOS_INVALID_INCR:1 RX_LOS_THRESHOLD:4 RX_LOSS_OF_SYNC_FSM:FALSE SERDES_10B:FALSE TERMINATION_IMP:50
TX_BUFFER_USE:TRUE TX_CRC_USE:FALSE TX_DATA_WIDTH:2 TX_DIFF_CTRL:800 TX_PREEMPHASIS:0 "
   CHAN_BOND_SEQ_1_1 = 00000000000
   CHAN_BOND_SEQ_1_2 = 00000000000
   CHAN_BOND_SEQ_1_3 = 00000000000
   CHAN_BOND_SEQ_1_4 = 00000000000
   CHAN_BOND_SEQ_2_1 = 00000000000
   CHAN_BOND_SEQ_2_2 = 00000000000
   CHAN_BOND_SEQ_2_3 = 00000000000
   CHAN_BOND_SEQ_2_4 = 00000000000
   CLK_COR_SEQ_1_1 = 00000000000
   CLK_COR_SEQ_1_2 = 00000000000
   CLK_COR_SEQ_1_3 = 00000000000
   CLK_COR_SEQ_1_4 = 00000000000
   CLK_COR_SEQ_2_1 = 00000000000
   CLK_COR_SEQ_2_2 = 00000000000
   CLK_COR_SEQ_2_3 = 00000000000
   CLK_COR_SEQ_2_4 = 00000000000
   COMMA_10B_MASK = 1111111000
   MCOMMA_10B_VALUE = 1100000000
   PCOMMA_10B_VALUE = 0011111000
   TX_CRC_FORCE_VALUE = 11010110


Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 75
Number of Equivalent Gates for Design = 101,283
Number of RPM Macros = 4
Number of Hard Macros = 0
GT10 = 0
GT = 1
CAPTUREs = 0
BSCANs = 0
STARTUPs = 0
PCILOGICs = 0
DCMs = 2
GCLKs = 7
ICAPs = 0
18X18 Multipliers = 0
Block RAMs = 0
TBUFs = 0
JTAGPPCs = 0
CLK_Ps = 0
CLK_Ns = 0
GTOPADs = 2
GTIPADs = 2
PPC405s = 0
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 3158
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 24
IOB Slave Pads = 4
IOB Master Pads = 4
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 36
IOB Flip Flops = 40
Unbonded IOBs = 0
Bonded IOBs = 75
ORCYs = 0
XORs = 345
CARRY_INITs = 361
CARRY_SKIPs = 0
CARRY_MUXes = 632
Total Shift Registers = 72
Static Shift Registers = 72
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 64
MUXFs = 1580
MULT_ANDs = 30
4 input LUTs used as Route-Thrus = 1213
4 input LUTs = 3821
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 3122
Slice Flip Flops = 4358
Slices = 4715
F6 Muxes = 385
F5 Muxes = 907
F8 Muxes = 96
F7 Muxes = 192
Xilinx Core blkmemdp_v6_1, Coregen 7.1.04i = 2
Number of LUT signals with 4 loads = 57
Number of LUT signals with 3 loads = 131
Number of LUT signals with 2 loads = 422
Number of LUT signals with 1 load = 2946
NGM Average fanout of LUT = 2.53
NGM Maximum fanout of LUT = 356
NGM Average fanin for LUT = 3.2732
Number of LUT symbols = 3821
