Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:25:41 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/24bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            s[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.267ns  (logic 4.078ns (33.240%)  route 8.189ns (66.760%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  a_IBUF[3]_inst/O
                         net (fo=7, routed)           2.323     3.295    a_IBUF[3]
    SLICE_X42Y29         LUT4 (Prop_lut4_I1_O)        0.124     3.419 f  s_OBUF[23]_inst_i_11/O
                         net (fo=1, routed)           0.844     4.264    s_OBUF[23]_inst_i_11_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.388 f  s_OBUF[23]_inst_i_7/O
                         net (fo=7, routed)           1.264     5.652    s_OBUF[23]_inst_i_7_n_0
    SLICE_X42Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.776 r  s_OBUF[19]_inst_i_2/O
                         net (fo=5, routed)           1.258     7.034    s_OBUF[19]_inst_i_2_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.158 r  s_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.499     9.657    s_OBUF[17]
    G18                  OBUF (Prop_obuf_I_O)         2.609    12.267 r  s_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.267    s[17]
    G18                                                               r  s[17] (OUT)
  -------------------------------------------------------------------    -------------------




