Source Block: hdl/library/jesd204/jesd204_rx/align_mux.v@56:66@HdlIdDef
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin

Diff Content:
- 61 reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/align_mux.v@55:65
  output [DATA_PATH_WIDTH-1:0] out_charisk
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;


Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/align_mux.v@57:67

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin
  in_data_d1 <= in_data;

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/align_mux.v@58:68
localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin
  in_data_d1 <= in_data;
  in_charisk_d1 <= in_charisk;

Clone Blocks 4:
hdl/library/jesd204/jesd204_rx/align_mux.v@59:69

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;
wire [(DATA_PATH_WIDTH*2)-1:0]     charisk;

always @(posedge clk) begin
  in_data_d1 <= in_data;
  in_charisk_d1 <= in_charisk;
end

Clone Blocks 5:
hdl/library/jesd204/jesd204_rx/align_mux.v@53:63
  input [DATA_PATH_WIDTH-1:0] in_charisk,
  output [DATA_PATH_WIDTH*8-1:0] out_data,
  output [DATA_PATH_WIDTH-1:0] out_charisk
);

localparam DPW_LOG2 = DATA_PATH_WIDTH == 8 ? 3 : DATA_PATH_WIDTH == 4 ? 2 : 1;

wire [DPW_LOG2-1:0]                align_int;
reg  [DATA_PATH_WIDTH*8-1:0]       in_data_d1;
reg  [DATA_PATH_WIDTH-1:0]         in_charisk_d1;
wire [(DATA_PATH_WIDTH*8*2)-1:0]   data;

