# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 43
attribute \src "dut.sv:4.1-12.10"
attribute \hdlname "adder"
attribute \dynports 1
module $paramod\adder\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:8.30-8.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:9.30-9.33"
  wire width 8 output 3 \sum
  attribute \src "dut.sv:11.18-11.23"
  cell $add $add$dut.sv:11$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y \sum
  end
end
attribute \src "dut.sv:15.1-23.10"
attribute \hdlname "subtractor"
attribute \dynports 1
module $paramod\subtractor\WIDTH=s32'00000000000000000000000000001000
  parameter \WIDTH 8
  attribute \src "dut.sv:18.30-18.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:19.30-19.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:20.30-20.34"
  wire width 8 output 3 \diff
  attribute \src "dut.sv:22.19-22.24"
  cell $sub $sub$dut.sv:22$14
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y \diff
  end
end
attribute \src "dut.sv:26.1-110.10"
attribute \top 1
attribute \dynports 1
module \generate_test
  parameter \NUM_UNITS 4
  parameter \DATA_WIDTH 8
  attribute \src "dut.sv:30.18-30.21"
  wire input 1 \clk
  attribute \src "dut.sv:31.18-31.23"
  wire input 2 \rst_n
  attribute \src "dut.sv:32.45-32.52"
  wire width 32 input 3 \data_in
  attribute \src "dut.sv:33.45-33.52"
  wire width 32 input 4 \operand
  attribute \src "dut.sv:34.18-34.22"
  wire input 5 \mode
  attribute \src "dut.sv:35.45-35.51"
  wire width 32 output 6 \result
  attribute \src "dut.sv:36.35-36.47"
  wire width 8 output 7 \extra_result
  attribute \src "dut.sv:44.36-44.47"
  wire width 8 \gen_units[0].unit_result
  attribute \src "dut.sv:44.36-44.47"
  wire width 8 \gen_units[1].unit_result
  attribute \src "dut.sv:44.36-44.47"
  wire width 8 \gen_units[2].unit_result
  attribute \src "dut.sv:44.36-44.47"
  wire width 8 \gen_units[3].unit_result
  attribute \src "dut.sv:82.36-82.45"
  wire width 8 \extra_logic.extra_sum
  attribute \src "dut.sv:51.19-55.18"
  cell $paramod\adder\WIDTH=s32'00000000000000000000000000001000 \gen_units[0].even_unit.adder_inst
    connect \a \data_in [7:0]
    connect \b \operand [7:0]
    connect \sum \gen_units[0].unit_result
  end
  attribute \src "dut.sv:94.17-100.20"
  attribute \always_ff 1
  cell $adffe $auto$ff.cc:337:slice$42
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk
    connect \EN \mode
    connect \ARST \rst_n
    connect \D \extra_logic.extra_sum
    connect \Q \extra_result
  end
  attribute \src "dut.sv:60.19-64.18"
  cell $paramod\subtractor\WIDTH=s32'00000000000000000000000000001000 \gen_units[1].odd_unit.subtractor_inst
    connect \a \data_in [15:8]
    connect \b \operand [15:8]
    connect \diff \gen_units[1].unit_result
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  cell $adff $procdff$41
    parameter \WIDTH 8
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    connect \D \gen_units[0].unit_result
    connect \Q \result [7:0]
    connect \ARST \rst_n
    connect \CLK \clk
  end
  attribute \src "dut.sv:51.19-55.18"
  cell $paramod\adder\WIDTH=s32'00000000000000000000000000001000 \gen_units[2].even_unit.adder_inst
    connect \a \data_in [23:16]
    connect \b \operand [23:16]
    connect \sum \gen_units[2].unit_result
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  cell $adff $procdff$36
    parameter \WIDTH 8
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    connect \D \gen_units[1].unit_result
    connect \Q \result [15:8]
    connect \ARST \rst_n
    connect \CLK \clk
  end
  attribute \src "dut.sv:60.19-64.18"
  cell $paramod\subtractor\WIDTH=s32'00000000000000000000000000001000 \gen_units[3].odd_unit.subtractor_inst
    connect \a \data_in [31:24]
    connect \b \operand [31:24]
    connect \diff \gen_units[3].unit_result
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  cell $adff $procdff$26
    parameter \WIDTH 8
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    connect \D \gen_units[3].unit_result
    connect \Q \result [31:24]
    connect \ARST \rst_n
    connect \CLK \clk
  end
  attribute \src "dut.sv:86.15-90.14"
  cell $paramod\adder\WIDTH=s32'00000000000000000000000000001000 \extra_logic.extra_adder
    connect \a \result [7:0]
    connect \b \result [15:8]
    connect \sum \extra_logic.extra_sum
  end
  attribute \src "dut.sv:68.13-74.16"
  attribute \always_ff 1
  cell $adff $procdff$31
    parameter \WIDTH 8
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1'1
    connect \D \gen_units[2].unit_result
    connect \Q \result [23:16]
    connect \ARST \rst_n
    connect \CLK \clk
  end
end
