-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq is 
    generic(
             DataWidth     : integer := 118; 
             AddressWidth     : integer := 4; 
             AddressRange    : integer := 10
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "0011111010111111000010111001000010000011111101000100111011000000000101000101111100000011111001000000111110111010000011", 1 => "0011000010111011111101111100000011000001111110111100111111111110000101111011111100000001000010111100000011000100111001", 2 => "1101000101000010111110000100000110111111000010111111111111000110000001000001000100111111000010111101000000000111000010", 3 => "0011111100111110111100111110111110000001111111111011000011000000111100000001000100000011111011000000000111111100111111", 
    4 => "0001111100111101000100111111111011111110000100111011111101000011111110000101000010111110000001111111111111111110111110", 5 => "0001000010000000000000111101000011000011000011000011000010000000111101000000000100000010000101111110111100000100111111", 6 => "0011000100000000000101000101000000000010111010111111111110000100000011111110111010111101111111111101000001111100000011", 7 => "0011000000111110111111000000111110000001000000111111111110111100111110111111111110000011000110111101000110000001000000", 
    8 => "1010111101111110000001000011111110000000111111000010111011111111111001000110111111000011111111111011000000000101000011", 9 => "0010000001000010111001000011000010111100000011000000000000111100000000000010000010111111111100000001111110000010000010");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

