Info: Starting: Create simulation model
Info: qsys-generate F:\Git\Sonar\FPGA\TestBoard1\FIR.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\Git\Sonar\FPGA\TestBoard1\FIR\simulation --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading TestBoard1/FIR.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.0]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FIR.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 21, Bankcount 1, CoefBitWidth 8
Info: FIR: Generating FIR "FIR" for SIM_VERILOG
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 21, Bankcount 1, Latency 16, CoefBitWidth 8
Info: fir_compiler_ii_0: "FIR" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: FIR: Done "FIR" with 2 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=F:\Git\Sonar\FPGA\TestBoard1\FIR\FIR.spd --output-directory=F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\Git\Sonar\FPGA\TestBoard1\FIR\FIR.spd --output-directory=F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Git/Sonar/FPGA/TestBoard1/FIR/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Git\Sonar\FPGA\TestBoard1\FIR.qsys --synthesis=VERILOG --output-directory=F:\Git\Sonar\FPGA\TestBoard1\FIR\synthesis --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading TestBoard1/FIR.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.0]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FIR.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 21, Bankcount 1, CoefBitWidth 8
Info: FIR: Generating FIR "FIR" for QUARTUS_SYNTH
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 21, Bankcount 1, Latency 16, CoefBitWidth 8
Info: fir_compiler_ii_0: "FIR" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: FIR: Done "FIR" with 2 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
