// Seed: 4172565879
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wor id_11,
    output tri0 id_12
);
  assign id_0 = id_11;
  logic id_14;
endmodule
module module_1 (
    input  tri   id_0,
    output tri1  id_1,
    output uwire id_2,
    input  wor   id_3,
    output tri1  id_4,
    input  uwire id_5,
    input  tri   id_6,
    output tri   id_7
);
  wire id_9;
  and primCall (id_2, id_5, id_10, id_9, id_3, id_0, id_6);
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_5,
      id_5,
      id_6,
      id_1,
      id_0,
      id_6,
      id_3,
      id_0,
      id_2
  );
  assign modCall_1.id_12 = 0;
  assign id_1 = id_3;
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ;
  wire id_42;
endmodule
