#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2482870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2482a00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24752d0 .functor NOT 1, L_0x24d20c0, C4<0>, C4<0>, C4<0>;
L_0x24d1990 .functor XOR 2, L_0x24d1dd0, L_0x24d1e70, C4<00>, C4<00>;
L_0x24d1fb0 .functor XOR 2, L_0x24d1990, L_0x24d1f10, C4<00>, C4<00>;
v0x24cd700_0 .net *"_ivl_10", 1 0, L_0x24d1f10;  1 drivers
v0x24cd800_0 .net *"_ivl_12", 1 0, L_0x24d1fb0;  1 drivers
v0x24cd8e0_0 .net *"_ivl_2", 1 0, L_0x24d1d30;  1 drivers
v0x24cd9a0_0 .net *"_ivl_4", 1 0, L_0x24d1dd0;  1 drivers
v0x24cda80_0 .net *"_ivl_6", 1 0, L_0x24d1e70;  1 drivers
v0x24cdbb0_0 .net *"_ivl_8", 1 0, L_0x24d1990;  1 drivers
v0x24cdc90_0 .net "a", 0 0, v0x24ca4b0_0;  1 drivers
v0x24cdd30_0 .net "b", 0 0, v0x24ca550_0;  1 drivers
v0x24cddd0_0 .net "c", 0 0, v0x24ca5f0_0;  1 drivers
v0x24cde70_0 .var "clk", 0 0;
v0x24cdf10_0 .net "d", 0 0, v0x24ca730_0;  1 drivers
v0x24cdfb0_0 .net "out_pos_dut", 0 0, L_0x24d1bf0;  1 drivers
v0x24ce050_0 .net "out_pos_ref", 0 0, L_0x24cf580;  1 drivers
v0x24ce0f0_0 .net "out_sop_dut", 0 0, L_0x24d0bd0;  1 drivers
v0x24ce190_0 .net "out_sop_ref", 0 0, L_0x24a4c60;  1 drivers
v0x24ce230_0 .var/2u "stats1", 223 0;
v0x24ce2d0_0 .var/2u "strobe", 0 0;
v0x24ce370_0 .net "tb_match", 0 0, L_0x24d20c0;  1 drivers
v0x24ce440_0 .net "tb_mismatch", 0 0, L_0x24752d0;  1 drivers
v0x24ce4e0_0 .net "wavedrom_enable", 0 0, v0x24caa00_0;  1 drivers
v0x24ce5b0_0 .net "wavedrom_title", 511 0, v0x24caaa0_0;  1 drivers
L_0x24d1d30 .concat [ 1 1 0 0], L_0x24cf580, L_0x24a4c60;
L_0x24d1dd0 .concat [ 1 1 0 0], L_0x24cf580, L_0x24a4c60;
L_0x24d1e70 .concat [ 1 1 0 0], L_0x24d1bf0, L_0x24d0bd0;
L_0x24d1f10 .concat [ 1 1 0 0], L_0x24cf580, L_0x24a4c60;
L_0x24d20c0 .cmp/eeq 2, L_0x24d1d30, L_0x24d1fb0;
S_0x2482b90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2482a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24756b0 .functor AND 1, v0x24ca5f0_0, v0x24ca730_0, C4<1>, C4<1>;
L_0x2475a90 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x2475e70 .functor NOT 1, v0x24ca550_0, C4<0>, C4<0>, C4<0>;
L_0x24760f0 .functor AND 1, L_0x2475a90, L_0x2475e70, C4<1>, C4<1>;
L_0x248d490 .functor AND 1, L_0x24760f0, v0x24ca5f0_0, C4<1>, C4<1>;
L_0x24a4c60 .functor OR 1, L_0x24756b0, L_0x248d490, C4<0>, C4<0>;
L_0x24cea00 .functor NOT 1, v0x24ca550_0, C4<0>, C4<0>, C4<0>;
L_0x24cea70 .functor OR 1, L_0x24cea00, v0x24ca730_0, C4<0>, C4<0>;
L_0x24ceb80 .functor AND 1, v0x24ca5f0_0, L_0x24cea70, C4<1>, C4<1>;
L_0x24cec40 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x24ced10 .functor OR 1, L_0x24cec40, v0x24ca550_0, C4<0>, C4<0>;
L_0x24ced80 .functor AND 1, L_0x24ceb80, L_0x24ced10, C4<1>, C4<1>;
L_0x24cef00 .functor NOT 1, v0x24ca550_0, C4<0>, C4<0>, C4<0>;
L_0x24cef70 .functor OR 1, L_0x24cef00, v0x24ca730_0, C4<0>, C4<0>;
L_0x24cee90 .functor AND 1, v0x24ca5f0_0, L_0x24cef70, C4<1>, C4<1>;
L_0x24cf100 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x24cf200 .functor OR 1, L_0x24cf100, v0x24ca730_0, C4<0>, C4<0>;
L_0x24cf2c0 .functor AND 1, L_0x24cee90, L_0x24cf200, C4<1>, C4<1>;
L_0x24cf470 .functor XNOR 1, L_0x24ced80, L_0x24cf2c0, C4<0>, C4<0>;
v0x2474c00_0 .net *"_ivl_0", 0 0, L_0x24756b0;  1 drivers
v0x2475000_0 .net *"_ivl_12", 0 0, L_0x24cea00;  1 drivers
v0x24753e0_0 .net *"_ivl_14", 0 0, L_0x24cea70;  1 drivers
v0x24757c0_0 .net *"_ivl_16", 0 0, L_0x24ceb80;  1 drivers
v0x2475ba0_0 .net *"_ivl_18", 0 0, L_0x24cec40;  1 drivers
v0x2475f80_0 .net *"_ivl_2", 0 0, L_0x2475a90;  1 drivers
v0x2476200_0 .net *"_ivl_20", 0 0, L_0x24ced10;  1 drivers
v0x24c8a20_0 .net *"_ivl_24", 0 0, L_0x24cef00;  1 drivers
v0x24c8b00_0 .net *"_ivl_26", 0 0, L_0x24cef70;  1 drivers
v0x24c8be0_0 .net *"_ivl_28", 0 0, L_0x24cee90;  1 drivers
v0x24c8cc0_0 .net *"_ivl_30", 0 0, L_0x24cf100;  1 drivers
v0x24c8da0_0 .net *"_ivl_32", 0 0, L_0x24cf200;  1 drivers
v0x24c8e80_0 .net *"_ivl_36", 0 0, L_0x24cf470;  1 drivers
L_0x7f48b0f7b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24c8f40_0 .net *"_ivl_38", 0 0, L_0x7f48b0f7b018;  1 drivers
v0x24c9020_0 .net *"_ivl_4", 0 0, L_0x2475e70;  1 drivers
v0x24c9100_0 .net *"_ivl_6", 0 0, L_0x24760f0;  1 drivers
v0x24c91e0_0 .net *"_ivl_8", 0 0, L_0x248d490;  1 drivers
v0x24c92c0_0 .net "a", 0 0, v0x24ca4b0_0;  alias, 1 drivers
v0x24c9380_0 .net "b", 0 0, v0x24ca550_0;  alias, 1 drivers
v0x24c9440_0 .net "c", 0 0, v0x24ca5f0_0;  alias, 1 drivers
v0x24c9500_0 .net "d", 0 0, v0x24ca730_0;  alias, 1 drivers
v0x24c95c0_0 .net "out_pos", 0 0, L_0x24cf580;  alias, 1 drivers
v0x24c9680_0 .net "out_sop", 0 0, L_0x24a4c60;  alias, 1 drivers
v0x24c9740_0 .net "pos0", 0 0, L_0x24ced80;  1 drivers
v0x24c9800_0 .net "pos1", 0 0, L_0x24cf2c0;  1 drivers
L_0x24cf580 .functor MUXZ 1, L_0x7f48b0f7b018, L_0x24ced80, L_0x24cf470, C4<>;
S_0x24c9980 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2482a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24ca4b0_0 .var "a", 0 0;
v0x24ca550_0 .var "b", 0 0;
v0x24ca5f0_0 .var "c", 0 0;
v0x24ca690_0 .net "clk", 0 0, v0x24cde70_0;  1 drivers
v0x24ca730_0 .var "d", 0 0;
v0x24ca820_0 .var/2u "fail", 0 0;
v0x24ca8c0_0 .var/2u "fail1", 0 0;
v0x24ca960_0 .net "tb_match", 0 0, L_0x24d20c0;  alias, 1 drivers
v0x24caa00_0 .var "wavedrom_enable", 0 0;
v0x24caaa0_0 .var "wavedrom_title", 511 0;
E_0x24811e0/0 .event negedge, v0x24ca690_0;
E_0x24811e0/1 .event posedge, v0x24ca690_0;
E_0x24811e0 .event/or E_0x24811e0/0, E_0x24811e0/1;
S_0x24c9cb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24c9980;
 .timescale -12 -12;
v0x24c9ef0_0 .var/2s "i", 31 0;
E_0x2481080 .event posedge, v0x24ca690_0;
S_0x24c9ff0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24c9980;
 .timescale -12 -12;
v0x24ca1f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24ca2d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24c9980;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24cac80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2482a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24cf730 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x24cf7c0 .functor NOT 1, v0x24ca550_0, C4<0>, C4<0>, C4<0>;
L_0x24cf960 .functor AND 1, L_0x24cf730, L_0x24cf7c0, C4<1>, C4<1>;
L_0x24cfa70 .functor NOT 1, v0x24ca5f0_0, C4<0>, C4<0>, C4<0>;
L_0x24cfc20 .functor AND 1, L_0x24cf960, L_0x24cfa70, C4<1>, C4<1>;
L_0x24cfd30 .functor AND 1, L_0x24cfc20, v0x24ca730_0, C4<1>, C4<1>;
L_0x24cff40 .functor NOT 1, v0x24ca550_0, C4<0>, C4<0>, C4<0>;
L_0x24cffb0 .functor AND 1, v0x24ca4b0_0, L_0x24cff40, C4<1>, C4<1>;
L_0x24d01d0 .functor NOT 1, v0x24ca5f0_0, C4<0>, C4<0>, C4<0>;
L_0x24d0240 .functor AND 1, L_0x24cffb0, L_0x24d01d0, C4<1>, C4<1>;
L_0x24d03b0 .functor NOT 1, v0x24ca730_0, C4<0>, C4<0>, C4<0>;
L_0x24d0420 .functor AND 1, L_0x24d0240, L_0x24d03b0, C4<1>, C4<1>;
L_0x24d0550 .functor OR 1, L_0x24cfd30, L_0x24d0420, C4<0>, C4<0>;
L_0x24d0660 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x24d04e0 .functor NOT 1, v0x24ca550_0, C4<0>, C4<0>, C4<0>;
L_0x24d0750 .functor AND 1, L_0x24d0660, L_0x24d04e0, C4<1>, C4<1>;
L_0x24d08f0 .functor AND 1, L_0x24d0750, v0x24ca5f0_0, C4<1>, C4<1>;
L_0x24d09b0 .functor NOT 1, v0x24ca730_0, C4<0>, C4<0>, C4<0>;
L_0x24d0ac0 .functor AND 1, L_0x24d08f0, L_0x24d09b0, C4<1>, C4<1>;
L_0x24d0bd0 .functor OR 1, L_0x24d0550, L_0x24d0ac0, C4<0>, C4<0>;
L_0x24d0de0 .functor NOT 1, v0x24ca730_0, C4<0>, C4<0>, C4<0>;
L_0x24d0fe0 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x24d1250 .functor NOT 1, v0x24ca4b0_0, C4<0>, C4<0>, C4<0>;
L_0x24d1710 .functor NOT 1, v0x24ca5f0_0, C4<0>, C4<0>, C4<0>;
v0x24cae40_0 .net *"_ivl_0", 0 0, L_0x24cf730;  1 drivers
v0x24caf20_0 .net *"_ivl_10", 0 0, L_0x24cfd30;  1 drivers
v0x24cb000_0 .net *"_ivl_12", 0 0, L_0x24cff40;  1 drivers
v0x24cb0f0_0 .net *"_ivl_14", 0 0, L_0x24cffb0;  1 drivers
v0x24cb1d0_0 .net *"_ivl_16", 0 0, L_0x24d01d0;  1 drivers
v0x24cb300_0 .net *"_ivl_18", 0 0, L_0x24d0240;  1 drivers
v0x24cb3e0_0 .net *"_ivl_2", 0 0, L_0x24cf7c0;  1 drivers
v0x24cb4c0_0 .net *"_ivl_20", 0 0, L_0x24d03b0;  1 drivers
v0x24cb5a0_0 .net *"_ivl_22", 0 0, L_0x24d0420;  1 drivers
v0x24cb710_0 .net *"_ivl_24", 0 0, L_0x24d0550;  1 drivers
v0x24cb7f0_0 .net *"_ivl_26", 0 0, L_0x24d0660;  1 drivers
v0x24cb8d0_0 .net *"_ivl_28", 0 0, L_0x24d04e0;  1 drivers
v0x24cb9b0_0 .net *"_ivl_30", 0 0, L_0x24d0750;  1 drivers
v0x24cba90_0 .net *"_ivl_32", 0 0, L_0x24d08f0;  1 drivers
v0x24cbb70_0 .net *"_ivl_34", 0 0, L_0x24d09b0;  1 drivers
v0x24cbc50_0 .net *"_ivl_36", 0 0, L_0x24d0ac0;  1 drivers
v0x24cbd30_0 .net *"_ivl_4", 0 0, L_0x24cf960;  1 drivers
v0x24cbf20_0 .net *"_ivl_40", 0 0, L_0x24d0a20;  1 drivers
v0x24cc000_0 .net *"_ivl_42", 0 0, L_0x24d0e50;  1 drivers
v0x24cc0e0_0 .net *"_ivl_44", 0 0, L_0x24d0de0;  1 drivers
v0x24cc1c0_0 .net *"_ivl_46", 0 0, L_0x24d0f40;  1 drivers
v0x24cc2a0_0 .net *"_ivl_48", 0 0, L_0x24d0fe0;  1 drivers
v0x24cc380_0 .net *"_ivl_50", 0 0, L_0x24d11b0;  1 drivers
v0x24cc460_0 .net *"_ivl_52", 0 0, L_0x24d1310;  1 drivers
v0x24cc540_0 .net *"_ivl_54", 0 0, L_0x24d1400;  1 drivers
v0x24cc620_0 .net *"_ivl_57", 0 0, L_0x24d1530;  1 drivers
v0x24cc700_0 .net *"_ivl_58", 0 0, L_0x24d1250;  1 drivers
v0x24cc7e0_0 .net *"_ivl_6", 0 0, L_0x24cfa70;  1 drivers
v0x24cc8c0_0 .net *"_ivl_60", 0 0, L_0x24d1670;  1 drivers
v0x24cc9a0_0 .net *"_ivl_62", 0 0, L_0x24d1710;  1 drivers
v0x24cca80_0 .net *"_ivl_64", 0 0, L_0x24d18f0;  1 drivers
v0x24ccb60_0 .net *"_ivl_66", 0 0, L_0x24d1aa0;  1 drivers
v0x24ccc40_0 .net *"_ivl_8", 0 0, L_0x24cfc20;  1 drivers
v0x24ccf30_0 .net "a", 0 0, v0x24ca4b0_0;  alias, 1 drivers
v0x24ccfd0_0 .net "b", 0 0, v0x24ca550_0;  alias, 1 drivers
v0x24cd0c0_0 .net "c", 0 0, v0x24ca5f0_0;  alias, 1 drivers
v0x24cd1b0_0 .net "d", 0 0, v0x24ca730_0;  alias, 1 drivers
v0x24cd2a0_0 .net "out_pos", 0 0, L_0x24d1bf0;  alias, 1 drivers
v0x24cd360_0 .net "out_sop", 0 0, L_0x24d0bd0;  alias, 1 drivers
L_0x24d0a20 .arith/sum 1, v0x24ca4b0_0, v0x24ca550_0;
L_0x24d0e50 .arith/sum 1, L_0x24d0a20, v0x24ca5f0_0;
L_0x24d0f40 .arith/sum 1, L_0x24d0e50, L_0x24d0de0;
L_0x24d11b0 .arith/sum 1, L_0x24d0fe0, v0x24ca550_0;
L_0x24d1310 .arith/sum 1, L_0x24d11b0, v0x24ca5f0_0;
L_0x24d1400 .arith/sum 1, L_0x24d1310, v0x24ca730_0;
L_0x24d1530 .arith/mult 1, L_0x24d0f40, L_0x24d1400;
L_0x24d1670 .arith/sum 1, L_0x24d1250, v0x24ca550_0;
L_0x24d18f0 .arith/sum 1, L_0x24d1670, L_0x24d1710;
L_0x24d1aa0 .arith/sum 1, L_0x24d18f0, v0x24ca730_0;
L_0x24d1bf0 .arith/mult 1, L_0x24d1530, L_0x24d1aa0;
S_0x24cd4e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2482a00;
 .timescale -12 -12;
E_0x246a9f0 .event anyedge, v0x24ce2d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ce2d0_0;
    %nor/r;
    %assign/vec4 v0x24ce2d0_0, 0;
    %wait E_0x246a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24c9980;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ca820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ca8c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24c9980;
T_4 ;
    %wait E_0x24811e0;
    %load/vec4 v0x24ca960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24ca820_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24c9980;
T_5 ;
    %wait E_0x2481080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %wait E_0x2481080;
    %load/vec4 v0x24ca820_0;
    %store/vec4 v0x24ca8c0_0, 0, 1;
    %fork t_1, S_0x24c9cb0;
    %jmp t_0;
    .scope S_0x24c9cb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24c9ef0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24c9ef0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2481080;
    %load/vec4 v0x24c9ef0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24c9ef0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24c9ef0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24c9980;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24811e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24ca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24ca550_0, 0;
    %assign/vec4 v0x24ca4b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24ca820_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24ca8c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2482a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24cde70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ce2d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2482a00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24cde70_0;
    %inv;
    %store/vec4 v0x24cde70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2482a00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24ca690_0, v0x24ce440_0, v0x24cdc90_0, v0x24cdd30_0, v0x24cddd0_0, v0x24cdf10_0, v0x24ce190_0, v0x24ce0f0_0, v0x24ce050_0, v0x24cdfb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2482a00;
T_9 ;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2482a00;
T_10 ;
    %wait E_0x24811e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ce230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
    %load/vec4 v0x24ce370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ce230_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24ce190_0;
    %load/vec4 v0x24ce190_0;
    %load/vec4 v0x24ce0f0_0;
    %xor;
    %load/vec4 v0x24ce190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24ce050_0;
    %load/vec4 v0x24ce050_0;
    %load/vec4 v0x24cdfb0_0;
    %xor;
    %load/vec4 v0x24ce050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24ce230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ce230_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
