INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/new/spi_master_fsmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Dokumente/zynq_project/spi_to_axis_development/spi_to_axis_development.srcs/sim_2/new/spi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_master
