 (module REPO-MCU-QFN56 (layer F.Cu) (tedit 00000000)
  (descr "RP2040 QFN-56 footprint (datasheet-informed). Verify all dimensions against the RP2040 datasheet and perform ERC/DRC in KiCad before production.")
  (tags "QFN RP2040 QFN-56")
  (attr smd)
  (fp_text reference U1 (at 0 -4.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value RP2040 (at 0 6.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  ;;; Assumptions / source
  ;;; - Values taken from the RP2040 datasheet extraction in the workspace session.
  ;;; - Please validate these numbers before sending to fab. Adjust as-needed.
  ;;; Geometry (assumed / datasheet-informed):
  ;;;   pad pitch = 0.50 mm
  ;;;   pads per side = 14 (14x4 = 56)
  ;;;   pad width = 0.45 mm
  ;;;   pad length = 0.90 mm
  ;;;   nominal body ~ 7.0 x 7.0 mm
  ;;;   exposed pad (EP) = 4.4 x 4.4 mm (thermal)

  ;; Top side pads 1..14
  (pad 1 smd rect (at -3.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -2.75 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -2.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -1.75 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -1.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -0.75 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -0.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at 0.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at 0.75 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at 1.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at 1.75 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at 2.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at 2.75 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at 3.25 3.25) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))

  ;; Right side pads 15..28 (rotated 90°)
  (pad 15 smd rect (at 3.25 2.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at 3.25 2.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at 3.25 1.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 18 smd rect (at 3.25 1.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 19 smd rect (at 3.25 0.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 20 smd rect (at 3.25 0.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 21 smd rect (at 3.25 -0.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 22 smd rect (at 3.25 -0.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 23 smd rect (at 3.25 -1.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 24 smd rect (at 3.25 -1.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 25 smd rect (at 3.25 -2.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 26 smd rect (at 3.25 -2.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 27 smd rect (at 3.25 -3.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 28 smd rect (at 3.25 -3.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))

  ;; Bottom side pads 29..42 (mirrored order)
  (pad 29 smd rect (at 2.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 30 smd rect (at 2.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 31 smd rect (at 1.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 32 smd rect (at 1.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 33 smd rect (at 0.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 34 smd rect (at 0.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 35 smd rect (at -0.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 36 smd rect (at -0.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 37 smd rect (at -1.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 38 smd rect (at -1.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 39 smd rect (at -2.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 40 smd rect (at -2.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 41 smd rect (at -3.25 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))
  (pad 42 smd rect (at -3.75 -3.75) (size 0.45 0.90) (layers F.Cu F.Paste F.Mask))

  ;; Left side pads 43..56 (rotated 90°)
  (pad 43 smd rect (at -3.75 -3.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 44 smd rect (at -3.75 -2.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 45 smd rect (at -3.75 -2.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 46 smd rect (at -3.75 -1.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 47 smd rect (at -3.75 -1.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 48 smd rect (at -3.75 -0.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 49 smd rect (at -3.75 -0.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 50 smd rect (at -3.75 0.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 51 smd rect (at -3.75 0.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 52 smd rect (at -3.75 1.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 53 smd rect (at -3.75 1.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 54 smd rect (at -3.75 2.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 55 smd rect (at -3.75 2.75) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))
  (pad 56 smd rect (at -3.75 3.25) (size 0.90 0.45) (layers F.Cu F.Paste F.Mask))

  ;; Exposed thermal pad (EP) — add vias per your board house's recommendations.
  (pad "EP" smd rect (at 0 0) (size 4.4 4.4) (layers F.Cu F.Paste F.Mask) (thermal)
    (net 0)
  )
)
