

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug 31 15:49:49 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.132|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   28|   28|   28|   28|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 23 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:203]   --->   Operation 24 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:203]   --->   Operation 25 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:203]   --->   Operation 26 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:203]   --->   Operation 27 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 22)" [test.cpp:209]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 1, i8 2" [test.cpp:209]   --->   Operation 29 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:215]   --->   Operation 30 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:218]   --->   Operation 31 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:219]   --->   Operation 32 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_8, 0" [test.cpp:219]   --->   Operation 33 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:220]   --->   Operation 34 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:222]   --->   Operation 35 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 36 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:211]   --->   Operation 36 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:214]   --->   Operation 37 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:215]   --->   Operation 38 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:215]   --->   Operation 39 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:219]   --->   Operation 40 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:219]   --->   Operation 41 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:215]   --->   Operation 42 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:215]   --->   Operation 43 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:218]   --->   Operation 44 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:218]   --->   Operation 45 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:233]   --->   Operation 46 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_5, i8 -1, i8 0" [test.cpp:233]   --->   Operation 47 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_10 = or i1 %tmp_5, %tmp_1" [test.cpp:233]   --->   Operation 48 'or' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_10, i8 %p_s, i8 %new_exp_V_1" [test.cpp:233]   --->   Operation 49 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:226]   --->   Operation 50 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:226]   --->   Operation 51 'zext' 'tmp_s' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:226]   --->   Operation 52 'zext' 'tmp_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 53 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:226]   --->   Operation 53 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:228]   --->   Operation 54 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 55 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:226]   --->   Operation 55 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:228]   --->   Operation 56 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 57 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:226]   --->   Operation 57 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:228]   --->   Operation 58 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 59 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:226]   --->   Operation 59 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:228]   --->   Operation 60 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %tmp_7 to i26" [test.cpp:228]   --->   Operation 61 'trunc' 'tmp_12' <Predicate = (!icmp)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.61>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i26" [test.cpp:226]   --->   Operation 62 'zext' 'tmp_6' <Predicate = (icmp)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.61ns)   --->   "%xf_V = select i1 %icmp, i26 %tmp_6, i26 %tmp_12" [test.cpp:219]   --->   Operation 63 'select' 'xf_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.67>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i26 @_ssdm_op_BitSet.i26.i26.i32.i1(i26 %xf_V, i32 23, i1 true)" [test.cpp:230]   --->   Operation 64 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i26 %xf_V, i26 %p_Result_s" [test.cpp:215]   --->   Operation 65 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (1.67ns) (out node of the LUT)   --->   "%xf_V_4 = add i26 1, %xf_V_1" [test.cpp:231]   --->   Operation 66 'add' 'xf_V_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i2 @_ssdm_op_PartSelect.i2.i26.i32.i32(i26 %xf_V_4, i32 24, i32 25) nounwind" [test.cpp:163->test.cpp:188->test.cpp:232]   --->   Operation 67 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 20, i32 23) nounwind" [test.cpp:166->test.cpp:188->test.cpp:232]   --->   Operation 68 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 16, i32 19) nounwind" [test.cpp:169->test.cpp:188->test.cpp:232]   --->   Operation 69 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 12, i32 15) nounwind" [test.cpp:172->test.cpp:188->test.cpp:232]   --->   Operation 70 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 8, i32 11) nounwind" [test.cpp:175->test.cpp:188->test.cpp:232]   --->   Operation 71 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i4 @_ssdm_op_PartSelect.i4.i26.i32.i32(i26 %xf_V_4, i32 4, i32 7) nounwind" [test.cpp:178->test.cpp:188->test.cpp:232]   --->   Operation 72 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = trunc i26 %xf_V_4 to i4" [test.cpp:181->test.cpp:188->test.cpp:232]   --->   Operation 73 'trunc' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.36>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i2 %p_Result_i_i to i4" [test.cpp:163->test.cpp:188->test.cpp:232]   --->   Operation 74 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (1.36ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:164->test.cpp:188->test.cpp:232]   --->   Operation 75 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 76 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:164->test.cpp:188->test.cpp:232]   --->   Operation 76 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1" [test.cpp:164->test.cpp:188->test.cpp:232]   --->   Operation 77 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.36>
ST_11 : Operation 78 [2/2] (1.36ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:167->test.cpp:188->test.cpp:232]   --->   Operation 78 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.33>
ST_12 : Operation 79 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:167->test.cpp:188->test.cpp:232]   --->   Operation 79 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1" [test.cpp:167->test.cpp:188->test.cpp:232]   --->   Operation 80 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.36>
ST_13 : Operation 81 [2/2] (1.36ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:170->test.cpp:188->test.cpp:232]   --->   Operation 81 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.33>
ST_14 : Operation 82 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:170->test.cpp:188->test.cpp:232]   --->   Operation 82 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1" [test.cpp:170->test.cpp:188->test.cpp:232]   --->   Operation 83 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.36>
ST_15 : Operation 84 [2/2] (1.36ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:173->test.cpp:188->test.cpp:232]   --->   Operation 84 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 1.33>
ST_16 : Operation 85 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:173->test.cpp:188->test.cpp:232]   --->   Operation 85 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:173->test.cpp:188->test.cpp:232]   --->   Operation 86 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.36>
ST_17 : Operation 87 [2/2] (1.36ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:176->test.cpp:188->test.cpp:232]   --->   Operation 87 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.33>
ST_18 : Operation 88 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:176->test.cpp:188->test.cpp:232]   --->   Operation 88 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1" [test.cpp:176->test.cpp:188->test.cpp:232]   --->   Operation 89 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.36>
ST_19 : Operation 90 [2/2] (1.36ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:179->test.cpp:188->test.cpp:232]   --->   Operation 90 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 1.33>
ST_20 : Operation 91 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:179->test.cpp:188->test.cpp:232]   --->   Operation 91 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1" [test.cpp:179->test.cpp:188->test.cpp:232]   --->   Operation 92 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.36>
ST_21 : Operation 93 [2/2] (1.36ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:182->test.cpp:188->test.cpp:232]   --->   Operation 93 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.06>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div3_s) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0" [test.cpp:167->test.cpp:188->test.cpp:232]   --->   Operation 97 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0" [test.cpp:170->test.cpp:188->test.cpp:232]   --->   Operation 98 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:173->test.cpp:188->test.cpp:232]   --->   Operation 99 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0" [test.cpp:176->test.cpp:188->test.cpp:232]   --->   Operation 100 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0" [test.cpp:179->test.cpp:188->test.cpp:232]   --->   Operation 101 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 102 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:182->test.cpp:188->test.cpp:232]   --->   Operation 102 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:182->test.cpp:188->test.cpp:232]   --->   Operation 103 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_15 = trunc i4 %q_chunk_V to i3" [test.cpp:167->test.cpp:188->test.cpp:232]   --->   Operation 104 'trunc' 'tmp_15' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i3.i4.i4.i4.i4.i4(i3 %tmp_15, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5)" [test.cpp:232]   --->   Operation 105 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:233]   --->   Operation 106 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:237]   --->   Operation 107 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:237]   --->   Operation 108 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:238]   --->   Operation 109 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.312ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	wire read on port 'in_r' [11]  (0 ns)
	'select' operation ('shift_V_cast_cast', test.cpp:209) [17]  (0.654 ns)
	'icmp' operation ('tmp_4', test.cpp:218) [21]  (1.22 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	'sub' operation ('new_exp.V', test.cpp:214) [19]  (1.39 ns)
	'select' operation ('__Repl2__', test.cpp:233) [77]  (0.74 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'shl' operation ('tmp_7', test.cpp:228) [38]  (1.92 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'lshr' operation ('tmp_2', test.cpp:226) [37]  (1.92 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'lshr' operation ('tmp_2', test.cpp:226) [37]  (1.92 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'lshr' operation ('tmp_2', test.cpp:226) [37]  (1.92 ns)

 <State 7>: 0.617ns
The critical path consists of the following:
	'select' operation ('xf.V', test.cpp:219) [41]  (0.617 ns)

 <State 8>: 1.67ns
The critical path consists of the following:
	'select' operation ('xf.V', test.cpp:215) [43]  (0 ns)
	'add' operation ('xf.V', test.cpp:231) [44]  (1.67 ns)

 <State 9>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:164->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [47]  (1.36 ns)

 <State 10>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:164->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [47]  (1.33 ns)

 <State 11>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret2_i_i', test.cpp:167->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [50]  (1.36 ns)

 <State 12>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret2_i_i', test.cpp:167->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [50]  (1.33 ns)

 <State 13>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret3_i_i', test.cpp:170->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [54]  (1.36 ns)

 <State 14>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret3_i_i', test.cpp:170->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [54]  (1.33 ns)

 <State 15>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret4_i_i', test.cpp:173->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [58]  (1.36 ns)

 <State 16>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret4_i_i', test.cpp:173->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [58]  (1.33 ns)

 <State 17>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret5_i_i', test.cpp:176->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [62]  (1.36 ns)

 <State 18>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret5_i_i', test.cpp:176->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [62]  (1.33 ns)

 <State 19>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret6_i_i', test.cpp:179->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [66]  (1.36 ns)

 <State 20>: 1.33ns
The critical path consists of the following:
	'call' operation ('call_ret6_i_i', test.cpp:179->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [66]  (1.33 ns)

 <State 21>: 1.36ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', test.cpp:182->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [70]  (1.36 ns)

 <State 22>: 2.06ns
The critical path consists of the following:
	'call' operation ('call_ret_i_i', test.cpp:182->test.cpp:188->test.cpp:232) to 'lut_div3_chunk' [70]  (1.33 ns)
	'select' operation ('__Repl2__', test.cpp:233) [78]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
