# cd ../sim/build
# rm -r -f *

# pytest ../systolic_accelerator/ --test-verilog --dump-vtb
# ../systolic_accelerator/systolic-xcel-sim --stats --translate --dump-vtb
# cd ../../asic/build/build-systolic-xcel/
# rm -r -f *
# mflowgen run --design ../../Wrapper/