<!DOCTYPE html>
<html lang="zh-cn" dir="ltr">
    <head><script src="/livereload.js?mindelay=10&amp;v=2&amp;port=1313&amp;path=livereload" data-no-instant defer></script><meta charset='utf-8'>
<meta name='viewport' content='width=device-width, initial-scale=1'><meta name='description' content="计组实验P6设计文档">
<meta name="keywords" content="CO,, 设计文档"><title>CO | P6 - Verilog 流水线 CPU 设计文档</title>

<link rel='canonical' href='http://localhost:1313/p/co-p6-verilog-%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu-%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/'>

<link rel="stylesheet" href="/scss/style.min.b9c8156d464c343bdacaf14a871581fb94cbbdb9dd5cbce4ba017361187cc930.css"><meta property='og:title' content="CO | P6 - Verilog 流水线 CPU 设计文档">
<meta property='og:description' content="计组实验P6设计文档">
<meta property='og:url' content='http://localhost:1313/p/co-p6-verilog-%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu-%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/'>
<meta property='og:site_name' content='v1tamin&#39;s Blog'>
<meta property='og:type' content='article'><meta property='article:section' content='Post' /><meta property='article:published_time' content='2024-02-13T15:00:00&#43;08:00'/><meta property='article:modified_time' content='2024-02-13T15:00:00&#43;08:00'/>
<meta name="twitter:title" content="CO | P6 - Verilog 流水线 CPU 设计文档">
<meta name="twitter:description" content="计组实验P6设计文档">
    <link rel="shortcut icon" href="/favicon.ico" />

    </head>
    <body class="
    article-page
    ">
    <script>
        (function() {
            const colorSchemeKey = 'StackColorScheme';
            if(!localStorage.getItem(colorSchemeKey)){
                localStorage.setItem(colorSchemeKey, "auto");
            }
        })();
    </script><script>
    (function() {
        const colorSchemeKey = 'StackColorScheme';
        const colorSchemeItem = localStorage.getItem(colorSchemeKey);
        const supportDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches === true;

        if (colorSchemeItem == 'dark' || colorSchemeItem === 'auto' && supportDarkMode) {
            

            document.documentElement.dataset.scheme = 'dark';
        } else {
            document.documentElement.dataset.scheme = 'light';
        }
    })();
</script>
<div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky ">
    <button class="hamburger hamburger--spin" type="button" id="toggle-menu" aria-label="切换菜单">
        <span class="hamburger-box">
            <span class="hamburger-inner"></span>
        </span>
    </button>

    <header>
        
            
            <figure class="site-avatar">
                <a href="/">
                
                    
                    
                    
                        
                        <img src="/img/avatar_hu_f509edb42ecc0ebd.png" width="300"
                            height="300" class="site-logo" loading="lazy" alt="Avatar">
                    
                
                </a>
                
                    <span class="emoji">🍥</span>
                
            </figure>
            
        
        
        <div class="site-meta">
            <h1 class="site-name"><a href="/">v1tamin&#39;s Blog</a></h1>
            <h2 class="site-description"></h2>
        </div>
    </header><ol class="menu-social">
            
                <li>
                    <a 
                        href='https://github.com/MercuryRecords'
                        target="_blank"
                        title="GitHub"
                        rel="me"
                    >
                        
                        
                            <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
  <path d="M9 19c-4.3 1.4 -4.3 -2.5 -6 -3m12 5v-3.5c0 -1 .1 -1.4 -.5 -2c2.8 -.3 5.5 -1.4 5.5 -6a4.6 4.6 0 0 0 -1.3 -3.2a4.2 4.2 0 0 0 -.1 -3.2s-1.1 -.3 -3.5 1.3a12.3 12.3 0 0 0 -6.2 0c-2.4 -1.6 -3.5 -1.3 -3.5 -1.3a4.2 4.2 0 0 0 -.1 3.2a4.6 4.6 0 0 0 -1.3 3.2c0 4.6 2.7 5.7 5.5 6c-.6 .6 -.6 1.2 -.5 2v3.5" />
</svg>



                        
                    </a>
                </li>
            
        </ol><ol class="menu" id="main-menu">
        
        
        
        <li >
            <a href='/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <polyline points="5 12 3 12 12 3 21 12 19 12" />
  <path d="M5 12v7a2 2 0 0 0 2 2h10a2 2 0 0 0 2 -2v-7" />
  <path d="M9 21v-6a2 2 0 0 1 2 -2h2a2 2 0 0 1 2 2v6" />
</svg>



                
                <span>主页</span>
            </a>
        </li>
        
        
        <li >
            <a href='/about/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-user" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="12" cy="7" r="4" />
  <path d="M6 21v-2a4 4 0 0 1 4 -4h4a4 4 0 0 1 4 4v2" />
</svg>



                
                <span>关于</span>
            </a>
        </li>
        
        
        <li >
            <a href='/archives/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <rect x="3" y="4" width="18" height="4" rx="2" />
  <path d="M5 8v10a2 2 0 0 0 2 2h10a2 2 0 0 0 2 -2v-10" />
  <line x1="10" y1="12" x2="14" y2="12" />
</svg>



                
                <span>文章</span>
            </a>
        </li>
        
        
        <li >
            <a href='/search/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="10" cy="10" r="7" />
  <line x1="21" y1="21" x2="15" y2="15" />
</svg>



                
                <span>搜索</span>
            </a>
        </li>
        
        
        <li >
            <a href='/links/' >
                
                
                
                    <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <path d="M10 14a3.5 3.5 0 0 0 5 0l4 -4a3.5 3.5 0 0 0 -5 -5l-.5 .5" />
  <path d="M14 10a3.5 3.5 0 0 0 -5 0l-4 4a3.5 3.5 0 0 0 5 5l.5 -.5" />
</svg>



                
                <span>友链</span>
            </a>
        </li>
        
        <li class="menu-bottom-section">
            <ol class="menu">

                
                    <li id="dark-mode-toggle">
                        <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="8" cy="12" r="2" />
  <rect x="2" y="6" width="20" height="12" rx="6" />
</svg>



                        <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="16" cy="12" r="2" />
  <rect x="2" y="6" width="20" height="12" rx="6" />
</svg>



                        <span>暗色模式</span>
                    </li>
                
            </ol>
        </li>
    </ol>
</aside>

    <aside class="sidebar right-sidebar sticky">
        
            
                
    <section class="widget archives">
        <div class="widget-icon">
            <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <line x1="5" y1="9" x2="19" y2="9" />
  <line x1="5" y1="15" x2="19" y2="15" />
  <line x1="11" y1="4" x2="7" y2="20" />
  <line x1="17" y1="4" x2="13" y2="20" />
</svg>



        </div>
        <h2 class="widget-title section-title">目录</h2>
        
        <div class="widget--toc">
            <nav id="TableOfContents">
  <ol>
    <li><a href="#1-冒险">1. 冒险</a></li>
    <li><a href="#2-流水线实现">2. 流水线实现</a>
      <ol>
        <li><a href="#阻塞">阻塞</a></li>
        <li><a href="#转发">转发</a></li>
        <li><a href="#控制器">控制器</a></li>
        <li><a href="#延迟槽">延迟槽</a></li>
      </ol>
    </li>
  </ol>

  <ol>
    <li><a href="#取指令单元ifu">取指令单元IFU</a>
      <ol>
        <li><a href="#端口说明">端口说明</a></li>
        <li><a href="#功能定义">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#d级流水线寄存器">D级流水线寄存器</a></li>
  </ol>

  <ol>
    <li><a href="#控制器ctrl">控制器CTRL</a>
      <ol>
        <li><a href="#端口说明-1">端口说明</a></li>
        <li><a href="#功能定义-1">功能定义</a></li>
        <li><a href="#控制信号对应">控制信号对应</a></li>
      </ol>
    </li>
    <li><a href="#d级转发接收端选择器tr_grf_data">D级转发接收端选择器TR_GRF_Data</a>
      <ol>
        <li><a href="#端口说明-2">端口说明</a></li>
      </ol>
    </li>
    <li><a href="#寄存器堆grf">寄存器堆GRF</a>
      <ol>
        <li><a href="#端口说明-3">端口说明</a></li>
        <li><a href="#功能定义-2">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#扩展单元ext">扩展单元EXT</a>
      <ol>
        <li><a href="#端口说明-4">端口说明</a></li>
        <li><a href="#功能定义-3">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#e级流水线寄存器">E级流水线寄存器</a></li>
  </ol>

  <ol>
    <li><a href="#e级转发接收端选择器tr_alu_src">E级转发接收端选择器TR_ALU_SRC</a>
      <ol>
        <li><a href="#端口说明-5">端口说明</a></li>
      </ol>
    </li>
    <li><a href="#寄存器写入地址选择器wr_mux">寄存器写入地址选择器WR_MUX</a></li>
    <li><a href="#alu输入源2选择器alusrc_mux">ALU输入源2选择器ALUSRC_MUX</a></li>
    <li><a href="#算数运算单元alu">算数运算单元ALU</a>
      <ol>
        <li><a href="#端口说明-6">端口说明</a></li>
        <li><a href="#功能定义-4">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#乘除运算单元md_cal">乘除运算单元MD_CAL</a>
      <ol>
        <li><a href="#端口说明-7">端口说明</a></li>
        <li><a href="#功能定义-5">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#e级转发输出端选择器wrd_mux">E级转发输出端选择器WRD_MUX</a></li>
    <li><a href="#m级流水线寄存器">M级流水线寄存器</a></li>
  </ol>

  <ol>
    <li><a href="#数据扩展模块load_ext">数据扩展模块LOAD_EXT</a>
      <ol>
        <li><a href="#端口说明-8">端口说明</a></li>
        <li><a href="#功能定义-6">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#字节使能模块byte_en">字节使能模块BYTE_EN</a>
      <ol>
        <li><a href="#端口说明-9">端口说明</a></li>
        <li><a href="#功能定义-7">功能定义</a></li>
      </ol>
    </li>
    <li><a href="#w级流水线寄存器">W级流水线寄存器</a></li>
  </ol>

  <ol>
    <li><a href="#宏定义">宏定义</a></li>
    <li><a href="#阻塞转发单元">阻塞转发单元</a>
      <ol>
        <li><a href="#hint">hint</a></li>
      </ol>
    </li>
  </ol>
</nav>
        </div>
    </section>

            
        
    </aside>


            <main class="main full-width">
    <article class="main-article">
    <header class="article-header">

    <div class="article-details">
    
    <header class="article-category">
        
            <a href="/categories/co/" >
                CO
            </a>
        
    </header>
    

    <div class="article-title-wrapper">
        <h2 class="article-title">
            <a href="/p/co-p6-verilog-%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu-%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/">CO | P6 - Verilog 流水线 CPU 设计文档</a>
        </h2>
    
        
        <h3 class="article-subtitle">
            计组实验P6设计文档
        </h3>
        
    </div>

    
    
    
    
    <footer class="article-time">
        
            <div>
                <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <path d="M11.795 21h-6.795a2 2 0 0 1 -2 -2v-12a2 2 0 0 1 2 -2h12a2 2 0 0 1 2 2v4" />
  <circle cx="18" cy="18" r="4" />
  <path d="M15 3v4" />
  <path d="M7 3v4" />
  <path d="M3 11h16" />
  <path d="M18 16.496v1.504l1 1" />
</svg>
                <time class="article-time--published">Feb 13, 2024</time>
            </div>
        

        
            <div>
                <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="12" cy="12" r="9" />
  <polyline points="12 7 12 12 15 15" />
</svg>



                <time class="article-time--reading">
                    阅读时长: 14 分钟
                </time>
            </div>
        
    </footer>
    

    
</div>

</header>

    <section class="article-content">
    
    
    <p>计组实验 P6 设计文档</p>
<p>优化思路：lui提前处理，TnewE=0；对sw区分Tuse</p>
<p>处理器应支持如下指令集：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="n">add</span><span class="p">,</span> <span class="n">sub</span><span class="p">,</span> <span class="k">and</span><span class="p">,</span> <span class="k">or</span><span class="p">,</span> <span class="n">slt</span><span class="p">,</span> <span class="n">sltu</span><span class="p">,</span> <span class="n">lui</span>
</span></span><span class="line"><span class="cl"><span class="n">addi</span><span class="p">,</span> <span class="n">andi</span><span class="p">,</span> <span class="n">ori</span>
</span></span><span class="line"><span class="cl"><span class="n">lb</span><span class="p">,</span> <span class="n">lh</span><span class="p">,</span> <span class="n">lw</span><span class="p">,</span> <span class="n">sb</span><span class="p">,</span> <span class="n">sh</span><span class="p">,</span> <span class="n">sw</span>
</span></span><span class="line"><span class="cl"><span class="n">mult</span><span class="p">,</span> <span class="n">multu</span><span class="p">,</span> <span class="n">div</span><span class="p">,</span> <span class="n">divu</span><span class="p">,</span> <span class="n">mfhi</span><span class="p">,</span> <span class="n">mflo</span><span class="p">,</span> <span class="n">mthi</span><span class="p">,</span> <span class="n">mtlo</span>
</span></span><span class="line"><span class="cl"><span class="n">beq</span><span class="p">,</span> <span class="n">bne</span><span class="p">,</span> <span class="n">jal</span><span class="p">,</span> <span class="n">jr</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p><img src="/images/posts/CO/p5-1.jpg"
	
	
	
	loading="lazy"
	
	
></p>
<h1 id="零教程摘录">零、教程摘录
</h1><ul>
<li>从状态机的角度分析，P5 阶段的 CPU 出现功能错误只有这些可能：指令执行流错误（ PC 错误）；写入 GRF 错误；写入 DM 错误。</li>
<li>五级流水线：Fetch，Decode，Execute，Memory，Writeback</li>
<li>流水数据的选择：一般而言，我们需要流水的数据只有一个衡量标准，就是我们在其后的流水阶段中需不需要这个数据，比如说 ALU 的计算结果，有的会被写回寄存器文件中，所以我们需要流水这个数据，而 rs 对应的寄存器值，在 M 级和 W 级并没有用到，所以就可以不再流水（仅一般情况）。当一个数据被选择成为了流水数据，那么其在 CPU 中就可能存在多个值。比如 E, M, W 级均会有 ALU 的计算结果（三者并不相同），在编程的时候应当使用流水阶段名前缀将其区分开。</li>
</ul>
<h2 id="1-冒险">1. 冒险
</h2><ul>
<li>结构冒险：<strong>不同指令同时需要使用同一资源</strong>。本实验采用哈佛体系结构，需要考虑的结构冒险为寄存器文件需要在 D 级和 W 级同时被使用（读写）时并且读和写的寄存器为同一个寄存器时。</li>
<li>控制冒险：<strong>分支指令（如 beq ）的判断结果会影响接下来指令的执行流</strong>。在判断结果产生之前，我们无法预测分支是否会发生。然而，此时流水线还会继续取指，让后续指令进入流水线。这时就有可能导致错误的产生，即不该被执行的指令进入到了指令的执行流中。</li>
<li>数据冒险：后面指令需求的数据，正好就是前面指令供给的数据，而后面指令在需要使用数据时，前面供给的数据还没有存入寄存器堆，从而导致后面的指令不能正常地读取到正确的数据。
<ul>
<li>解决方法：尽量转发（重定向数据），否则阻塞</li>
<li><strong>要求大家所有转发数据都来源于流水寄存器而不能是功能部件</strong></li>
</ul>
</li>
</ul>
<h2 id="2-流水线实现">2. 流水线实现
</h2><h3 id="阻塞">阻塞
</h3><ul>
<li><strong>课程组要求阻塞是指将指令阻塞在 D 级</strong>。当一个指令到达 D 级后，我们需要将它的 $T_{use}​$ 值与后面每一级的  $T_{new}​$​ 进行比较（当然还有 A 值的校验），当  $T_{use}​$&lt; $T_{new}​$时，我们需要阻塞流水线。</li>
<li>阻塞的实现：（1）冻结PC的值；（2）冻结D级流水线寄存器的值；（3）清零E级流水线寄存器的值（等价于插入nop指令）</li>
<li>注意复位信号和阻塞信号的优先级问题。仔细设计信号的优先级来保证流水线的正确性。</li>
</ul>
<h3 id="转发">转发
</h3><p>为了实现转发，我们需要两种多路选择器 MUX，分别对应转发的供给者和需求者。</p>
<h3 id="控制器">控制器
</h3><p>解决冒险需要进行 AT 值的比较判断，并需要根据判断的结果产生特定的控制信息。这些功能要求我们丰富我们的控制器，使其可以支持这些功能。控制器需要产生的信号包括但不限于<strong>冻结信号，刷新信号，供给者选择器信号，需求者选择器信号</strong>等。</p>
<p>转发优先级：选择流水线中靠前的“新鲜”的数据进行转发
rt域有效性：有些指令的 rt 域不是用来表示读寄存器编号的，但不需要对它们进行特判：即使我们转发了相应的数据，也不会影响流水线的正确性，因此无需特判。</p>
<h3 id="延迟槽">延迟槽
</h3><blockquote>
<p>延迟槽就是所有跳转类指令，不论是条件转移满足转移条件（即beq等）还是非条件转移（即j，jr，jal等），它的下一条指令都被写mips汇编程序者写成了一条程序中必须会完成的指令，必须进入流水线，完成所有的步骤。换言之，对于条件转移类指令，无论是否满足转移条件，它的下一条指令都需要执行；对于非条件转移类指令，它的下一条指令也必须执行，所以，在F级不需要设置NPC模块，只需要ADD4模块，而在D级设置NPC模块，它的PC+8指令才是转移后的指令。总结来讲，支持延迟槽就是编写mips汇编语言的人用他们的智慧给搭建流水线CPU的人提供便利。</p></blockquote>
<h1 id="一设计草稿">一、设计草稿
</h1><h1 id="1-f级">1. F级
</h1><h2 id="取指令单元ifu">取指令单元IFU
</h2><p>含有次地址计算单元NPC和程序计数器PC；IM 容量为 16KiB（4096 × 32bit）,在mips_tb.v中实现</p>
<h3 id="端口说明">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td><strong>同步</strong>复位信号，高电平有效，置pc为0x0000_3000</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>stallF</td>
          <td>I</td>
          <td>阻塞控制信号</td>
      </tr>
      <tr>
          <td>4</td>
          <td>pcF[31:0]</td>
          <td>I</td>
          <td>F级指令地址</td>
      </tr>
      <tr>
          <td>5</td>
          <td>pcD[31:0]</td>
          <td>I</td>
          <td>D级指令地址</td>
      </tr>
      <tr>
          <td>6</td>
          <td>offset[15:0]</td>
          <td>I</td>
          <td>16位立即数</td>
      </tr>
      <tr>
          <td>7</td>
          <td>imm26[25:0]</td>
          <td>I</td>
          <td>j、jal指令使用的26位立即数</td>
      </tr>
      <tr>
          <td>8</td>
          <td>NPCop[2:0]</td>
          <td>I</td>
          <td>NPC行为控制信号</td>
      </tr>
      <tr>
          <td>9</td>
          <td>TR_GRF_RD1[31:0]</td>
          <td>I</td>
          <td>寄存器rs的值，可用于beq相等判断和jr指令使用</td>
      </tr>
      <tr>
          <td>10</td>
          <td>TR_GRF_RD2[31:0]</td>
          <td>I</td>
          <td>寄存器rt的值，可用于beq相等判断</td>
      </tr>
      <tr>
          <td>11</td>
          <td>NPCoutput[31:0]</td>
          <td>O</td>
          <td>下一条指令的地址</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义">功能定义
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>功能</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>复位</td>
          <td><strong>同步</strong>复位，置pc为0x0000_3000</td>
      </tr>
      <tr>
          <td>2</td>
          <td>更新</td>
          <td>在时钟上升沿，更新pc的值为NPCoutput</td>
      </tr>
  </tbody>
</table></div>
<h2 id="d级流水线寄存器">D级流水线寄存器
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td><strong>同步</strong>复位信号，高电平有效</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>stallD</td>
          <td>I</td>
          <td>阻塞控制信号</td>
      </tr>
      <tr>
          <td>4</td>
          <td>xxF</td>
          <td>I</td>
          <td>需要流水的F级数据</td>
      </tr>
      <tr>
          <td>5</td>
          <td>xxD</td>
          <td>O</td>
          <td>D级接收的流水数据</td>
      </tr>
  </tbody>
</table></div>
<h1 id="2-d级">2. D级
</h1><h2 id="控制器ctrl">控制器CTRL
</h2><p>分布式译码形式的控制器，实例化为ctrl_d</p>
<h3 id="端口说明-1">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>func[5:0]</td>
          <td>I</td>
          <td>指令的5-0位，对R型指令进行进一步判别</td>
      </tr>
      <tr>
          <td>2</td>
          <td>Opcode[5:0]</td>
          <td>I</td>
          <td>指令的31-26位</td>
      </tr>
      <tr>
          <td>3</td>
          <td>targetRegSel[1:0]</td>
          <td>O</td>
          <td>写入寄存器指示信号，控制写入rt、rd、31</td>
      </tr>
      <tr>
          <td>4</td>
          <td>aluSrc</td>
          <td>O</td>
          <td>ALU输入选择信号，高电平时为ImmExtended，低电平时为RD2</td>
      </tr>
      <tr>
          <td>5</td>
          <td>mem2Reg[1:0]</td>
          <td>O</td>
          <td>写入寄存器堆数据选择信号，控制从DM、aluResult、PC+8写入</td>
      </tr>
      <tr>
          <td>6</td>
          <td>regWrite</td>
          <td>O</td>
          <td>高电平时寄存器堆写入使能，低电平时寄存器堆不可写入</td>
      </tr>
      <tr>
          <td>7</td>
          <td>memWrite</td>
          <td>O</td>
          <td>高电平时DM写入使能，低电平时DM不可写入</td>
      </tr>
      <tr>
          <td>8</td>
          <td>NPCop[2:0]</td>
          <td>O</td>
          <td>控制NPC行为</td>
      </tr>
      <tr>
          <td>9</td>
          <td>ExtOp</td>
          <td>O</td>
          <td>高电平时EXT进行符号拓展，低电平时EXT进行0拓展</td>
      </tr>
      <tr>
          <td>10</td>
          <td>ALUop[3:0]</td>
          <td>O</td>
          <td>ALU运算控制信号</td>
      </tr>
      <tr>
          <td>11</td>
          <td>Tuse</td>
          <td>O</td>
          <td>指示当前指令的Tuse，若有两个不同的值，输出较小值</td>
      </tr>
      <tr>
          <td>12</td>
          <td>TnewE</td>
          <td>O</td>
          <td>指示当前指令在E级的Tnew</td>
      </tr>
      <tr>
          <td>13</td>
          <td>start</td>
          <td>O</td>
          <td>指示乘除模块计算指令的开始信号</td>
      </tr>
      <tr>
          <td>14</td>
          <td>MDOp[3:0]</td>
          <td>O</td>
          <td>指示乘除模块的行为</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-1">功能定义
</h3><p>根据func和Opcode解析指令类型，进而构建数据通路</p>
<h3 id="控制信号对应">控制信号对应
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>Ins</th>
          <th>add</th>
          <th>sub</th>
          <th>ori</th>
          <th>lui</th>
          <th>lw</th>
          <th>sw</th>
          <th>beq</th>
          <th>jal</th>
          <th>jr</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>func</td>
          <td>10 0000</td>
          <td>10 0010</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>001000</td>
      </tr>
      <tr>
          <td>op</td>
          <td>00 0000</td>
          <td>00 0000</td>
          <td>00 1101</td>
          <td>00 1111</td>
          <td>10 0011</td>
          <td>10 1011</td>
          <td>00 0100</td>
          <td>000011</td>
          <td>000000</td>
      </tr>
      <tr>
          <td>TargetReg</td>
          <td>1</td>
          <td>1</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
          <td>x</td>
          <td>x</td>
          <td>2(31)</td>
          <td>x</td>
      </tr>
      <tr>
          <td>ALUSrc</td>
          <td>0</td>
          <td>0</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>0</td>
          <td>x</td>
          <td>x</td>
      </tr>
      <tr>
          <td>Mem2Reg</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
          <td>1</td>
          <td>x</td>
          <td>x</td>
          <td>2(PC+8)</td>
          <td>x</td>
      </tr>
      <tr>
          <td>RegWrite</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>0</td>
          <td>0</td>
          <td>1</td>
          <td>0</td>
      </tr>
      <tr>
          <td>MemWrite</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
          <td>1</td>
          <td>0</td>
          <td>0</td>
          <td>0</td>
      </tr>
      <tr>
          <td>NPCop</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
          <td>x</td>
      </tr>
      <tr>
          <td>ExtOp</td>
          <td>x</td>
          <td>x</td>
          <td>0</td>
          <td>0</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>x</td>
          <td>x</td>
      </tr>
      <tr>
          <td>ALUop</td>
          <td>add</td>
          <td>sub</td>
          <td>or</td>
          <td>shift</td>
          <td>add</td>
          <td>add</td>
          <td>sub</td>
          <td>x</td>
          <td>x</td>
      </tr>
      <tr>
          <td>Tuse</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>0</td>
          <td>x</td>
          <td>0</td>
      </tr>
      <tr>
          <td>TnewE</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>1</td>
          <td>2</td>
          <td>x</td>
          <td>x</td>
          <td>0</td>
          <td>x</td>
      </tr>
  </tbody>
</table></div>
<h2 id="d级转发接收端选择器tr_grf_data">D级转发接收端选择器TR_GRF_Data
</h2><p>分别实例化为tr_grf_d1，tr_grf_d2</p>
<h3 id="端口说明-2">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>grfData[31:0]</td>
          <td>I</td>
          <td>寄存器数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>trDataE[31:0]</td>
          <td>I</td>
          <td>E级发来的转发数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>trDataM[31:0]</td>
          <td>I</td>
          <td>M级发来的转发数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>trDataW[31:0]</td>
          <td>I</td>
          <td>W级发来的转发数据</td>
      </tr>
      <tr>
          <td>5</td>
          <td>grfOutTrOp[1:0]</td>
          <td>I</td>
          <td>选择器行为控制信号</td>
      </tr>
      <tr>
          <td>8</td>
          <td>trData[31:0]</td>
          <td>O</td>
          <td>转发出去的数据</td>
      </tr>
  </tbody>
</table></div>
<h2 id="寄存器堆grf">寄存器堆GRF
</h2><h3 id="端口说明-3">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td><strong>同步</strong>复位信号，高电平有效</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>WE</td>
          <td>I</td>
          <td>写使能信号，高电平有效</td>
      </tr>
      <tr>
          <td>4</td>
          <td>A1[4:0]</td>
          <td>I</td>
          <td>5位地址输入信号，指定寄存器位置，读出寄存器数据到RD1</td>
      </tr>
      <tr>
          <td>5</td>
          <td>A2[4:0]</td>
          <td>I</td>
          <td>5位地址输入信号，指定寄存器位置，读出寄存器数据到RD2</td>
      </tr>
      <tr>
          <td>6</td>
          <td>A3[4:0]</td>
          <td>I</td>
          <td>5位地址输入信号，指定寄存器位置，将WD数据写入到寄存器</td>
      </tr>
      <tr>
          <td>7</td>
          <td>WD [31:0]</td>
          <td>I</td>
          <td>32位写入数据内容</td>
      </tr>
      <tr>
          <td>8</td>
          <td>RD1 [31:0]</td>
          <td>O</td>
          <td>输出A1指定的寄存器的32位数据</td>
      </tr>
      <tr>
          <td>9</td>
          <td>RD2 [31:0]</td>
          <td>O</td>
          <td>输出A2指定的寄存器的32位数据</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-2">功能定义
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>功能</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>同步复位</td>
          <td>reset有效时同步复位所有寄存器</td>
      </tr>
      <tr>
          <td>2</td>
          <td>读出数据</td>
          <td>将A1和A2地址对应的寄存器的值分别通过RD1和RD2读出</td>
      </tr>
      <tr>
          <td>3</td>
          <td>写入数据</td>
          <td>当WE有效且clk上升沿来临时将WD数据写入到A3指定的寄存器</td>
      </tr>
  </tbody>
</table></div>
<h2 id="扩展单元ext">扩展单元EXT
</h2><h3 id="端口说明-4">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>IN[15:0]</td>
          <td>I</td>
          <td>要扩展的16位立即数</td>
      </tr>
      <tr>
          <td>2</td>
          <td>ExtOp</td>
          <td>I</td>
          <td>扩展方式控制信号，高电平时进行符号拓展，低电平时进行零拓展</td>
      </tr>
      <tr>
          <td>3</td>
          <td>OUT[31:0]</td>
          <td>O</td>
          <td>扩展结果</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-3">功能定义
</h3><p>根据ExtOp信号对立即数进行对应拓展</p>
<h2 id="e级流水线寄存器">E级流水线寄存器
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td><strong>同步</strong>复位信号，高电平有效，输入为STALL</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>xxD</td>
          <td>I</td>
          <td>需要流水的D级数据</td>
      </tr>
      <tr>
          <td>4</td>
          <td>xxE</td>
          <td>O</td>
          <td>E级接收的流水数据</td>
      </tr>
  </tbody>
</table></div>
<h1 id="3-e级">3. E级
</h1><p>省略E级控制器</p>
<h2 id="e级转发接收端选择器tr_alu_src">E级转发接收端选择器TR_ALU_SRC
</h2><p>分别实例化为tr_alu_src1，tr_alu_src2</p>
<h3 id="端口说明-5">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>TR_GRF_RD[31:0]</td>
          <td>I</td>
          <td>寄存器数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>trDataM[31:0]</td>
          <td>I</td>
          <td>M级发来的转发数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>trDataW[31:0]</td>
          <td>I</td>
          <td>W级发来的转发数据</td>
      </tr>
      <tr>
          <td>5</td>
          <td>trSel[1:0]</td>
          <td>I</td>
          <td>选择器行为控制信号</td>
      </tr>
      <tr>
          <td>8</td>
          <td>aluSrc[31:0]</td>
          <td>O</td>
          <td>转发出去的数据</td>
      </tr>
  </tbody>
</table></div>
<h2 id="寄存器写入地址选择器wr_mux">寄存器写入地址选择器WR_MUX
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>rt[4:0]</td>
          <td>I</td>
          <td>rt寄存器地址</td>
      </tr>
      <tr>
          <td>2</td>
          <td>rd[4:0]</td>
          <td>I</td>
          <td>rd寄存器地址</td>
      </tr>
      <tr>
          <td>2</td>
          <td>sel[1:0]</td>
          <td>I</td>
          <td>选择器行为控制信号</td>
      </tr>
      <tr>
          <td>8</td>
          <td>writeRegAddr[4:0]</td>
          <td>O</td>
          <td>寄存器写入地址</td>
      </tr>
  </tbody>
</table></div>
<h2 id="alu输入源2选择器alusrc_mux">ALU输入源2选择器ALUSRC_MUX
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>rtData[31:0]</td>
          <td>I</td>
          <td>rt寄存器数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>immExtended32[31:0]</td>
          <td>I</td>
          <td>扩展后的立即数</td>
      </tr>
      <tr>
          <td>2</td>
          <td>aluSrcSel</td>
          <td>I</td>
          <td>选择器行为控制信号</td>
      </tr>
      <tr>
          <td>8</td>
          <td>src2[31:0]</td>
          <td>O</td>
          <td>alu输入源数据</td>
      </tr>
  </tbody>
</table></div>
<h2 id="算数运算单元alu">算数运算单元ALU
</h2><h3 id="端口说明-6">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>src1[31:0]</td>
          <td>I</td>
          <td>ALU计算的第一个操作数</td>
      </tr>
      <tr>
          <td>2</td>
          <td>src2[31:0]</td>
          <td>I</td>
          <td>ALU计算的第二个操作数</td>
      </tr>
      <tr>
          <td>3</td>
          <td>aluop[3:0]</td>
          <td>I</td>
          <td>ALU功能选择信号，MIPS-C指令集需要9种运算</td>
      </tr>
      <tr>
          <td>4</td>
          <td>res [31:0]</td>
          <td>O</td>
          <td>输出计算结果</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-4">功能定义
</h3><p>支持无符号加、无符号减、或、与、异或、src2左移16位，aluop见def.v</p>
<div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>功能</th>
          <th>ALUop</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>无符号加</td>
          <td>00</td>
          <td>res = src1 + src2</td>
      </tr>
      <tr>
          <td>2</td>
          <td>无符号减</td>
          <td>01</td>
          <td>res = src1 - src2</td>
      </tr>
      <tr>
          <td>3</td>
          <td>或</td>
          <td>10</td>
          <td>res = src1 | src2</td>
      </tr>
      <tr>
          <td>4</td>
          <td>src2左移16位</td>
          <td>11</td>
          <td>res = src2 &laquo; 0x10</td>
      </tr>
  </tbody>
</table></div>
<h2 id="乘除运算单元md_cal">乘除运算单元MD_CAL
</h2><h3 id="端口说明-7">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td>复位信号</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>start</td>
          <td>I</td>
          <td>乘除运算开始控制信号</td>
      </tr>
      <tr>
          <td>4</td>
          <td>MDOp[3:0]</td>
          <td>I</td>
          <td>乘除行为控制信号</td>
      </tr>
      <tr>
          <td>5</td>
          <td>A[31:0]</td>
          <td>I</td>
          <td>第一个操作数</td>
      </tr>
      <tr>
          <td>6</td>
          <td>B[31:0]</td>
          <td>I</td>
          <td>第二个操作数</td>
      </tr>
      <tr>
          <td>7</td>
          <td>busy</td>
          <td>O</td>
          <td>模块忙信号</td>
      </tr>
      <tr>
          <td>8</td>
          <td>HIout[31:0]</td>
          <td>O</td>
          <td>供外界读取的HI寄存器数据</td>
      </tr>
      <tr>
          <td>9</td>
          <td>LOout[31:0]</td>
          <td>O</td>
          <td>供外界读取的LO寄存器数据</td>
      </tr>
      <tr>
          <td>10</td>
          <td>MDRead[31:0]</td>
          <td>O</td>
          <td>选择后输出的读出数据，受MDOp控制</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-5">功能定义
</h3><ul>
<li>自 Start 信号有效后的第 1 个 clock 上升沿开始，乘除法部件开始执行运算，同时将 Busy 置位为 1。</li>
<li>在运算结果保存到 HI 寄存器和 LO 寄存器后，Busy 位清除为 0。</li>
<li>当 Busy 信号或 Start 信号为 1 时，<code>mult, multu, div, divu, mfhi, mflo, mthi, mtlo</code> 等乘除法相关的指令均被阻塞在 D 流水级。</li>
<li>数据写入 HI 寄存器或 LO 寄存器，均只需 1 个时钟周期。</li>
</ul>
<h2 id="e级转发输出端选择器wrd_mux">E级转发输出端选择器WRD_MUX
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>aluOut[31:0]</td>
          <td>I</td>
          <td>alu运算结果</td>
      </tr>
      <tr>
          <td>2</td>
          <td>dmDataOut[31:0]</td>
          <td>I</td>
          <td>DM读出的数据</td>
      </tr>
      <tr>
          <td>2</td>
          <td>pc[31:0]</td>
          <td>I</td>
          <td>当前指令的地址</td>
      </tr>
      <tr>
          <td>5</td>
          <td>trSel[1:0]</td>
          <td>I</td>
          <td>选择器行为控制信号，来源为mem2Reg</td>
      </tr>
      <tr>
          <td>8</td>
          <td>aluSrc[31:0]</td>
          <td>O</td>
          <td>转发出去的数据</td>
      </tr>
  </tbody>
</table></div>
<h2 id="m级流水线寄存器">M级流水线寄存器
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td><strong>同步</strong>复位信号，高电平有效</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>xxE</td>
          <td>I</td>
          <td>需要流水的E级数据</td>
      </tr>
      <tr>
          <td>4</td>
          <td>xxM</td>
          <td>O</td>
          <td>M级接收的流水数据</td>
      </tr>
  </tbody>
</table></div>
<h1 id="4-m级">4. M级
</h1><p>省略控制器和转发输出的选择器</p>
<h2 id="数据扩展模块load_ext">数据扩展模块LOAD_EXT
</h2><h3 id="端口说明-8">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>low2Bit[1:0]</td>
          <td>I</td>
          <td>要取地址的低两位，来自ALU计算结果</td>
      </tr>
      <tr>
          <td>2</td>
          <td>dataIn[31:0]</td>
          <td>I</td>
          <td>输入的 32 位数据</td>
      </tr>
      <tr>
          <td>3</td>
          <td>opCode[5:0]</td>
          <td>I</td>
          <td>该阶段指令的opCode</td>
      </tr>
      <tr>
          <td>4</td>
          <td>dataOut[31:0]</td>
          <td>O</td>
          <td>扩展后的 32 位数据</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-6">功能定义
</h3><p>对于 <code>lb</code>、<code>lh</code> 来说，我们需要额外增加一个数据扩展模块。这个模块把从数据存储器读出的数据做符号扩展。</p>
<h2 id="字节使能模块byte_en">字节使能模块BYTE_EN
</h2><h3 id="端口说明-9">端口说明
</h3><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>low2Bit[1:0]</td>
          <td>I</td>
          <td>要取地址的低两位，来自ALU计算结果</td>
      </tr>
      <tr>
          <td>2</td>
          <td>RD2[31:0]</td>
          <td>I</td>
          <td>输入的 32 位寄存器数据</td>
      </tr>
      <tr>
          <td>3</td>
          <td>opCode[5:0]</td>
          <td>I</td>
          <td>该阶段指令的opCode</td>
      </tr>
      <tr>
          <td>4</td>
          <td>en</td>
          <td>I</td>
          <td>向内存写使能信号</td>
      </tr>
      <tr>
          <td>5</td>
          <td>dataToDM[31:0]</td>
          <td>O</td>
          <td>修改后的向内存写数据</td>
      </tr>
      <tr>
          <td>6</td>
          <td>byteen[3:0]</td>
          <td>O</td>
          <td>字节使能信号</td>
      </tr>
  </tbody>
</table></div>
<h3 id="功能定义-7">功能定义
</h3><p>按字节来访问内存的使能信号和输入数据控制模块</p>
<h2 id="w级流水线寄存器">W级流水线寄存器
</h2><div class="table-wrapper"><table>
  <thead>
      <tr>
          <th>序号</th>
          <th>信号名称</th>
          <th>方向</th>
          <th>描述</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td>1</td>
          <td>reset</td>
          <td>I</td>
          <td><strong>同步</strong>复位信号，高电平有效</td>
      </tr>
      <tr>
          <td>2</td>
          <td>clk</td>
          <td>I</td>
          <td>时钟信号</td>
      </tr>
      <tr>
          <td>3</td>
          <td>xxM</td>
          <td>I</td>
          <td>需要流水的M级数据</td>
      </tr>
      <tr>
          <td>4</td>
          <td>xxW</td>
          <td>O</td>
          <td>W级接收的流水数据</td>
      </tr>
  </tbody>
</table></div>
<h1 id="5-w级">5. W级
</h1><p>省略控制器和转发输出的选择器</p>
<h1 id="6-宏定义和阻塞转发单元">6. 宏定义和阻塞转发单元
</h1><h2 id="宏定义">宏定义
</h2><div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span><span class="lnt">40
</span><span class="lnt">41
</span><span class="lnt">42
</span><span class="lnt">43
</span><span class="lnt">44
</span><span class="lnt">45
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="c1">// for ALU
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="cp">`define ALU_add 4&#39;b000
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_sub 4&#39;b001
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_or  4&#39;b010
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_and 4&#39;b011
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_xor 4&#39;b100
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_lui 4&#39;b101
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_slt 4&#39;b110
</span></span></span><span class="line"><span class="cl"><span class="cp">`define ALU_sltu 4&#39;b111
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>
</span></span><span class="line"><span class="cl"><span class="c1">// for GRF&#39;s A3
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="cp">`define REG_T 2&#39;b00
</span></span></span><span class="line"><span class="cl"><span class="cp">`define REG_D 2&#39;b01
</span></span></span><span class="line"><span class="cl"><span class="cp">`define REG_31 2&#39;b10
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>
</span></span><span class="line"><span class="cl"><span class="c1">// for GRF&#39;s WD
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="cp">`define FromALURes 2&#39;b00
</span></span></span><span class="line"><span class="cl"><span class="cp">`define FromMem 2&#39;b01
</span></span></span><span class="line"><span class="cl"><span class="cp">`define FromPCAdd8 2&#39;b10
</span></span></span><span class="line"><span class="cl"><span class="cp">`define FromMDRes 2&#39;b11
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>
</span></span><span class="line"><span class="cl"><span class="c1">// for NPC
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="cp">`define NPC_PCPlus4 3&#39;b01
</span></span></span><span class="line"><span class="cl"><span class="cp">`define NPC_BEQ 3&#39;b10
</span></span></span><span class="line"><span class="cl"><span class="cp">`define NPC_Jimm26 3&#39;b11
</span></span></span><span class="line"><span class="cl"><span class="cp">`define NPC_JReg 3&#39;b100
</span></span></span><span class="line"><span class="cl"><span class="cp">`define NPC_blztal 3&#39;b101
</span></span></span><span class="line"><span class="cl"><span class="cp">`define NPC_BNE 3&#39;b110
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>
</span></span><span class="line"><span class="cl"><span class="c1">// for TR
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="cp">`define TR_FromE 2&#39;b11
</span></span></span><span class="line"><span class="cl"><span class="cp">`define TR_FromM 2&#39;b10
</span></span></span><span class="line"><span class="cl"><span class="cp">`define TR_FromW 2&#39;b01
</span></span></span><span class="line"><span class="cl"><span class="cp">`define TR_FromOrigin 2&#39;b00
</span></span></span><span class="line"><span class="cl"><span class="cp"></span>
</span></span><span class="line"><span class="cl"><span class="c1">// for MD
</span></span></span><span class="line"><span class="cl"><span class="c1"></span><span class="cp">`define MD_NOP 4&#39;b000
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_MULT 4&#39;b001
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_MULTU 4&#39;b010
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_DIV 4&#39;b011
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_DIVU 4&#39;b100
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_MTLO 4&#39;b101
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_MTHI 4&#39;b110
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_MFLO 4&#39;b111
</span></span></span><span class="line"><span class="cl"><span class="cp">`define MD_MFHI 4&#39;b1000
</span></span></span></code></pre></td></tr></table>
</div>
</div><h2 id="阻塞转发单元">阻塞转发单元
</h2><div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">tr_grf_rd1_sel_d</span> <span class="o">=</span> 
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteE</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewE</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrE</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromE</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteM</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewM</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrM</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromM</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteW</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewW</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrW</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromW</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="no">`TR_FromOrigin</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">tr_grf_rd2_sel_d</span> <span class="o">=</span> 
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteE</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewE</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrE</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromE</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteM</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewM</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrM</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromM</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteW</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewW</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrW</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromW</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="no">`TR_FromOrigin</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">tr_alu_src1_sel_e</span> <span class="o">=</span> 
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteM</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewM</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrE</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrE</span> <span class="o">==</span> <span class="n">writeRegAddrM</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromM</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteW</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewW</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrE</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrE</span> <span class="o">==</span> <span class="n">writeRegAddrW</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromW</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="no">`TR_FromOrigin</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">tr_alu_src2_sel_e</span> <span class="o">=</span> 
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteM</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewM</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrE</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrE</span> <span class="o">==</span> <span class="n">writeRegAddrM</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromM</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">regWriteW</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">TnewW</span> <span class="o">==</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrE</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrE</span> <span class="o">==</span> <span class="n">writeRegAddrW</span><span class="p">)</span> <span class="o">?</span> <span class="no">`TR_FromW</span> <span class="o">:</span>
</span></span><span class="line"><span class="cl"><span class="no">`TR_FromOrigin</span><span class="p">;</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">STALL</span> <span class="o">=</span>
</span></span><span class="line"><span class="cl"><span class="p">((</span><span class="n">Tuse</span> <span class="o">&lt;</span> <span class="n">TnewE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">regWriteE</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrE</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">regWriteE</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrE</span><span class="p">)))</span> <span class="o">||</span>
</span></span><span class="line"><span class="cl"><span class="p">((</span><span class="n">Tuse</span> <span class="o">&lt;</span> <span class="n">TnewM</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">regWriteM</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rsAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrM</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">regWriteM</span> <span class="o">==</span> <span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">!=</span> <span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtAddrD</span> <span class="o">==</span> <span class="n">writeRegAddrM</span><span class="p">)))</span> <span class="o">||</span>
</span></span><span class="line"><span class="cl"><span class="p">(</span><span class="n">MDOpD</span> <span class="o">!=</span> <span class="no">`MD_NOP</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">startE</span> <span class="o">||</span> <span class="n">busy</span><span class="p">))</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="o">:</span> <span class="mh">2</span><span class="mb">&#39;b0</span><span class="p">;</span>
</span></span></code></pre></td></tr></table>
</div>
</div><h3 id="hint">hint
</h3><ol>
<li>function</li>
</ol>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">function</span> <span class="p">[</span><span class="n">data_type</span><span class="p">]</span> <span class="n">function_name</span> <span class="p">(</span><span class="n">input_declaration</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">    <span class="p">[</span><span class="n">function_body</span><span class="p">]</span>
</span></span><span class="line"><span class="cl">    <span class="p">[</span><span class="k">return</span> <span class="n">statement</span><span class="p">]</span>
</span></span><span class="line"><span class="cl"><span class="k">endfunction</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>例子：</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="k">module</span> <span class="n">fun_user</span> <span class="p">(</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="n">a</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="n">b</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">input</span> <span class="n">c</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">d</span><span class="p">,</span>
</span></span><span class="line"><span class="cl">    <span class="k">output</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">d2</span>
</span></span><span class="line"><span class="cl"><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">function</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dataout</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="k">input</span> <span class="n">a</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="k">input</span> <span class="n">b</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="k">input</span> <span class="n">c</span><span class="p">;</span>
</span></span><span class="line"><span class="cl"><span class="n">dataout</span> <span class="o">=</span> <span class="p">{</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">,</span><span class="n">c</span><span class="p">};</span>
</span></span><span class="line"><span class="cl"><span class="k">endfunction</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">d</span> <span class="o">=</span> <span class="n">dataout</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="n">b</span><span class="p">,</span><span class="n">c</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">endmodule</span>
</span></span></code></pre></td></tr></table>
</div>
</div><p>处理可能要写寄存器指令的例子</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span><span class="lnt">5
</span><span class="lnt">6
</span><span class="lnt">7
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-verilog" data-lang="verilog"><span class="line"><span class="cl"><span class="kt">wire</span> <span class="n">E_stall_rs</span> <span class="o">=</span> <span class="p">((</span><span class="n">E_lhogez</span> <span class="o">?</span> <span class="p">(</span><span class="n">D_rs_addr</span> <span class="o">==</span> <span class="mh">5</span><span class="mi">&#39;d31</span> <span class="o">||</span> <span class="n">D_rs_addr</span> <span class="o">==</span> <span class="n">E_rt_addr</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">E_GRFA3</span> <span class="o">==</span> <span class="n">D_rs_addr</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="n">D_rs_addr</span> <span class="o">!=</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">E_Tnew</span> <span class="o">&gt;</span> <span class="n">D_Tuse_rs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="kt">wire</span> <span class="n">E_stall_rt</span> <span class="o">=</span> <span class="p">((</span><span class="n">E_lhogez</span> <span class="o">?</span> <span class="p">(</span><span class="n">D_rt_addr</span> <span class="o">==</span> <span class="mh">5</span><span class="mi">&#39;d31</span> <span class="o">||</span> <span class="n">D_rt_addr</span> <span class="o">==</span> <span class="n">E_rt_addr</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">E_GRFA3</span> <span class="o">==</span> <span class="n">D_rt_addr</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="n">D_rt_addr</span> <span class="o">!=</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">E_Tnew</span> <span class="o">&gt;</span> <span class="n">D_Tuse_rt</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="kt">wire</span> <span class="n">M_stall_rs</span> <span class="o">=</span> <span class="p">((</span><span class="n">M_lhogez</span> <span class="o">?</span> <span class="p">(</span><span class="n">D_rs_addr</span> <span class="o">==</span> <span class="mh">5</span><span class="mi">&#39;d31</span> <span class="o">||</span> <span class="n">D_rs_addr</span> <span class="o">==</span> <span class="n">M_rt_addr</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">M_GRFA3</span> <span class="o">==</span> <span class="n">D_rs_addr</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="n">D_rs_addr</span> <span class="o">!=</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">M_Tnew</span> <span class="o">&gt;</span> <span class="n">D_Tuse_rs</span><span class="p">);</span>
</span></span><span class="line"><span class="cl"><span class="kt">wire</span> <span class="n">M_stall_rt</span> <span class="o">=</span> <span class="p">((</span><span class="n">M_lhogez</span> <span class="o">?</span> <span class="p">(</span><span class="n">D_rt_addr</span> <span class="o">==</span> <span class="mh">5</span><span class="mi">&#39;d31</span> <span class="o">||</span> <span class="n">D_rt_addr</span> <span class="o">==</span> <span class="n">M_rt_addr</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">M_GRFA3</span> <span class="o">==</span> <span class="n">D_rt_addr</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="n">D_rt_addr</span> <span class="o">!=</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">M_Tnew</span> <span class="o">&gt;</span> <span class="n">D_Tuse_rt</span><span class="p">);</span>
</span></span><span class="line"><span class="cl">
</span></span><span class="line"><span class="cl"><span class="k">assign</span> <span class="n">Stall</span> <span class="o">=</span> <span class="n">E_stall_rs</span> <span class="o">|</span> <span class="n">E_stall_rt</span> <span class="o">|</span> <span class="n">M_stall_rs</span> <span class="o">|</span> <span class="n">M_stall_rt</span><span class="p">;</span>
</span></span></code></pre></td></tr></table>
</div>
</div><h1 id="二思考题">二、思考题
</h1><blockquote>
<p>为什么需要有单独的乘除法部件而不是整合进 ALU？为何需要有独立的 HI、LO 寄存器？</p></blockquote>
<p>设计模块需要遵循“高内聚低耦合”的原则，也就是尽可能简化每一个模块的复杂度，尽量使他们彼此独立。具体到功能而言，乘除模块的运算无法在一个周期内完成，需要用时序逻辑实现；而之前实现的ALU运算可以在一个周期内完成，实现只需要使用组合逻辑；而且就算不考虑独立的HI、LO寄存器，乘除法部件的计算结果也会来到64位，与ALU行为有较大差异。
独立的HI和LO寄存器更加符合规范，避免了将中间量位宽的最大值从32增加到64；而且增加独立的寄存器更加方便进行存取。</p>
<blockquote>
<p>真实的流水线 CPU 是如何使用实现乘除法的？请查阅相关资料进行简单说明。</p></blockquote>
<p>二进制乘法可通过同十进制竖式计算乘法的过程进行朴素实现，从乘数的低位开始，每次取一位与被乘数相乘，其乘积作为部分积暂存，乘数的全部有效位都乘完后，再将所有部分积根据对应乘数数位的权值错位累加，得到最后的乘积。但这样的实现会由于产生太多部分积和需要太多加法器导致很大的时延和面积，工业上一般不这么实现；可以使用布斯编码、进位保留加法器、4-2压缩等方法进行优化。</p>
<p>二进制除法可通过同十进制竖式计算除法的过程进行朴素实现，将被除数移入余数寄存器，然后将余数和除数的最高位对齐（在本P中可忽略这一步，因为都是32位数据；不过毕竟也不用自己实现），然后总是尝试将余数减除数，如果差小于0，就进行回退（加除数）；记录商；将除数右移一位，继续进行减除数的尝试，直到除数为0，否则将商左移一位。</p>
<blockquote>
<p>请结合自己的实现分析，你是如何处理 Busy 信号带来的周期阻塞的？</p></blockquote>
<p>我把阻塞信号直接或上<code>(MDOpD != MD_NOP &amp;&amp; (startE || busy))</code>来处理阻塞。</p>
<blockquote>
<p>请问采用字节使能信号的方式处理写指令有什么好处？（提示：从清晰性、统一性等角度考虑）</p></blockquote>
<p>字节使能指定可以写的字节，相比单一的使能信号可以区分哪些字节是需要写入的，非常直观明了；统一了三个指令的使能方式，方便对接dm模块，用同一种方式可以实现一种类型的所有指令，可扩展性和统一性都很好</p>
<blockquote>
<p>请思考，我们在按字节读和按字节写时，实际从 DM 获得的数据和向 DM 写入的数据是否是一字节？在什么情况下我们按字节读和按字节写的效率会高于按字读和按字写呢？</p></blockquote>
<p>在现在的实现中，实际与DM发生交换的数据仍未按字读取的形式；如果有新增的指令，需要读第一个字的最后一个字节的高四位，读二个字的第一个字节低四位，拼成一个半字，那么此时按字读需要读两次，而按字节读只需1次，此时效率会高。</p>
<blockquote>
<p>为了对抗复杂性你采取了哪些抽象和规范手段？这些手段在译码和处理数据冲突的时候有什么样的特点与帮助？</p></blockquote>
<p>对转发的来源选择进行抽象，使得实现为每级流水线中都实例化一个转发数据选择器，不需要分别实现多个module；对转发的接收端也可以做同样的抽象。</p>
<blockquote>
<p>在本实验中你遇到了哪些不同指令类型组合产生的冲突？你又是如何解决的？相应的测试样例是什么样的？</p></blockquote>
<p>相比P5，本次实验需要考虑多两种类型产生的冲突，也就是覆盖对于乘除法寄存器的读和写，分别放在RAW的R部分和W部分即可。
我构造两条连续指令的组，分别对指定寄存器进行写和读，生成随机的测试样例。</p>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt"> 1
</span><span class="lnt"> 2
</span><span class="lnt"> 3
</span><span class="lnt"> 4
</span><span class="lnt"> 5
</span><span class="lnt"> 6
</span><span class="lnt"> 7
</span><span class="lnt"> 8
</span><span class="lnt"> 9
</span><span class="lnt">10
</span><span class="lnt">11
</span><span class="lnt">12
</span><span class="lnt">13
</span><span class="lnt">14
</span><span class="lnt">15
</span><span class="lnt">16
</span><span class="lnt">17
</span><span class="lnt">18
</span><span class="lnt">19
</span><span class="lnt">20
</span><span class="lnt">21
</span><span class="lnt">22
</span><span class="lnt">23
</span><span class="lnt">24
</span><span class="lnt">25
</span><span class="lnt">26
</span><span class="lnt">27
</span><span class="lnt">28
</span><span class="lnt">29
</span><span class="lnt">30
</span><span class="lnt">31
</span><span class="lnt">32
</span><span class="lnt">33
</span><span class="lnt">34
</span><span class="lnt">35
</span><span class="lnt">36
</span><span class="lnt">37
</span><span class="lnt">38
</span><span class="lnt">39
</span><span class="lnt">40
</span><span class="lnt">41
</span><span class="lnt">42
</span><span class="lnt">43
</span><span class="lnt">44
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-python" data-lang="python"><span class="line"><span class="cl"><span class="k">def</span> <span class="nf">seq_ins_2_MD_extension</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">)</span> <span class="o">-&gt;</span> <span class="nb">tuple</span><span class="p">[</span><span class="nb">str</span><span class="p">,</span> <span class="n">Callable</span><span class="p">[[],</span> <span class="kc">None</span><span class="p">]]:</span>  
</span></span><span class="line"><span class="cl">    <span class="n">ret</span> <span class="o">=</span> <span class="s2">&#34;&#34;</span>  
</span></span><span class="line"><span class="cl">    <span class="n">writeOp</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">11</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">if</span> <span class="n">writeOp</span> <span class="o">==</span> <span class="mi">1</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec1</span> <span class="o">=</span> <span class="n">ins_add</span><span class="p">(</span><span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">writeOp</span> <span class="o">==</span> <span class="mi">2</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec1</span> <span class="o">=</span> <span class="n">ins_sub</span><span class="p">(</span><span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">writeOp</span> <span class="o">==</span> <span class="mi">3</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec1</span> <span class="o">=</span> <span class="n">ins_ori</span><span class="p">(</span><span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">writeOp</span> <span class="o">==</span> <span class="mi">4</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec1</span> <span class="o">=</span> <span class="n">ins_lui</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">writeOp</span> <span class="o">==</span> <span class="mi">5</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec1</span> <span class="o">=</span> <span class="n">ins_lw</span><span class="p">(</span><span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">else</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec1</span> <span class="o">=</span> <span class="n">random_MD_write</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="n">ret</span> <span class="o">+=</span> <span class="n">tmpStr</span>  
</span></span><span class="line"><span class="cl">    <span class="n">exec1</span><span class="p">()</span>  
</span></span><span class="line"><span class="cl">    <span class="n">readOp</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">11</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="k">if</span> <span class="n">readOp</span> <span class="o">==</span> <span class="mi">1</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="k">if</span> <span class="n">random</span><span class="o">.</span><span class="n">random</span><span class="p">()</span> <span class="o">&lt;</span> <span class="mf">0.5</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">            <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_add</span><span class="p">(</span><span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">        <span class="k">else</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">            <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_add</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">readOp</span> <span class="o">==</span> <span class="mi">2</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="k">if</span> <span class="n">random</span><span class="o">.</span><span class="n">random</span><span class="p">()</span> <span class="o">&lt;</span> <span class="mf">0.5</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">            <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_sub</span><span class="p">(</span><span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">        <span class="k">else</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">            <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_sub</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">(),</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">readOp</span> <span class="o">==</span> <span class="mi">3</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_ori</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">readOp</span> <span class="o">==</span> <span class="mi">4</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_sw</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">    <span class="k">elif</span> <span class="n">readOp</span> <span class="o">==</span> <span class="mi">5</span><span class="p">:</span>  <span class="c1"># readOp == 5:  </span>
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">ins_lw</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">,</span> <span class="n">random_selected_reg</span><span class="p">())</span>  
</span></span><span class="line"><span class="cl">    <span class="k">else</span><span class="p">:</span>  
</span></span><span class="line"><span class="cl">        <span class="n">tmpStr</span><span class="p">,</span> <span class="n">exec2</span> <span class="o">=</span> <span class="n">random_MD_read</span><span class="p">(</span><span class="n">tmpReg</span><span class="p">)</span>  
</span></span><span class="line"><span class="cl">    <span class="n">ret</span> <span class="o">+=</span> <span class="n">tmpStr</span>  
</span></span><span class="line"><span class="cl">    <span class="n">exec2</span><span class="p">()</span>  
</span></span><span class="line"><span class="cl">  
</span></span><span class="line"><span class="cl">    <span class="k">def</span> <span class="nf">execute</span><span class="p">():</span>  
</span></span><span class="line"><span class="cl">        <span class="n">exec1</span><span class="p">()</span>  
</span></span><span class="line"><span class="cl">        <span class="n">exec2</span><span class="p">()</span>  
</span></span><span class="line"><span class="cl">  
</span></span><span class="line"><span class="cl">    <span class="k">return</span> <span class="n">ret</span><span class="p">,</span> <span class="n">execute</span>
</span></span></code></pre></td></tr></table>
</div>
</div><blockquote>
<p>如果你是手动构造的样例，请说明构造策略，说明你的测试程序如何保证<strong>覆盖</strong>了所有需要测试的情况；如果你是<strong>完全随机</strong>生成的测试样例，请思考完全随机的测试程序有何不足之处；如果你在生成测试样例时采用了<strong>特殊的策略</strong>，比如构造连续数据冒险序列，请你描述一下你使用的策略如何<strong>结合了随机性</strong>达到强测的效果。</p></blockquote>
<p>主要是针对RAW进行构造数据冒险序列，第一条为写指定寄存器的随机指令，第二条为读取指定寄存器的随机指令，随机部分保证指定寄存器不在被随机的集合中，由此可以达到随机的效果；曾经想过构造完全随机生成的测试样例，但仍然需要处理生成数据可能不合法的情况，而且需要极大的数据量来覆盖冲突情况。对跳转类型指令构造特殊结构来测试对于转发和阻塞的覆盖情况，但这部分还做得不够好，需要思考更复杂的情况来提高覆盖率。</p>
<h1 id="三测试方案">三、测试方案
</h1><ol>
<li>使用课程组提供的测试数据和Mars进行对拍。</li>
<li>自行构造数据，参考了学长的评测机搭建思路，还在迭代改进中</li>
</ol>

</section>


    <footer class="article-footer">
    

    
    <section class="article-copyright">
        <svg xmlns="http://www.w3.org/2000/svg" class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round">
  <path stroke="none" d="M0 0h24v24H0z"/>
  <circle cx="12" cy="12" r="9" />
  <path d="M14.5 9a3.5 4 0 1 0 0 6" />
</svg>



        <span>Licensed under CC BY-NC-SA 4.0</span>
    </section>
    </footer>


    
</article>

    

    

<aside class="related-content--wrapper">
    <h2 class="section-title">相关文章</h2>
    <div class="related-content">
        <div class="flex article-list--tile">
            
                
<article class="">
    <a href="/p/co-p7-verilog-%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu-%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/">
        
        

        <div class="article-details">
            <h2 class="article-title">CO | P7 - Verilog 流水线 CPU 设计文档</h2>
        </div>
    </a>
</article>

            
                
<article class="">
    <a href="/p/co-p5-verilog-%E6%B5%81%E6%B0%B4%E7%BA%BF-cpu-%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/">
        
        

        <div class="article-details">
            <h2 class="article-title">CO | P5 - Verilog 流水线 CPU 设计文档</h2>
        </div>
    </a>
</article>

            
                
<article class="">
    <a href="/p/co-p4-verilog-%E5%8D%95%E5%91%A8%E6%9C%9F-cpu-%E8%AE%BE%E8%AE%A1%E6%96%87%E6%A1%A3/">
        
        

        <div class="article-details">
            <h2 class="article-title">CO | P4 - Verilog 单周期 CPU 设计文档</h2>
        </div>
    </a>
</article>

            
                
<article class="">
    <a href="/p/co-p3-doc/">
        
        

        <div class="article-details">
            <h2 class="article-title">CO | P3 - Logisim 单周期 CPU 设计文档</h2>
        </div>
    </a>
</article>

            
        </div>
    </div>
</aside>

     
    
        
    <div class="disqus-container">
    <div id="disqus_thread"></div>
<script>
    window.disqus_config = function () {
    
    
    
    };
    (function() {
        if (["localhost", "127.0.0.1"].indexOf(window.location.hostname) != -1) {
            document.getElementById('disqus_thread').innerHTML = 'Disqus comments not available by default when the website is previewed locally.';
            return;
        }
        var d = document, s = d.createElement('script'); s.async = true;
        s.src = '//' + "hugo-theme-stack" + '.disqus.com/embed.js';
        s.setAttribute('data-timestamp', +new Date());
        (d.head || d.body).appendChild(s);
    })();
</script>
<noscript>Please enable JavaScript to view the <a href="https://disqus.com/?ref_noscript">comments powered by Disqus.</a></noscript>
<a href="https://disqus.com" class="dsq-brlink">comments powered by <span class="logo-disqus">Disqus</span></a>
</div>

<style>
    .disqus-container {
        background-color: var(--card-background);
        border-radius: var(--card-border-radius);
        box-shadow: var(--shadow-l1);
        padding: var(--card-padding);
    }
</style>

<script>
    window.addEventListener('onColorSchemeChange', (e) => {
        if (typeof DISQUS == 'object') {
            DISQUS.reset({
                reload: true
            });
        }
    })
</script>

    

    <footer class="site-footer">
    <section class="copyright">
        &copy; 
        
        2025 Taichuan Li
    </section>
    
    <section class="powerby">
        使用 <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> 构建 <br />
        主题 <b><a href="https://github.com/CaiJimmy/hugo-theme-stack" target="_blank" rel="noopener" data-version="3.30.0">Stack</a></b> 由 <a href="https://jimmycai.com" target="_blank" rel="noopener">Jimmy</a> 设计
    </section>
</footer>


    
<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

    
    <div class="pswp__bg"></div>

    
    <div class="pswp__scroll-wrap">

        
        <div class="pswp__container">
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
            <div class="pswp__item"></div>
        </div>

        
        <div class="pswp__ui pswp__ui--hidden">

            <div class="pswp__top-bar">

                

                <div class="pswp__counter"></div>

                <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>

                <button class="pswp__button pswp__button--share" title="Share"></button>

                <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>

                <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>

                
                
                <div class="pswp__preloader">
                    <div class="pswp__preloader__icn">
                        <div class="pswp__preloader__cut">
                            <div class="pswp__preloader__donut"></div>
                        </div>
                    </div>
                </div>
            </div>

            <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
                <div class="pswp__share-tooltip"></div>
            </div>

            <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
            </button>

            <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
            </button>

            <div class="pswp__caption">
                <div class="pswp__caption__center"></div>
            </div>

        </div>

    </div>

</div><script 
                src="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js"integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo="crossorigin="anonymous"
                defer
                >
            </script><script 
                src="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js"integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU="crossorigin="anonymous"
                defer
                >
            </script><link 
                rel="stylesheet" 
                href="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css"crossorigin="anonymous"
            ><link 
                rel="stylesheet" 
                href="https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css"crossorigin="anonymous"
            >

            </main>
        </div>
        <script 
                src="https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js"integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z&#43;KMkF24hUW8WePSA9HM="crossorigin="anonymous"
                
                >
            </script><script type="text/javascript" src="/ts/main.d9dec133efdf60a3628a485d38b69336769aaba023a8725f406793e47c75858f.js" defer></script>
<script>
    (function () {
        const customFont = document.createElement('link');
        customFont.href = "https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap";

        customFont.type = "text/css";
        customFont.rel = "stylesheet";

        document.head.appendChild(customFont);
    }());
</script>

    </body>
</html>
