<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rte_cpuflags.h source code [dpdk_1805/lib/librte_eal/common/include/arch/x86/rte_cpuflags.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rte_cpu_flag_t "/>
<link rel="stylesheet" href="../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/lib/librte_eal/common/include/arch/x86/rte_cpuflags.h'; var root_path = '../../../../../../..'; var data_path = '../../../../../../../../data';</script>
<script src='../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>dpdk_1805</a>/<a href='../../../../..'>lib</a>/<a href='../../../..'>librte_eal</a>/<a href='../../..'>common</a>/<a href='../..'>include</a>/<a href='..'>arch</a>/<a href='./'>x86</a>/<a href='rte_cpuflags.h.html'>rte_cpuflags.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_RTE_CPUFLAGS_X86_64_H_">_RTE_CPUFLAGS_X86_64_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_RTE_CPUFLAGS_X86_64_H_" data-ref="_M/_RTE_CPUFLAGS_X86_64_H_">_RTE_CPUFLAGS_X86_64_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#<span data-ppcond="8">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="9">9</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="8">endif</span></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><b>enum</b> <dfn class="type def" id="rte_cpu_flag_t" title='rte_cpu_flag_t' data-ref="rte_cpu_flag_t">rte_cpu_flag_t</dfn> {</td></tr>
<tr><th id="13">13</th><td>	<i>/* (EAX 01h) ECX features*/</i></td></tr>
<tr><th id="14">14</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SSE3" title='RTE_CPUFLAG_SSE3' data-ref="RTE_CPUFLAG_SSE3">RTE_CPUFLAG_SSE3</dfn> = <var>0</var>,               <i class="doc">/**&lt; SSE3 */</i></td></tr>
<tr><th id="15">15</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PCLMULQDQ" title='RTE_CPUFLAG_PCLMULQDQ' data-ref="RTE_CPUFLAG_PCLMULQDQ">RTE_CPUFLAG_PCLMULQDQ</dfn>,              <i class="doc">/**&lt; PCLMULQDQ */</i></td></tr>
<tr><th id="16">16</th><td>	<dfn class="enum" id="RTE_CPUFLAG_DTES64" title='RTE_CPUFLAG_DTES64' data-ref="RTE_CPUFLAG_DTES64">RTE_CPUFLAG_DTES64</dfn>,                 <i class="doc">/**&lt; DTES64 */</i></td></tr>
<tr><th id="17">17</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MONITOR" title='RTE_CPUFLAG_MONITOR' data-ref="RTE_CPUFLAG_MONITOR">RTE_CPUFLAG_MONITOR</dfn>,                <i class="doc">/**&lt; MONITOR */</i></td></tr>
<tr><th id="18">18</th><td>	<dfn class="enum" id="RTE_CPUFLAG_DS_CPL" title='RTE_CPUFLAG_DS_CPL' data-ref="RTE_CPUFLAG_DS_CPL">RTE_CPUFLAG_DS_CPL</dfn>,                 <i class="doc">/**&lt; DS_CPL */</i></td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="RTE_CPUFLAG_VMX" title='RTE_CPUFLAG_VMX' data-ref="RTE_CPUFLAG_VMX">RTE_CPUFLAG_VMX</dfn>,                    <i class="doc">/**&lt; VMX */</i></td></tr>
<tr><th id="20">20</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SMX" title='RTE_CPUFLAG_SMX' data-ref="RTE_CPUFLAG_SMX">RTE_CPUFLAG_SMX</dfn>,                    <i class="doc">/**&lt; SMX */</i></td></tr>
<tr><th id="21">21</th><td>	<dfn class="enum" id="RTE_CPUFLAG_EIST" title='RTE_CPUFLAG_EIST' data-ref="RTE_CPUFLAG_EIST">RTE_CPUFLAG_EIST</dfn>,                   <i class="doc">/**&lt; EIST */</i></td></tr>
<tr><th id="22">22</th><td>	<dfn class="enum" id="RTE_CPUFLAG_TM2" title='RTE_CPUFLAG_TM2' data-ref="RTE_CPUFLAG_TM2">RTE_CPUFLAG_TM2</dfn>,                    <i class="doc">/**&lt; TM2 */</i></td></tr>
<tr><th id="23">23</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SSSE3" title='RTE_CPUFLAG_SSSE3' data-ref="RTE_CPUFLAG_SSSE3">RTE_CPUFLAG_SSSE3</dfn>,                  <i class="doc">/**&lt; SSSE3 */</i></td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="RTE_CPUFLAG_CNXT_ID" title='RTE_CPUFLAG_CNXT_ID' data-ref="RTE_CPUFLAG_CNXT_ID">RTE_CPUFLAG_CNXT_ID</dfn>,                <i class="doc">/**&lt; CNXT_ID */</i></td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="RTE_CPUFLAG_FMA" title='RTE_CPUFLAG_FMA' data-ref="RTE_CPUFLAG_FMA">RTE_CPUFLAG_FMA</dfn>,                    <i class="doc">/**&lt; FMA */</i></td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="RTE_CPUFLAG_CMPXCHG16B" title='RTE_CPUFLAG_CMPXCHG16B' data-ref="RTE_CPUFLAG_CMPXCHG16B">RTE_CPUFLAG_CMPXCHG16B</dfn>,             <i class="doc">/**&lt; CMPXCHG16B */</i></td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="RTE_CPUFLAG_XTPR" title='RTE_CPUFLAG_XTPR' data-ref="RTE_CPUFLAG_XTPR">RTE_CPUFLAG_XTPR</dfn>,                   <i class="doc">/**&lt; XTPR */</i></td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PDCM" title='RTE_CPUFLAG_PDCM' data-ref="RTE_CPUFLAG_PDCM">RTE_CPUFLAG_PDCM</dfn>,                   <i class="doc">/**&lt; PDCM */</i></td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PCID" title='RTE_CPUFLAG_PCID' data-ref="RTE_CPUFLAG_PCID">RTE_CPUFLAG_PCID</dfn>,                   <i class="doc">/**&lt; PCID */</i></td></tr>
<tr><th id="30">30</th><td>	<dfn class="enum" id="RTE_CPUFLAG_DCA" title='RTE_CPUFLAG_DCA' data-ref="RTE_CPUFLAG_DCA">RTE_CPUFLAG_DCA</dfn>,                    <i class="doc">/**&lt; DCA */</i></td></tr>
<tr><th id="31">31</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SSE4_1" title='RTE_CPUFLAG_SSE4_1' data-ref="RTE_CPUFLAG_SSE4_1">RTE_CPUFLAG_SSE4_1</dfn>,                 <i class="doc">/**&lt; SSE4_1 */</i></td></tr>
<tr><th id="32">32</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SSE4_2" title='RTE_CPUFLAG_SSE4_2' data-ref="RTE_CPUFLAG_SSE4_2">RTE_CPUFLAG_SSE4_2</dfn>,                 <i class="doc">/**&lt; SSE4_2 */</i></td></tr>
<tr><th id="33">33</th><td>	<dfn class="enum" id="RTE_CPUFLAG_X2APIC" title='RTE_CPUFLAG_X2APIC' data-ref="RTE_CPUFLAG_X2APIC">RTE_CPUFLAG_X2APIC</dfn>,                 <i class="doc">/**&lt; X2APIC */</i></td></tr>
<tr><th id="34">34</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MOVBE" title='RTE_CPUFLAG_MOVBE' data-ref="RTE_CPUFLAG_MOVBE">RTE_CPUFLAG_MOVBE</dfn>,                  <i class="doc">/**&lt; MOVBE */</i></td></tr>
<tr><th id="35">35</th><td>	<dfn class="enum" id="RTE_CPUFLAG_POPCNT" title='RTE_CPUFLAG_POPCNT' data-ref="RTE_CPUFLAG_POPCNT">RTE_CPUFLAG_POPCNT</dfn>,                 <i class="doc">/**&lt; POPCNT */</i></td></tr>
<tr><th id="36">36</th><td>	<dfn class="enum" id="RTE_CPUFLAG_TSC_DEADLINE" title='RTE_CPUFLAG_TSC_DEADLINE' data-ref="RTE_CPUFLAG_TSC_DEADLINE">RTE_CPUFLAG_TSC_DEADLINE</dfn>,           <i class="doc">/**&lt; TSC_DEADLINE */</i></td></tr>
<tr><th id="37">37</th><td>	<dfn class="enum" id="RTE_CPUFLAG_AES" title='RTE_CPUFLAG_AES' data-ref="RTE_CPUFLAG_AES">RTE_CPUFLAG_AES</dfn>,                    <i class="doc">/**&lt; AES */</i></td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="RTE_CPUFLAG_XSAVE" title='RTE_CPUFLAG_XSAVE' data-ref="RTE_CPUFLAG_XSAVE">RTE_CPUFLAG_XSAVE</dfn>,                  <i class="doc">/**&lt; XSAVE */</i></td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="RTE_CPUFLAG_OSXSAVE" title='RTE_CPUFLAG_OSXSAVE' data-ref="RTE_CPUFLAG_OSXSAVE">RTE_CPUFLAG_OSXSAVE</dfn>,                <i class="doc">/**&lt; OSXSAVE */</i></td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="RTE_CPUFLAG_AVX" title='RTE_CPUFLAG_AVX' data-ref="RTE_CPUFLAG_AVX">RTE_CPUFLAG_AVX</dfn>,                    <i class="doc">/**&lt; AVX */</i></td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="RTE_CPUFLAG_F16C" title='RTE_CPUFLAG_F16C' data-ref="RTE_CPUFLAG_F16C">RTE_CPUFLAG_F16C</dfn>,                   <i class="doc">/**&lt; F16C */</i></td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="RTE_CPUFLAG_RDRAND" title='RTE_CPUFLAG_RDRAND' data-ref="RTE_CPUFLAG_RDRAND">RTE_CPUFLAG_RDRAND</dfn>,                 <i class="doc">/**&lt; RDRAND */</i></td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="RTE_CPUFLAG_HYPERVISOR" title='RTE_CPUFLAG_HYPERVISOR' data-ref="RTE_CPUFLAG_HYPERVISOR">RTE_CPUFLAG_HYPERVISOR</dfn>,             <i class="doc">/**&lt; Running in a VM */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>	<i>/* (EAX 01h) EDX features */</i></td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="RTE_CPUFLAG_FPU" title='RTE_CPUFLAG_FPU' data-ref="RTE_CPUFLAG_FPU">RTE_CPUFLAG_FPU</dfn>,                    <i class="doc">/**&lt; FPU */</i></td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="RTE_CPUFLAG_VME" title='RTE_CPUFLAG_VME' data-ref="RTE_CPUFLAG_VME">RTE_CPUFLAG_VME</dfn>,                    <i class="doc">/**&lt; VME */</i></td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="RTE_CPUFLAG_DE" title='RTE_CPUFLAG_DE' data-ref="RTE_CPUFLAG_DE">RTE_CPUFLAG_DE</dfn>,                     <i class="doc">/**&lt; DE */</i></td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PSE" title='RTE_CPUFLAG_PSE' data-ref="RTE_CPUFLAG_PSE">RTE_CPUFLAG_PSE</dfn>,                    <i class="doc">/**&lt; PSE */</i></td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="RTE_CPUFLAG_TSC" title='RTE_CPUFLAG_TSC' data-ref="RTE_CPUFLAG_TSC">RTE_CPUFLAG_TSC</dfn>,                    <i class="doc">/**&lt; TSC */</i></td></tr>
<tr><th id="51">51</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MSR" title='RTE_CPUFLAG_MSR' data-ref="RTE_CPUFLAG_MSR">RTE_CPUFLAG_MSR</dfn>,                    <i class="doc">/**&lt; MSR */</i></td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PAE" title='RTE_CPUFLAG_PAE' data-ref="RTE_CPUFLAG_PAE">RTE_CPUFLAG_PAE</dfn>,                    <i class="doc">/**&lt; PAE */</i></td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MCE" title='RTE_CPUFLAG_MCE' data-ref="RTE_CPUFLAG_MCE">RTE_CPUFLAG_MCE</dfn>,                    <i class="doc">/**&lt; MCE */</i></td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="RTE_CPUFLAG_CX8" title='RTE_CPUFLAG_CX8' data-ref="RTE_CPUFLAG_CX8">RTE_CPUFLAG_CX8</dfn>,                    <i class="doc">/**&lt; CX8 */</i></td></tr>
<tr><th id="55">55</th><td>	<dfn class="enum" id="RTE_CPUFLAG_APIC" title='RTE_CPUFLAG_APIC' data-ref="RTE_CPUFLAG_APIC">RTE_CPUFLAG_APIC</dfn>,                   <i class="doc">/**&lt; APIC */</i></td></tr>
<tr><th id="56">56</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SEP" title='RTE_CPUFLAG_SEP' data-ref="RTE_CPUFLAG_SEP">RTE_CPUFLAG_SEP</dfn>,                    <i class="doc">/**&lt; SEP */</i></td></tr>
<tr><th id="57">57</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MTRR" title='RTE_CPUFLAG_MTRR' data-ref="RTE_CPUFLAG_MTRR">RTE_CPUFLAG_MTRR</dfn>,                   <i class="doc">/**&lt; MTRR */</i></td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PGE" title='RTE_CPUFLAG_PGE' data-ref="RTE_CPUFLAG_PGE">RTE_CPUFLAG_PGE</dfn>,                    <i class="doc">/**&lt; PGE */</i></td></tr>
<tr><th id="59">59</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MCA" title='RTE_CPUFLAG_MCA' data-ref="RTE_CPUFLAG_MCA">RTE_CPUFLAG_MCA</dfn>,                    <i class="doc">/**&lt; MCA */</i></td></tr>
<tr><th id="60">60</th><td>	<dfn class="enum" id="RTE_CPUFLAG_CMOV" title='RTE_CPUFLAG_CMOV' data-ref="RTE_CPUFLAG_CMOV">RTE_CPUFLAG_CMOV</dfn>,                   <i class="doc">/**&lt; CMOV */</i></td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PAT" title='RTE_CPUFLAG_PAT' data-ref="RTE_CPUFLAG_PAT">RTE_CPUFLAG_PAT</dfn>,                    <i class="doc">/**&lt; PAT */</i></td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PSE36" title='RTE_CPUFLAG_PSE36' data-ref="RTE_CPUFLAG_PSE36">RTE_CPUFLAG_PSE36</dfn>,                  <i class="doc">/**&lt; PSE36 */</i></td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PSN" title='RTE_CPUFLAG_PSN' data-ref="RTE_CPUFLAG_PSN">RTE_CPUFLAG_PSN</dfn>,                    <i class="doc">/**&lt; PSN */</i></td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="RTE_CPUFLAG_CLFSH" title='RTE_CPUFLAG_CLFSH' data-ref="RTE_CPUFLAG_CLFSH">RTE_CPUFLAG_CLFSH</dfn>,                  <i class="doc">/**&lt; CLFSH */</i></td></tr>
<tr><th id="65">65</th><td>	<dfn class="enum" id="RTE_CPUFLAG_DS" title='RTE_CPUFLAG_DS' data-ref="RTE_CPUFLAG_DS">RTE_CPUFLAG_DS</dfn>,                     <i class="doc">/**&lt; DS */</i></td></tr>
<tr><th id="66">66</th><td>	<dfn class="enum" id="RTE_CPUFLAG_ACPI" title='RTE_CPUFLAG_ACPI' data-ref="RTE_CPUFLAG_ACPI">RTE_CPUFLAG_ACPI</dfn>,                   <i class="doc">/**&lt; ACPI */</i></td></tr>
<tr><th id="67">67</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MMX" title='RTE_CPUFLAG_MMX' data-ref="RTE_CPUFLAG_MMX">RTE_CPUFLAG_MMX</dfn>,                    <i class="doc">/**&lt; MMX */</i></td></tr>
<tr><th id="68">68</th><td>	<dfn class="enum" id="RTE_CPUFLAG_FXSR" title='RTE_CPUFLAG_FXSR' data-ref="RTE_CPUFLAG_FXSR">RTE_CPUFLAG_FXSR</dfn>,                   <i class="doc">/**&lt; FXSR */</i></td></tr>
<tr><th id="69">69</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SSE" title='RTE_CPUFLAG_SSE' data-ref="RTE_CPUFLAG_SSE">RTE_CPUFLAG_SSE</dfn>,                    <i class="doc">/**&lt; SSE */</i></td></tr>
<tr><th id="70">70</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SSE2" title='RTE_CPUFLAG_SSE2' data-ref="RTE_CPUFLAG_SSE2">RTE_CPUFLAG_SSE2</dfn>,                   <i class="doc">/**&lt; SSE2 */</i></td></tr>
<tr><th id="71">71</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SS" title='RTE_CPUFLAG_SS' data-ref="RTE_CPUFLAG_SS">RTE_CPUFLAG_SS</dfn>,                     <i class="doc">/**&lt; SS */</i></td></tr>
<tr><th id="72">72</th><td>	<dfn class="enum" id="RTE_CPUFLAG_HTT" title='RTE_CPUFLAG_HTT' data-ref="RTE_CPUFLAG_HTT">RTE_CPUFLAG_HTT</dfn>,                    <i class="doc">/**&lt; HTT */</i></td></tr>
<tr><th id="73">73</th><td>	<dfn class="enum" id="RTE_CPUFLAG_TM" title='RTE_CPUFLAG_TM' data-ref="RTE_CPUFLAG_TM">RTE_CPUFLAG_TM</dfn>,                     <i class="doc">/**&lt; TM */</i></td></tr>
<tr><th id="74">74</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PBE" title='RTE_CPUFLAG_PBE' data-ref="RTE_CPUFLAG_PBE">RTE_CPUFLAG_PBE</dfn>,                    <i class="doc">/**&lt; PBE */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>	<i>/* (EAX 06h) EAX features */</i></td></tr>
<tr><th id="77">77</th><td>	<dfn class="enum" id="RTE_CPUFLAG_DIGTEMP" title='RTE_CPUFLAG_DIGTEMP' data-ref="RTE_CPUFLAG_DIGTEMP">RTE_CPUFLAG_DIGTEMP</dfn>,                <i class="doc">/**&lt; DIGTEMP */</i></td></tr>
<tr><th id="78">78</th><td>	<dfn class="enum" id="RTE_CPUFLAG_TRBOBST" title='RTE_CPUFLAG_TRBOBST' data-ref="RTE_CPUFLAG_TRBOBST">RTE_CPUFLAG_TRBOBST</dfn>,                <i class="doc">/**&lt; TRBOBST */</i></td></tr>
<tr><th id="79">79</th><td>	<dfn class="enum" id="RTE_CPUFLAG_ARAT" title='RTE_CPUFLAG_ARAT' data-ref="RTE_CPUFLAG_ARAT">RTE_CPUFLAG_ARAT</dfn>,                   <i class="doc">/**&lt; ARAT */</i></td></tr>
<tr><th id="80">80</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PLN" title='RTE_CPUFLAG_PLN' data-ref="RTE_CPUFLAG_PLN">RTE_CPUFLAG_PLN</dfn>,                    <i class="doc">/**&lt; PLN */</i></td></tr>
<tr><th id="81">81</th><td>	<dfn class="enum" id="RTE_CPUFLAG_ECMD" title='RTE_CPUFLAG_ECMD' data-ref="RTE_CPUFLAG_ECMD">RTE_CPUFLAG_ECMD</dfn>,                   <i class="doc">/**&lt; ECMD */</i></td></tr>
<tr><th id="82">82</th><td>	<dfn class="enum" id="RTE_CPUFLAG_PTM" title='RTE_CPUFLAG_PTM' data-ref="RTE_CPUFLAG_PTM">RTE_CPUFLAG_PTM</dfn>,                    <i class="doc">/**&lt; PTM */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>	<i>/* (EAX 06h) ECX features */</i></td></tr>
<tr><th id="85">85</th><td>	<dfn class="enum" id="RTE_CPUFLAG_MPERF_APERF_MSR" title='RTE_CPUFLAG_MPERF_APERF_MSR' data-ref="RTE_CPUFLAG_MPERF_APERF_MSR">RTE_CPUFLAG_MPERF_APERF_MSR</dfn>,        <i class="doc">/**&lt; MPERF_APERF_MSR */</i></td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="RTE_CPUFLAG_ACNT2" title='RTE_CPUFLAG_ACNT2' data-ref="RTE_CPUFLAG_ACNT2">RTE_CPUFLAG_ACNT2</dfn>,                  <i class="doc">/**&lt; ACNT2 */</i></td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="RTE_CPUFLAG_ENERGY_EFF" title='RTE_CPUFLAG_ENERGY_EFF' data-ref="RTE_CPUFLAG_ENERGY_EFF">RTE_CPUFLAG_ENERGY_EFF</dfn>,             <i class="doc">/**&lt; ENERGY_EFF */</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<i>/* (EAX 07h, ECX 0h) EBX features */</i></td></tr>
<tr><th id="90">90</th><td>	<dfn class="enum" id="RTE_CPUFLAG_FSGSBASE" title='RTE_CPUFLAG_FSGSBASE' data-ref="RTE_CPUFLAG_FSGSBASE">RTE_CPUFLAG_FSGSBASE</dfn>,               <i class="doc">/**&lt; FSGSBASE */</i></td></tr>
<tr><th id="91">91</th><td>	<dfn class="enum" id="RTE_CPUFLAG_BMI1" title='RTE_CPUFLAG_BMI1' data-ref="RTE_CPUFLAG_BMI1">RTE_CPUFLAG_BMI1</dfn>,                   <i class="doc">/**&lt; BMI1 */</i></td></tr>
<tr><th id="92">92</th><td>	<dfn class="enum" id="RTE_CPUFLAG_HLE" title='RTE_CPUFLAG_HLE' data-ref="RTE_CPUFLAG_HLE">RTE_CPUFLAG_HLE</dfn>,                    <i class="doc">/**&lt; Hardware Lock elision */</i></td></tr>
<tr><th id="93">93</th><td>	<dfn class="enum" id="RTE_CPUFLAG_AVX2" title='RTE_CPUFLAG_AVX2' data-ref="RTE_CPUFLAG_AVX2">RTE_CPUFLAG_AVX2</dfn>,                   <i class="doc">/**&lt; AVX2 */</i></td></tr>
<tr><th id="94">94</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SMEP" title='RTE_CPUFLAG_SMEP' data-ref="RTE_CPUFLAG_SMEP">RTE_CPUFLAG_SMEP</dfn>,                   <i class="doc">/**&lt; SMEP */</i></td></tr>
<tr><th id="95">95</th><td>	<dfn class="enum" id="RTE_CPUFLAG_BMI2" title='RTE_CPUFLAG_BMI2' data-ref="RTE_CPUFLAG_BMI2">RTE_CPUFLAG_BMI2</dfn>,                   <i class="doc">/**&lt; BMI2 */</i></td></tr>
<tr><th id="96">96</th><td>	<dfn class="enum" id="RTE_CPUFLAG_ERMS" title='RTE_CPUFLAG_ERMS' data-ref="RTE_CPUFLAG_ERMS">RTE_CPUFLAG_ERMS</dfn>,                   <i class="doc">/**&lt; ERMS */</i></td></tr>
<tr><th id="97">97</th><td>	<dfn class="enum" id="RTE_CPUFLAG_INVPCID" title='RTE_CPUFLAG_INVPCID' data-ref="RTE_CPUFLAG_INVPCID">RTE_CPUFLAG_INVPCID</dfn>,                <i class="doc">/**&lt; INVPCID */</i></td></tr>
<tr><th id="98">98</th><td>	<dfn class="enum" id="RTE_CPUFLAG_RTM" title='RTE_CPUFLAG_RTM' data-ref="RTE_CPUFLAG_RTM">RTE_CPUFLAG_RTM</dfn>,                    <i class="doc">/**&lt; Transactional memory */</i></td></tr>
<tr><th id="99">99</th><td>	<dfn class="enum" id="RTE_CPUFLAG_AVX512F" title='RTE_CPUFLAG_AVX512F' data-ref="RTE_CPUFLAG_AVX512F">RTE_CPUFLAG_AVX512F</dfn>,                <i class="doc">/**&lt; AVX512F */</i></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>	<i>/* (EAX 80000001h) ECX features */</i></td></tr>
<tr><th id="102">102</th><td>	<dfn class="enum" id="RTE_CPUFLAG_LAHF_SAHF" title='RTE_CPUFLAG_LAHF_SAHF' data-ref="RTE_CPUFLAG_LAHF_SAHF">RTE_CPUFLAG_LAHF_SAHF</dfn>,              <i class="doc">/**&lt; LAHF_SAHF */</i></td></tr>
<tr><th id="103">103</th><td>	<dfn class="enum" id="RTE_CPUFLAG_LZCNT" title='RTE_CPUFLAG_LZCNT' data-ref="RTE_CPUFLAG_LZCNT">RTE_CPUFLAG_LZCNT</dfn>,                  <i class="doc">/**&lt; LZCNT */</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>	<i>/* (EAX 80000001h) EDX features */</i></td></tr>
<tr><th id="106">106</th><td>	<dfn class="enum" id="RTE_CPUFLAG_SYSCALL" title='RTE_CPUFLAG_SYSCALL' data-ref="RTE_CPUFLAG_SYSCALL">RTE_CPUFLAG_SYSCALL</dfn>,                <i class="doc">/**&lt; SYSCALL */</i></td></tr>
<tr><th id="107">107</th><td>	<dfn class="enum" id="RTE_CPUFLAG_XD" title='RTE_CPUFLAG_XD' data-ref="RTE_CPUFLAG_XD">RTE_CPUFLAG_XD</dfn>,                     <i class="doc">/**&lt; XD */</i></td></tr>
<tr><th id="108">108</th><td>	<dfn class="enum" id="RTE_CPUFLAG_1GB_PG" title='RTE_CPUFLAG_1GB_PG' data-ref="RTE_CPUFLAG_1GB_PG">RTE_CPUFLAG_1GB_PG</dfn>,                 <i class="doc">/**&lt; 1GB_PG */</i></td></tr>
<tr><th id="109">109</th><td>	<dfn class="enum" id="RTE_CPUFLAG_RDTSCP" title='RTE_CPUFLAG_RDTSCP' data-ref="RTE_CPUFLAG_RDTSCP">RTE_CPUFLAG_RDTSCP</dfn>,                 <i class="doc">/**&lt; RDTSCP */</i></td></tr>
<tr><th id="110">110</th><td>	<dfn class="enum" id="RTE_CPUFLAG_EM64T" title='RTE_CPUFLAG_EM64T' data-ref="RTE_CPUFLAG_EM64T">RTE_CPUFLAG_EM64T</dfn>,                  <i class="doc">/**&lt; EM64T */</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>	<i>/* (EAX 80000007h) EDX features */</i></td></tr>
<tr><th id="113">113</th><td>	<dfn class="enum" id="RTE_CPUFLAG_INVTSC" title='RTE_CPUFLAG_INVTSC' data-ref="RTE_CPUFLAG_INVTSC">RTE_CPUFLAG_INVTSC</dfn>,                 <i class="doc">/**&lt; INVTSC */</i></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<i>/* The last item */</i></td></tr>
<tr><th id="116">116</th><td>	<dfn class="enum" id="RTE_CPUFLAG_NUMFLAGS" title='RTE_CPUFLAG_NUMFLAGS' data-ref="RTE_CPUFLAG_NUMFLAGS">RTE_CPUFLAG_NUMFLAGS</dfn>,               <i class="doc">/**&lt; This should always be the last! */</i></td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#include <a href="../../generic/rte_cpuflags.h.html">"generic/rte_cpuflags.h"</a></u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#<span data-ppcond="121">ifdef</span> <span class="macro" data-ref="_M/__cplusplus">__cplusplus</span></u></td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td><u>#<span data-ppcond="121">endif</span></u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="5">endif</span> /* _RTE_CPUFLAGS_X86_64_H_ */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../../app/pdump/main.c.html'>dpdk_1805/app/pdump/main.c</a><br/>Generated on <em>2018-Jul-30</em> from project dpdk_1805 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
