library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity [1] is
  port
  (
    clk  :  in std_logic;
    [2]
  );
end [1];

architecture rtl of [1] is
[3]

begin

[4]

end rtl;