; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_convolution_elu_mul_27(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %8 = shl i32 %7, 7, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = and i32 %9, 127, !dbg !12
  %11 = or disjoint i32 %8, %10, !dbg !13
  %12 = srem i32 %11, 128, !dbg !14
  %13 = sext i32 %11 to i64, !dbg !15
  %14 = getelementptr float, ptr addrspace(1) %0, i64 %13, !dbg !15
  %15 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %14, i1 true) #3, !dbg !16
  %16 = bitcast i32 %15 to float, !dbg !16
  %17 = sext i32 %12 to i64, !dbg !17
  %18 = getelementptr float, ptr addrspace(1) %1, i64 %17, !dbg !17
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %18, i1 true) #3, !dbg !18
  %20 = bitcast i32 %19 to float, !dbg !18
  %21 = getelementptr float, ptr addrspace(1) %2, i64 %17, !dbg !19
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !20
  %23 = bitcast i32 %22 to float, !dbg !20
  %24 = getelementptr float, ptr addrspace(1) %3, i64 %17, !dbg !21
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #3, !dbg !22
  %26 = bitcast i32 %25 to float, !dbg !22
  %27 = fadd float %16, %20, !dbg !23
  %28 = fmul float %27, %23, !dbg !24
  %29 = fadd float %28, %26, !dbg !25
  %30 = fmul float %29, 0x3FF7154760000000, !dbg !26
  %31 = tail call float @llvm.nvvm.round.f(float %30) #3, !dbg !26
  %32 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %.not.i = icmp eq i32 %32, 0, !dbg !26
  %33 = tail call float @llvm.nvvm.fabs.ftz.f(float %29) #3, !dbg !26
  %34 = tail call float @llvm.nvvm.fabs.f(float %29) #3, !dbg !26
  %.03.i = select i1 %.not.i, float %34, float %33, !dbg !26
  %35 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !26
  %t.0.i = select i1 %35, float 0.000000e+00, float %31, !dbg !26
  %36 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %37 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %38 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !26
  %j.0.i = select i1 %38, float 1.270000e+02, float %t.0.i, !dbg !26
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %40 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %41 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %42 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %43 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %.not8.i = icmp eq i32 %44, 0, !dbg !26
  br i1 %.not8.i, label %47, label %45, !dbg !26

45:                                               ; preds = %6
  %46 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !26
  br label %__nv_expm1f.exit, !dbg !26

47:                                               ; preds = %6
  %48 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !26
  br label %__nv_expm1f.exit, !dbg !26

__nv_expm1f.exit:                                 ; preds = %45, %47
  %.0.i = phi float [ %46, %45 ], [ %48, %47 ], !dbg !26
  %49 = fcmp ogt float %29, 0.000000e+00, !dbg !27
  %.not7.i = icmp eq i32 %43, 0, !dbg !26
  %.not6.i = icmp eq i32 %42, 0, !dbg !26
  %.not5.i = icmp eq i32 %41, 0, !dbg !26
  %.not4.i = icmp eq i32 %40, 0, !dbg !26
  %.not3.i = icmp eq i32 %39, 0, !dbg !26
  %.not2.i = icmp eq i32 %37, 0, !dbg !26
  %50 = fneg float %t.0.i, !dbg !26
  %.not1.i = icmp eq i32 %36, 0, !dbg !26
  %51 = tail call float @llvm.nvvm.fma.rn.f(float %50, float 0x3FE62E4000000000, float %29) #3, !dbg !26
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %50, float 0x3FE62E4000000000, float %29) #3, !dbg !26
  %.04.i = select i1 %.not1.i, float %51, float %52, !dbg !26
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %50, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !26
  %54 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %50, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !26
  %.05.i = select i1 %.not2.i, float %53, float %54, !dbg !26
  %55 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !26
  %56 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !26
  %.07.i = select i1 %.not3.i, float %55, float %56, !dbg !26
  %57 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !26
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !26
  %.08.i = select i1 %.not4.i, float %57, float %58, !dbg !26
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !26
  %60 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !26
  %.09.i = select i1 %.not5.i, float %59, float %60, !dbg !26
  %61 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !26
  %62 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !26
  %.06.i = select i1 %.not6.i, float %61, float %62, !dbg !26
  %63 = fmul float %.05.i, %.06.i, !dbg !26
  %64 = tail call float @llvm.nvvm.fma.rn.f(float %63, float %.05.i, float %.05.i) #3, !dbg !26
  %65 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %63, float %.05.i, float %.05.i) #3, !dbg !26
  %.01.i = select i1 %.not7.i, float %64, float %65, !dbg !26
  %66 = fadd float %.0.i, -1.000000e+00, !dbg !26
  %67 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !26
  %.not9.i = icmp eq i32 %67, 0, !dbg !26
  %68 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i, float %66) #3, !dbg !26
  %69 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i, float %66) #3, !dbg !26
  %.02.i = select i1 %.not9.i, float %69, float %68, !dbg !26
  %70 = fadd float %.02.i, %.02.i, !dbg !26
  %u.0.i = select i1 %38, float %70, float %.02.i, !dbg !26
  %71 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !26
  %u.1.i = select i1 %71, float 0x7FF0000000000000, float %u.0.i, !dbg !26
  %72 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !26
  %u.2.i = select i1 %72, float -1.000000e+00, float %u.1.i, !dbg !26
  %73 = fcmp oeq float %29, 0.000000e+00, !dbg !26
  %74 = fadd float %29, %29, !dbg !26
  %u.3.i = select i1 %73, float %74, float %u.2.i, !dbg !26
  %75 = select i1 %49, float %29, float %u.3.i, !dbg !28
  %76 = bitcast float %27 to i32, !dbg !29
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %76, ptr addrspace(1) %14, i1 true) #3, !dbg !29
  %77 = getelementptr float, ptr addrspace(1) %4, i64 %13, !dbg !30
  %78 = bitcast float %75 to i32, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %78, ptr addrspace(1) %77, i1 true) #3, !dbg !31
  ret void, !dbg !32
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpmutochyckmiiotg5bhml44taz7ctvh5sehklgt35nynogleiec.py", directory: "inductor_cache/pm")
!4 = !{ptr @triton_poi_fused_add_convolution_elu_mul_27, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_convolution_elu_mul_27, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_convolution_elu_mul_27", linkageName: "triton_poi_fused_add_convolution_elu_mul_27", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 19, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 26, column: 39, scope: !7)
!17 = !DILocation(line: 27, column: 30, scope: !7)
!18 = !DILocation(line: 27, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 30, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 30, column: 18, scope: !7)
!24 = !DILocation(line: 31, column: 18, scope: !7)
!25 = !DILocation(line: 32, column: 18, scope: !7)
!26 = !DILocation(line: 37, column: 28, scope: !7)
!27 = !DILocation(line: 34, column: 18, scope: !7)
!28 = !DILocation(line: 39, column: 34, scope: !7)
!29 = !DILocation(line: 40, column: 39, scope: !7)
!30 = !DILocation(line: 41, column: 25, scope: !7)
!31 = !DILocation(line: 41, column: 37, scope: !7)
!32 = !DILocation(line: 41, column: 4, scope: !7)
