<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='370' type='llvm::TargetLoweringBase::AtomicExpansionKind llvm::SITargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * ) const'/>
<inh f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='325' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10204' ll='10228' type='TargetLowering::AtomicExpansionKind llvm::SITargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * RMW) const'/>
