{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568820182981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568820182993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 10:23:02 2019 " "Processing started: Wed Sep 18 10:23:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568820182993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820182993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOAC_P5 -c LOAC_P5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOAC_P5 -c LOAC_P5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820182993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568820184063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568820184063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro3x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro3x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro3x3-Behavioral " "Found design unit 1: registro3x3-Behavioral" {  } { { "registro3x3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/registro3x3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201940 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro3x3 " "Found entity 1: registro3x3" {  } { { "registro3x3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/registro3x3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/incrementador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201942 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loac_p5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loac_p5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOAC_P5 " "Found entity 1: LOAC_P5" {  } { { "LOAC_P5.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201956 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/divisor_datos.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201972 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2X4X1-Behavioral " "Found design unit 1: mux2X4X1-Behavioral" {  } { { "mux2x4x1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2x4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201989 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2X4X1 " "Found entity 1: mux2X4X1" {  } { { "mux2x4x1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2x4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820201989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820201989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSalidas-Behavioral " "Found design unit 1: muxSalidas-Behavioral" {  } { { "muxSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/muxSalidas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820202005 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSalidas " "Found entity 1: muxSalidas" {  } { { "muxSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/muxSalidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820202005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820202022 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820202022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchSalidas-Behavioral " "Found design unit 1: switchSalidas-Behavioral" {  } { { "switchSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/switchSalidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820202022 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchSalidas " "Found entity 1: switchSalidas" {  } { { "switchSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/switchSalidas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568820202022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LOAC_P5 " "Elaborating entity \"LOAC_P5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568820202107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchSalidas switchSalidas:inst8 " "Elaborating entity \"switchSalidas\" for hierarchy \"switchSalidas:inst8\"" {  } { { "LOAC_P5.bdf" "inst8" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 480 776 992 592 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro3x3 registro3x3:inst1 " "Elaborating entity \"registro3x3\" for hierarchy \"registro3x3:inst1\"" {  } { { "LOAC_P5.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 136 432 664 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst7 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst7\"" {  } { { "LOAC_P5.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { -48 -136 64 32 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202124 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(21) " "VHDL Process Statement warning at sensa_boton.vhd(21): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/sensa_boton.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568820202124 "|LOAC_P5|sensa_boton:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst9 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst9\"" {  } { { "LOAC_P5.bdf" "inst9" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 168 136 312 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202136 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux2.vhd(13) " "VHDL Process Statement warning at mux2.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568820202138 "|LOAC_P5|mux2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux2.vhd(13) " "Inferred latch for \"salida\[0\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202138 "|LOAC_P5|mux2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux2.vhd(13) " "Inferred latch for \"salida\[1\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202138 "|LOAC_P5|mux2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux2.vhd(13) " "Inferred latch for \"salida\[2\]\" at mux2.vhd(13)" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202139 "|LOAC_P5|mux2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X4X1 mux2X4X1:inst3 " "Elaborating entity \"mux2X4X1\" for hierarchy \"mux2X4X1:inst3\"" {  } { { "LOAC_P5.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 8 1416 1592 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202140 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux2x4x1.vhd(15) " "VHDL Process Statement warning at mux2x4x1.vhd(15): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux2x4x1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2x4x1.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568820202142 "|LOAC_P5|mux2X4X1:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida mux2x4x1.vhd(15) " "Inferred latch for \"salida\" at mux2x4x1.vhd(15)" {  } { { "mux2x4x1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2x4x1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202142 "|LOAC_P5|mux2X4X1:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst5 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst5\"" {  } { { "LOAC_P5.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 136 1056 1264 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst10 " "Elaborating entity \"memory\" for hierarchy \"memory:inst10\"" {  } { { "LOAC_P5.bdf" "inst10" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 136 808 976 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202146 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(25) " "VHDL Process Statement warning at memory.vhd(25): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568820202146 "|LOAC_P5|memory:inst10"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[5..7\] memory.vhd(14) " "Using initial value X (don't care) for net \"internal_mem\[5..7\]\" at memory.vhd(14)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/memory.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820202146 "|LOAC_P5|memory:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst2 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst2\"" {  } { { "LOAC_P5.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 8 272 464 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSalidas muxSalidas:inst40 " "Elaborating entity \"muxSalidas\" for hierarchy \"muxSalidas:inst40\"" {  } { { "LOAC_P5.bdf" "inst40" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica5/LOAC_P5.bdf" { { 304 1448 1680 416 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820202156 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida muxSalidas.vhd(13) " "VHDL Process Statement warning at muxSalidas.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "muxSalidas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/muxSalidas.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568820202157 "|LOAC_P5|muxSalidas:inst40"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2X4X1:inst3\|salida " "LATCH primitive \"mux2X4X1:inst3\|salida\" is permanently enabled" {  } { { "mux2x4x1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica5/mux2x4x1.vhd" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1568820202373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568820202791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568820203344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568820203344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568820203391 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568820203391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568820203391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568820203391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568820203412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 10:23:23 2019 " "Processing ended: Wed Sep 18 10:23:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568820203412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568820203412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568820203412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568820203412 ""}
