

================================================================
== Vitis HLS Report for 'HLS_FIR'
================================================================
* Date:           Fri Oct 10 23:51:23 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLS_FIR_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      797|      797|  7.970 us|  7.970 us|  798|  798|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FIR_filter_392_s_fu_49  |FIR_filter_392_s  |      795|      795|  7.950 us|  7.950 us|  795|  795|       no|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        2|     1|     175|     306|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      38|    -|
|Register         |        -|     -|      20|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     1|     195|     346|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |          Instance          |      Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |grp_FIR_filter_392_s_fu_49  |FIR_filter_392_s  |        2|   1|  175|  306|    0|
    +----------------------------+------------------+---------+----+-----+-----+-----+
    |Total                       |                  |        2|   1|  175|  306|    0|
    +----------------------------+------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state3  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |input_r_TDATA_blk_n   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  38|          8|    3|          8|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |grp_FIR_filter_392_s_fu_49_ap_start_reg  |   1|   0|    1|          0|
    |test_reg_60                              |  16|   0|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  20|   0|   20|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       HLS_FIR|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       HLS_FIR|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 4 [1/1] (0.07ns)   --->   "%test = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [HLS_FIR.cpp:16->HLS_FIR.cpp:7]   --->   Operation 4 'read' 'test' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [2/2] (1.23ns)   --->   "%test2 = call i16 @FIR_filter<392>, i16 %test, i16 %H_filt_FIR, i14 %b_FIR" [HLS_FIR.cpp:17->HLS_FIR.cpp:7]   --->   Operation 5 'call' 'test2' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.45>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%test2 = call i16 @FIR_filter<392>, i16 %test, i16 %H_filt_FIR, i14 %b_FIR" [HLS_FIR.cpp:17->HLS_FIR.cpp:7]   --->   Operation 6 'call' 'test2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 7 [2/2] (0.45ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %test2" [HLS_FIR.cpp:18->HLS_FIR.cpp:7]   --->   Operation 7 'write' 'write_ln18' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 0.45>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS_FIR.cpp:3]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [HLS_FIR.cpp:3]   --->   Operation 9 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.45ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %test2" [HLS_FIR.cpp:18->HLS_FIR.cpp:7]   --->   Operation 14 'write' 'write_ln18' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln8 = ret" [HLS_FIR.cpp:8]   --->   Operation 15 'ret' 'ret_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ H_filt_FIR]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
test              (read         ) [ 0010]
test2             (call         ) [ 0001]
spectopmodule_ln3 (spectopmodule) [ 0000]
specinterface_ln3 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specbitsmap_ln0   (specbitsmap  ) [ 0000]
write_ln18        (write        ) [ 0000]
ret_ln8           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="H_filt_FIR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filt_FIR"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_FIR">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter<392>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="test_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="16" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_FIR_filter_392_s_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="0"/>
<pin id="52" dir="0" index="2" bw="16" slack="0"/>
<pin id="53" dir="0" index="3" bw="14" slack="0"/>
<pin id="54" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="test2/1 "/>
</bind>
</comp>

<comp id="60" class="1005" name="test_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="1"/>
<pin id="62" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="test "/>
</bind>
</comp>

<comp id="65" class="1005" name="test2_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="1"/>
<pin id="67" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="test2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="55"><net_src comp="49" pin="4"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="57"><net_src comp="36" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="49" pin=2"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="49" pin=3"/></net>

<net id="63"><net_src comp="36" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="64"><net_src comp="60" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="68"><net_src comp="49" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="69"><net_src comp="65" pin="1"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
	Port: H_filt_FIR | {1 2 }
 - Input state : 
	Port: HLS_FIR : input_r | {1 }
	Port: HLS_FIR : H_filt_FIR | {1 2 }
	Port: HLS_FIR : b_FIR | {1 2 }
  - Chain level:
	State 1
	State 2
		write_ln18 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   | grp_FIR_filter_392_s_fu_49 |    1    |  2.184  |   210   |   130   |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |       test_read_fu_36      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |       grp_write_fu_42      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    1    |  2.184  |   210   |   130   |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|H_filt_FIR|    1   |    0   |    0   |    0   |
|   b_FIR  |    1   |    0   |    0   |    -   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|test2_reg_65|   16   |
| test_reg_60|   16   |
+------------+--------+
|    Total   |   32   |
+------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------||---------|
|       grp_write_fu_42      |  p2  |   2  |  16  |   32   ||    0    ||    9    |
| grp_FIR_filter_392_s_fu_49 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|----------------------------|------|------|------|--------||---------||---------||---------|
|            Total           |      |      |      |   64   ||  0.854  ||    0    ||    18   |
|----------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    2   |   210  |   130  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |   18   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    3   |   242  |   148  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
