Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep  1 17:09:16 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_impl_1.twr lab1_impl_1.udb -gui -msgset C:/Users/sjampana/E155/lab1/promote.xml

-----------------------------------------
Design:          lab1_sj
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 72.7723%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
led[2]_i0/SR                            |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s[0]                                    |                     input
s[1]                                    |                     input
s[2]                                    |                     input
s[3]                                    |                     input
reset                                   |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_27__i24/D                        |    7.709 ns 
{counter_27__i23/SR   counter_27__i24/SR}|    7.906 ns 
counter_27__i23/D                        |    7.986 ns 
{counter_27__i1/SR   counter_27__i2/SR}  |    8.501 ns 
{counter_27__i3/SR   counter_27__i4/SR}  |    8.501 ns 
{counter_27__i5/SR   counter_27__i6/SR}  |    8.501 ns 
{counter_27__i7/SR   counter_27__i8/SR}  |    8.501 ns 
{counter_27__i9/SR   counter_27__i10/SR} |    8.501 ns 
{counter_27__i11/SR   counter_27__i12/SR}|    8.501 ns 
{counter_27__i13/SR   counter_27__i14/SR}|    8.501 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_27__i0/Q  (SLICE_R15C3A)
Path End         : counter_27__i24/D  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.709 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
clk                                                          NET DELAY               5.499                  5.499  15      
counter_27__i0/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_27__i0/CK->counter_27__i0/Q       SLICE_R15C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
counter[0]                                                   NET DELAY               2.022                  8.909  2       
counter_27_add_4_1/C1->counter_27_add_4_1/CO1
                                          SLICE_R15C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n336                                                         NET DELAY               0.000                  9.252  2       
counter_27_add_4_3/CI0->counter_27_add_4_3/CO0
                                          SLICE_R15C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n788                                                         NET DELAY               0.000                  9.529  2       
counter_27_add_4_3/CI1->counter_27_add_4_3/CO1
                                          SLICE_R15C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n338                                                         NET DELAY               0.000                  9.806  2       
counter_27_add_4_5/CI0->counter_27_add_4_5/CO0
                                          SLICE_R15C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n791                                                         NET DELAY               0.000                 10.083  2       
counter_27_add_4_5/CI1->counter_27_add_4_5/CO1
                                          SLICE_R15C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n340                                                         NET DELAY               0.000                 10.360  2       
counter_27_add_4_7/CI0->counter_27_add_4_7/CO0
                                          SLICE_R15C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n794                                                         NET DELAY               0.000                 10.637  2       
counter_27_add_4_7/CI1->counter_27_add_4_7/CO1
                                          SLICE_R15C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n342                                                         NET DELAY               0.555                 11.469  2       
counter_27_add_4_9/CI0->counter_27_add_4_9/CO0
                                          SLICE_R15C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n797                                                         NET DELAY               0.000                 11.746  2       
counter_27_add_4_9/CI1->counter_27_add_4_9/CO1
                                          SLICE_R15C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n344                                                         NET DELAY               0.000                 12.023  2       
counter_27_add_4_11/CI0->counter_27_add_4_11/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n800                                                         NET DELAY               0.000                 12.300  2       
counter_27_add_4_11/CI1->counter_27_add_4_11/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n346                                                         NET DELAY               0.000                 12.577  2       
counter_27_add_4_13/CI0->counter_27_add_4_13/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n803                                                         NET DELAY               0.000                 12.854  2       
counter_27_add_4_13/CI1->counter_27_add_4_13/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n348                                                         NET DELAY               0.000                 13.131  2       
counter_27_add_4_15/CI0->counter_27_add_4_15/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n806                                                         NET DELAY               0.000                 13.408  2       
counter_27_add_4_15/CI1->counter_27_add_4_15/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n350                                                         NET DELAY               0.555                 14.240  2       
counter_27_add_4_17/CI0->counter_27_add_4_17/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n809                                                         NET DELAY               0.000                 14.517  2       
counter_27_add_4_17/CI1->counter_27_add_4_17/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n352                                                         NET DELAY               0.000                 14.794  2       
counter_27_add_4_19/CI0->counter_27_add_4_19/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n812                                                         NET DELAY               0.000                 15.071  2       
counter_27_add_4_19/CI1->counter_27_add_4_19/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n354                                                         NET DELAY               0.000                 15.348  2       
counter_27_add_4_21/CI0->counter_27_add_4_21/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n815                                                         NET DELAY               0.000                 15.625  2       
counter_27_add_4_21/CI1->counter_27_add_4_21/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n356                                                         NET DELAY               0.000                 15.902  2       
counter_27_add_4_23/CI0->counter_27_add_4_23/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n818                                                         NET DELAY               0.000                 16.179  2       
counter_27_add_4_23/CI1->counter_27_add_4_23/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
n358                                                         NET DELAY               0.555                 17.011  2       
counter_27_add_4_25/CI0->counter_27_add_4_25/CO0
                                          SLICE_R15C6A       CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
n821                                                         NET DELAY               0.661                 17.949  2       
counter_27_add_4_25/D1->counter_27_add_4_25/S1
                                          SLICE_R15C6A       D1_TO_F1_DELAY          0.476                 18.425  1       
n105[24]                                                     NET DELAY               0.000                 18.425  1       
counter_27__i24/D                                            ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  15      
clk                                                          NET DELAY               5.499                 26.332  15      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.709  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i23/SR   counter_27__i24/SR}  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.906 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           3.331                 17.897  13      
{counter_27__i23/SR   counter_27__i24/SR}
                                                             ENDPOINT            0.000                 17.897  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.896)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    7.906  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i0/Q  (SLICE_R15C3A)
Path End         : counter_27__i23/D  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 7.986 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
clk                                                          NET DELAY               5.499                  5.499  15      
counter_27__i0/CK                                            CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
counter_27__i0/CK->counter_27__i0/Q       SLICE_R15C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
counter[0]                                                   NET DELAY               2.022                  8.909  2       
counter_27_add_4_1/C1->counter_27_add_4_1/CO1
                                          SLICE_R15C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
n336                                                         NET DELAY               0.000                  9.252  2       
counter_27_add_4_3/CI0->counter_27_add_4_3/CO0
                                          SLICE_R15C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n788                                                         NET DELAY               0.000                  9.529  2       
counter_27_add_4_3/CI1->counter_27_add_4_3/CO1
                                          SLICE_R15C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n338                                                         NET DELAY               0.000                  9.806  2       
counter_27_add_4_5/CI0->counter_27_add_4_5/CO0
                                          SLICE_R15C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n791                                                         NET DELAY               0.000                 10.083  2       
counter_27_add_4_5/CI1->counter_27_add_4_5/CO1
                                          SLICE_R15C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n340                                                         NET DELAY               0.000                 10.360  2       
counter_27_add_4_7/CI0->counter_27_add_4_7/CO0
                                          SLICE_R15C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n794                                                         NET DELAY               0.000                 10.637  2       
counter_27_add_4_7/CI1->counter_27_add_4_7/CO1
                                          SLICE_R15C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n342                                                         NET DELAY               0.555                 11.469  2       
counter_27_add_4_9/CI0->counter_27_add_4_9/CO0
                                          SLICE_R15C4A       CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n797                                                         NET DELAY               0.000                 11.746  2       
counter_27_add_4_9/CI1->counter_27_add_4_9/CO1
                                          SLICE_R15C4A       CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n344                                                         NET DELAY               0.000                 12.023  2       
counter_27_add_4_11/CI0->counter_27_add_4_11/CO0
                                          SLICE_R15C4B       CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n800                                                         NET DELAY               0.000                 12.300  2       
counter_27_add_4_11/CI1->counter_27_add_4_11/CO1
                                          SLICE_R15C4B       CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n346                                                         NET DELAY               0.000                 12.577  2       
counter_27_add_4_13/CI0->counter_27_add_4_13/CO0
                                          SLICE_R15C4C       CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n803                                                         NET DELAY               0.000                 12.854  2       
counter_27_add_4_13/CI1->counter_27_add_4_13/CO1
                                          SLICE_R15C4C       CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
n348                                                         NET DELAY               0.000                 13.131  2       
counter_27_add_4_15/CI0->counter_27_add_4_15/CO0
                                          SLICE_R15C4D       CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
n806                                                         NET DELAY               0.000                 13.408  2       
counter_27_add_4_15/CI1->counter_27_add_4_15/CO1
                                          SLICE_R15C4D       CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
n350                                                         NET DELAY               0.555                 14.240  2       
counter_27_add_4_17/CI0->counter_27_add_4_17/CO0
                                          SLICE_R15C5A       CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
n809                                                         NET DELAY               0.000                 14.517  2       
counter_27_add_4_17/CI1->counter_27_add_4_17/CO1
                                          SLICE_R15C5A       CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
n352                                                         NET DELAY               0.000                 14.794  2       
counter_27_add_4_19/CI0->counter_27_add_4_19/CO0
                                          SLICE_R15C5B       CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
n812                                                         NET DELAY               0.000                 15.071  2       
counter_27_add_4_19/CI1->counter_27_add_4_19/CO1
                                          SLICE_R15C5B       CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
n354                                                         NET DELAY               0.000                 15.348  2       
counter_27_add_4_21/CI0->counter_27_add_4_21/CO0
                                          SLICE_R15C5C       CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
n815                                                         NET DELAY               0.000                 15.625  2       
counter_27_add_4_21/CI1->counter_27_add_4_21/CO1
                                          SLICE_R15C5C       CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
n356                                                         NET DELAY               0.000                 15.902  2       
counter_27_add_4_23/CI0->counter_27_add_4_23/CO0
                                          SLICE_R15C5D       CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
n818                                                         NET DELAY               0.000                 16.179  2       
counter_27_add_4_23/CI1->counter_27_add_4_23/CO1
                                          SLICE_R15C5D       CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
n358                                                         NET DELAY               1.216                 17.672  2       
counter_27_add_4_25/D0->counter_27_add_4_25/S0
                                          SLICE_R15C6A       D0_TO_F0_DELAY          0.476                 18.148  1       
n105[23]                                                     NET DELAY               0.000                 18.148  1       
counter_27__i23/D                                            ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  15      
clk                                                          NET DELAY               5.499                 26.332  15      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        7.986  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i1/SR   counter_27__i2/SR}  (SLICE_R15C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i1/SR   counter_27__i2/SR}                      ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i1/CK   counter_27__i2/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i3/SR   counter_27__i4/SR}  (SLICE_R15C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i3/SR   counter_27__i4/SR}                      ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i5/SR   counter_27__i6/SR}  (SLICE_R15C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i5/SR   counter_27__i6/SR}                      ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i5/CK   counter_27__i6/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i7/SR   counter_27__i8/SR}  (SLICE_R15C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i7/SR   counter_27__i8/SR}                      ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i7/CK   counter_27__i8/CK}                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i9/SR   counter_27__i10/SR}  (SLICE_R15C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i9/SR   counter_27__i10/SR}                     ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i9/CK   counter_27__i10/CK}                     CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i11/SR   counter_27__i12/SR}  (SLICE_R15C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i11/SR   counter_27__i12/SR}
                                                             ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i11/CK   counter_27__i12/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i4/Q  (SLICE_R15C3C)
Path End         : {counter_27__i13/SR   counter_27__i14/SR}  (SLICE_R15C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 5
Delay Ratio      : 72.6% (route), 27.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.501 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
clk                                                          NET DELAY           5.499                  5.499  15      
{counter_27__i3/CK   counter_27__i4/CK}                      CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
counter_27__i4/CK->counter_27__i4/Q       SLICE_R15C3C       CLK_TO_Q1_DELAY     1.388                  6.887  2       
counter[4]                                                   NET DELAY           2.736                  9.623  2       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C5C       A1_TO_F1_DELAY      0.449                 10.072  1       
n27                                                          NET DELAY           2.485                 12.557  1       
i1_4_lut/A->i1_4_lut/Z                    SLICE_R16C4B       B0_TO_F0_DELAY      0.476                 13.033  1       
n10                                                          NET DELAY           0.304                 13.337  1       
i8_4_lut/D->i8_4_lut/Z                    SLICE_R16C4B       C1_TO_F1_DELAY      0.476                 13.813  2       
n280                                                         NET DELAY           0.304                 14.117  2       
i395_2_lut/A->i395_2_lut/Z                SLICE_R16C4C       C0_TO_F0_DELAY      0.449                 14.566  13      
n189                                                         NET DELAY           2.736                 17.302  13      
{counter_27__i13/SR   counter_27__i14/SR}
                                                             ENDPOINT            0.000                 17.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  15      
clk                                                          NET DELAY           5.499                 26.332  15      
{counter_27__i13/CK   counter_27__i14/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.529)                 25.803  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          25.803  
Arrival Time                                                                                        -(17.301)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    8.501  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_27__i19/D                        |    1.913 ns 
counter_27__i20/D                        |    1.913 ns 
counter_27__i21/D                        |    1.913 ns 
counter_27__i22/D                        |    1.913 ns 
counter_27__i23/D                        |    1.913 ns 
counter_27__i24/D                        |    1.913 ns 
counter_27__i11/D                        |    1.913 ns 
counter_27__i12/D                        |    1.913 ns 
counter_27__i13/D                        |    1.913 ns 
counter_27__i14/D                        |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_27__i19/Q  (SLICE_R15C5C)
Path End         : counter_27__i19/D  (SLICE_R15C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i19/CK   counter_27__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i19/CK->counter_27__i19/Q     SLICE_R15C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[19]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_21/C0->counter_27_add_4_21/S0
                                          SLICE_R15C5C       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[19]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i19/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i19/CK   counter_27__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i20/Q  (SLICE_R15C5C)
Path End         : counter_27__i20/D  (SLICE_R15C5C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i19/CK   counter_27__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i20/CK->counter_27__i20/Q     SLICE_R15C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[20]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_21/C1->counter_27_add_4_21/S1
                                          SLICE_R15C5C       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[20]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i20/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i19/CK   counter_27__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i21/Q  (SLICE_R15C5D)
Path End         : counter_27__i21/D  (SLICE_R15C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i21/CK   counter_27__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i21/CK->counter_27__i21/Q     SLICE_R15C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[21]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_23/C0->counter_27_add_4_23/S0
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[21]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i21/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i21/CK   counter_27__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i22/Q  (SLICE_R15C5D)
Path End         : counter_27__i22/D  (SLICE_R15C5D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i21/CK   counter_27__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i22/CK->counter_27__i22/Q     SLICE_R15C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[22]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_23/C1->counter_27_add_4_23/S1
                                          SLICE_R15C5D       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[22]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i22/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i21/CK   counter_27__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i23/Q  (SLICE_R15C6A)
Path End         : counter_27__i23/D  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i23/CK->counter_27__i23/Q     SLICE_R15C6A       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[23]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_25/C0->counter_27_add_4_25/S0
                                          SLICE_R15C6A       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[23]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i23/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i24/Q  (SLICE_R15C6A)
Path End         : counter_27__i24/D  (SLICE_R15C6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i24/CK->counter_27__i24/Q     SLICE_R15C6A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[24]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_25/C1->counter_27_add_4_25/S1
                                          SLICE_R15C6A       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[24]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i24/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i23/CK   counter_27__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i11/Q  (SLICE_R15C4C)
Path End         : counter_27__i11/D  (SLICE_R15C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i11/CK   counter_27__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i11/CK->counter_27__i11/Q     SLICE_R15C4C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[11]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_13/C0->counter_27_add_4_13/S0
                                          SLICE_R15C4C       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[11]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i11/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i11/CK   counter_27__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i12/Q  (SLICE_R15C4C)
Path End         : counter_27__i12/D  (SLICE_R15C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i11/CK   counter_27__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i12/CK->counter_27__i12/Q     SLICE_R15C4C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[12]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_13/C1->counter_27_add_4_13/S1
                                          SLICE_R15C4C       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[12]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i12/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i11/CK   counter_27__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i13/Q  (SLICE_R15C4D)
Path End         : counter_27__i13/D  (SLICE_R15C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i13/CK   counter_27__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i13/CK->counter_27__i13/Q     SLICE_R15C4D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
counter[13]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_15/C0->counter_27_add_4_15/S0
                                          SLICE_R15C4D       C0_TO_F0_DELAY   0.252                  4.997  1       
n105[13]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i13/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i13/CK   counter_27__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_27__i14/Q  (SLICE_R15C4D)
Path End         : counter_27__i14/D  (SLICE_R15C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i13/CK   counter_27__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
counter_27__i14/CK->counter_27__i14/Q     SLICE_R15C4D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
counter[14]                                                  NET DELAY        0.882                  4.745  2       
counter_27_add_4_15/C1->counter_27_add_4_15/S1
                                          SLICE_R15C4D       C1_TO_F1_DELAY   0.252                  4.997  1       
n105[14]                                                     NET DELAY        0.000                  4.997  1       
counter_27__i14/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
clk                                                          NET DELAY        3.084                  3.084  16      
{counter_27__i13/CK   counter_27__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



