NoC-based fault-tolerant cache design in chip multiprocessors