// Seed: 3114055730
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  wire id_4, id_5;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    input supply0 id_7,
    input tri id_8
    , id_18,
    output uwire id_9,
    output tri0 id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    input wire id_14,
    input wor id_15,
    inout tri0 id_16
);
  assign id_12 = 1;
  xor primCall (id_16, id_2, id_11, id_15, id_8, id_14, id_0, id_13, id_18, id_5, id_7, id_3);
  module_0 modCall_1 (
      id_4,
      id_16
  );
endmodule
