Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 00:35:23 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
SYNTH-16   Warning           Address collision                                                                                      2           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.356        0.000                      0                12666        0.032        0.000                      0                12666        0.264        0.000                       0                  4833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.642        0.000                      0                    7        0.245        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.356        0.000                      0                12645        0.032        0.000                      0                12645       15.417        0.000                       0                  4728  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.236        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.518ns (48.584%)  route 0.548ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    8.081ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.570     8.081    soc_crg_clkin
    SLICE_X78Y110        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDCE (Prop_fdce_C_Q)         0.518     8.599 r  FDCE/Q
                         net (fo=1, routed)           0.548     9.147    soc_builder_basesoc_reset0
    SLICE_X77Y110        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.679    17.891    
                         clock uncertainty           -0.035    17.856    
    SLICE_X77Y110        FDCE (Setup_fdce_C_D)       -0.067    17.789    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.789    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.831%)  route 0.661ns (59.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.944ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.433     7.944    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDCE (Prop_fdce_C_Q)         0.456     8.400 r  FDCE_2/Q
                         net (fo=1, routed)           0.661     9.061    soc_builder_basesoc_reset2
    SLICE_X77Y110        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.732    17.944    
                         clock uncertainty           -0.035    17.909    
    SLICE_X77Y110        FDCE (Setup_fdce_C_D)       -0.061    17.848    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.944ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.433     7.944    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDCE (Prop_fdce_C_Q)         0.518     8.462 r  FDCE_6/Q
                         net (fo=1, routed)           0.610     9.072    soc_builder_basesoc_reset6
    SLICE_X76Y110        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.732    17.944    
                         clock uncertainty           -0.035    17.909    
    SLICE_X76Y110        FDCE (Setup_fdce_C_D)       -0.028    17.881    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.881    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.656%)  route 0.613ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.944ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.433     7.944    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDCE (Prop_fdce_C_Q)         0.456     8.400 r  FDCE_1/Q
                         net (fo=1, routed)           0.613     9.013    soc_builder_basesoc_reset1
    SLICE_X77Y110        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.732    17.944    
                         clock uncertainty           -0.035    17.909    
    SLICE_X77Y110        FDCE (Setup_fdce_C_D)       -0.081    17.828    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.944ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.433     7.944    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDCE (Prop_fdce_C_Q)         0.518     8.462 r  FDCE_4/Q
                         net (fo=1, routed)           0.520     8.982    soc_builder_basesoc_reset4
    SLICE_X76Y110        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.732    17.944    
                         clock uncertainty           -0.035    17.909    
    SLICE_X76Y110        FDCE (Setup_fdce_C_D)       -0.045    17.864    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.864    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.944ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.433     7.944    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDCE (Prop_fdce_C_Q)         0.456     8.400 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     8.969    soc_builder_basesoc_reset3
    SLICE_X76Y110        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.710    17.922    
                         clock uncertainty           -0.035    17.887    
    SLICE_X76Y110        FDCE (Setup_fdce_C_D)       -0.031    17.856    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.856    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.212ns = ( 17.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.944ns
    Clock Pessimism Removal (CPR):    0.732ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           2.433     7.944    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDCE (Prop_fdce_C_Q)         0.518     8.462 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     8.981    soc_builder_basesoc_reset5
    SLICE_X76Y110        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    15.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    15.154 r  clk100_inst/O
                         net (fo=9, routed)           2.058    17.212    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.732    17.944    
                         clock uncertainty           -0.035    17.909    
    SLICE_X76Y110        FDCE (Setup_fdce_C_D)       -0.028    17.881    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.881    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.995     2.586    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDCE (Prop_fdce_C_Q)         0.141     2.727 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.903    soc_builder_basesoc_reset3
    SLICE_X76Y110        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.690     2.599    
    SLICE_X76Y110        FDCE (Hold_fdce_C_D)         0.059     2.658    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.995     2.586    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDCE (Prop_fdce_C_Q)         0.164     2.750 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.920    soc_builder_basesoc_reset5
    SLICE_X76Y110        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.703     2.586    
    SLICE_X76Y110        FDCE (Hold_fdce_C_D)         0.063     2.649    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.995     2.586    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDCE (Prop_fdce_C_Q)         0.141     2.727 r  FDCE_1/Q
                         net (fo=1, routed)           0.201     2.928    soc_builder_basesoc_reset1
    SLICE_X77Y110        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.703     2.586    
    SLICE_X77Y110        FDCE (Hold_fdce_C_D)         0.066     2.652    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.995     2.586    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDCE (Prop_fdce_C_Q)         0.164     2.750 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     2.920    soc_builder_basesoc_reset4
    SLICE_X76Y110        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.703     2.586    
    SLICE_X76Y110        FDCE (Hold_fdce_C_D)         0.052     2.638    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.995     2.586    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDCE (Prop_fdce_C_Q)         0.164     2.750 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     2.951    soc_builder_basesoc_reset6
    SLICE_X76Y110        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X76Y110        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.703     2.586    
    SLICE_X76Y110        FDCE (Hold_fdce_C_D)         0.063     2.649    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.784%)  route 0.194ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           1.048     2.638    soc_crg_clkin
    SLICE_X78Y110        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDCE (Prop_fdce_C_Q)         0.164     2.802 r  FDCE/Q
                         net (fo=1, routed)           0.194     2.996    soc_builder_basesoc_reset0
    SLICE_X77Y110        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.680     2.609    
    SLICE_X77Y110        FDCE (Hold_fdce_C_D)         0.070     2.679    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.266%)  route 0.248ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.995     2.586    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDCE (Prop_fdce_C_Q)         0.141     2.727 r  FDCE_2/Q
                         net (fo=1, routed)           0.248     2.975    soc_builder_basesoc_reset2
    SLICE_X77Y110        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.163     3.289    soc_crg_clkin
    SLICE_X77Y110        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.703     2.586    
    SLICE_X77Y110        FDCE (Hold_fdce_C_D)         0.070     2.656    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.656    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X78Y110   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X77Y110   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X77Y110   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X77Y110   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y110   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y110   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y110   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X76Y110   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X78Y110   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X78Y110   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X78Y110   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X78Y110   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X77Y110   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.885ns  (logic 19.394ns (58.976%)  route 13.491ns (41.024%))
  Logic Levels:           53  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.347ns = ( 43.680 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.168    43.544    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X68Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.668 r  Cfu/CONV_1D/QUANT/ret[0]_i_2/O
                         net (fo=1, routed)           0.294    43.962    VexRiscv/ret_reg[0]
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    44.086 r  VexRiscv/CONV_1D/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    44.086    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X69Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.497    43.680    Cfu/CONV_1D/out
    SLICE_X69Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.812    44.493    
                         clock uncertainty           -0.080    44.413    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.029    44.442    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.442    
                         arrival time                         -44.086    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.759ns  (logic 19.270ns (58.823%)  route 13.489ns (41.177%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.342ns = ( 43.675 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.460    43.836    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X67Y75         LUT6 (Prop_lut6_I2_O)        0.124    43.960 r  Cfu/CONV_1D/QUANT/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    43.960    Cfu/CONV_1D/QUANT_n_26
    SLICE_X67Y75         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.492    43.675    Cfu/CONV_1D/out
    SLICE_X67Y75         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.812    44.488    
                         clock uncertainty           -0.080    44.408    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)        0.029    44.437    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         44.437    
                         arrival time                         -43.960    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.487ns  (logic 19.270ns (59.316%)  route 13.217ns (40.684%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.345ns = ( 43.678 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.188    43.564    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.124    43.688 r  Cfu/CONV_1D/QUANT/ret[2]_i_1/O
                         net (fo=1, routed)           0.000    43.688    Cfu/CONV_1D/QUANT_n_30
    SLICE_X64Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.495    43.678    Cfu/CONV_1D/out
    SLICE_X64Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[2]/C
                         clock pessimism              0.812    44.491    
                         clock uncertainty           -0.080    44.411    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.029    44.440    Cfu/CONV_1D/ret_reg[2]
  -------------------------------------------------------------------
                         required time                         44.440    
                         arrival time                         -43.688    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.520ns  (logic 19.270ns (59.255%)  route 13.250ns (40.745%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.344ns = ( 43.677 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.221    43.598    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X62Y77         LUT6 (Prop_lut6_I2_O)        0.124    43.722 r  Cfu/CONV_1D/QUANT/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    43.722    Cfu/CONV_1D/QUANT_n_25
    SLICE_X62Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.494    43.677    Cfu/CONV_1D/out
    SLICE_X62Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C
                         clock pessimism              0.812    44.490    
                         clock uncertainty           -0.080    44.410    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)        0.079    44.489    Cfu/CONV_1D/ret_reg[7]
  -------------------------------------------------------------------
                         required time                         44.489    
                         arrival time                         -43.722    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.464ns  (logic 19.270ns (59.358%)  route 13.194ns (40.642%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.342ns = ( 43.675 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.165    43.541    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124    43.665 r  Cfu/CONV_1D/QUANT/ret[3]_i_1/O
                         net (fo=1, routed)           0.000    43.665    Cfu/CONV_1D/QUANT_n_29
    SLICE_X65Y75         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.492    43.675    Cfu/CONV_1D/out
    SLICE_X65Y75         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/C
                         clock pessimism              0.812    44.488    
                         clock uncertainty           -0.080    44.408    
    SLICE_X65Y75         FDRE (Setup_fdre_C_D)        0.029    44.437    Cfu/CONV_1D/ret_reg[3]
  -------------------------------------------------------------------
                         required time                         44.437    
                         arrival time                         -43.665    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.477ns  (logic 19.270ns (59.334%)  route 13.207ns (40.666%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.341ns = ( 43.674 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.178    43.554    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    43.678 r  Cfu/CONV_1D/QUANT/ret[4]_i_1/O
                         net (fo=1, routed)           0.000    43.678    Cfu/CONV_1D/QUANT_n_28
    SLICE_X62Y75         FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.491    43.674    Cfu/CONV_1D/out
    SLICE_X62Y75         FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/C
                         clock pessimism              0.812    44.487    
                         clock uncertainty           -0.080    44.407    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)        0.077    44.484    Cfu/CONV_1D/ret_reg[4]
  -------------------------------------------------------------------
                         required time                         44.484    
                         arrival time                         -43.678    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.474ns  (logic 19.270ns (59.340%)  route 13.204ns (40.660%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.343ns = ( 43.676 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.175    43.551    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X62Y76         LUT6 (Prop_lut6_I2_O)        0.124    43.675 r  Cfu/CONV_1D/QUANT/ret[1]_i_1/O
                         net (fo=1, routed)           0.000    43.675    Cfu/CONV_1D/QUANT_n_31
    SLICE_X62Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.493    43.676    Cfu/CONV_1D/out
    SLICE_X62Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C
                         clock pessimism              0.812    44.489    
                         clock uncertainty           -0.080    44.409    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)        0.077    44.486    Cfu/CONV_1D/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         44.486    
                         arrival time                         -43.675    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.430ns  (logic 19.270ns (59.421%)  route 13.160ns (40.579%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.346ns = ( 43.679 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.131    43.507    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X62Y78         LUT6 (Prop_lut6_I2_O)        0.124    43.631 r  Cfu/CONV_1D/QUANT/ret[21]_i_1/O
                         net (fo=1, routed)           0.000    43.631    Cfu/CONV_1D/QUANT_n_11
    SLICE_X62Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.496    43.679    Cfu/CONV_1D/out
    SLICE_X62Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C
                         clock pessimism              0.812    44.492    
                         clock uncertainty           -0.080    44.412    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.079    44.491    Cfu/CONV_1D/ret_reg[21]
  -------------------------------------------------------------------
                         required time                         44.491    
                         arrival time                         -43.631    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.361ns  (logic 19.270ns (59.547%)  route 13.091ns (40.453%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.348ns = ( 43.681 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.062    43.438    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X67Y80         LUT6 (Prop_lut6_I2_O)        0.124    43.562 r  Cfu/CONV_1D/QUANT/ret[30]_i_1/O
                         net (fo=1, routed)           0.000    43.562    Cfu/CONV_1D/QUANT_n_2
    SLICE_X67Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.498    43.681    Cfu/CONV_1D/out
    SLICE_X67Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/C
                         clock pessimism              0.812    44.494    
                         clock uncertainty           -0.080    44.414    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.031    44.445    Cfu/CONV_1D/ret_reg[30]
  -------------------------------------------------------------------
                         required time                         44.445    
                         arrival time                         -43.562    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.340ns  (logic 19.270ns (59.586%)  route 13.070ns (40.414%))
  Logic Levels:           52  (CARRY4=35 DSP48E1=3 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.345ns = ( 43.678 - 33.333 ) 
    Source Clock Delay      (SCD):    11.201ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.619    11.201    Cfu/CONV_1D/out
    SLICE_X56Y63         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    11.719 f  Cfu/CONV_1D/output_shift_reg[27]/Q
                         net (fo=4, routed)           1.028    12.747    Cfu/CONV_1D/QUANT/op1_i_22_0[27]
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.124    12.871 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.638    13.509    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.633 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.573    14.206    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.330 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.779    15.110    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X56Y69         LUT5 (Prop_lut5_I1_O)        0.150    15.260 f  Cfu/CONV_1D/QUANT/op1__3_i_18/O
                         net (fo=8, routed)           0.914    16.174    Cfu/CONV_1D/QUANT/op1__3_i_18_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.354    16.528 r  Cfu/CONV_1D/QUANT/op1__3_i_9/O
                         net (fo=2, routed)           0.538    17.066    Cfu/CONV_1D/QUANT/op1__3_i_9_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.055    21.121 r  Cfu/CONV_1D/QUANT/op1__3/PCOUT[47]
                         net (fo=1, routed)           0.056    21.177    Cfu/CONV_1D/QUANT/op1__3_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.890 r  Cfu/CONV_1D/QUANT/op1__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.892    Cfu/CONV_1D/QUANT/op1__4_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    24.410 r  Cfu/CONV_1D/QUANT/op1__5/P[17]
                         net (fo=2, routed)           1.326    25.736    Cfu/CONV_1D/QUANT/p_2_in[34]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124    25.860 r  Cfu/CONV_1D/QUANT/op1__1_carry_i_3/O
                         net (fo=1, routed)           0.000    25.860    Cfu/CONV_1D/QUANT/op1__1_carry_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.410 r  Cfu/CONV_1D/QUANT/op1__1_carry/CO[3]
                         net (fo=1, routed)           0.000    26.410    Cfu/CONV_1D/QUANT/op1__1_carry_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.524 r  Cfu/CONV_1D/QUANT/op1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.524    Cfu/CONV_1D/QUANT/op1__1_carry__0_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.638 r  Cfu/CONV_1D/QUANT/op1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.638    Cfu/CONV_1D/QUANT/op1__1_carry__1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.752 r  Cfu/CONV_1D/QUANT/op1__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.752    Cfu/CONV_1D/QUANT/op1__1_carry__2_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.866 r  Cfu/CONV_1D/QUANT/op1__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.866    Cfu/CONV_1D/QUANT/op1__1_carry__3_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.980 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.980    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.314 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[1]
                         net (fo=3, routed)           1.110    28.424    Cfu/CONV_1D/QUANT/a[26]
    SLICE_X61Y65         LUT4 (Prop_lut4_I2_O)        0.303    28.727 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.727    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.128 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    29.128    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.285 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.725    30.010    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.329    30.339 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    30.339    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.889 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.889    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.003 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.003    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.117 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    31.117    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.231 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.231    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.345 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    31.345    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.459 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.459    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.573 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.573    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.886 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.606    32.492    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X60Y73         LUT2 (Prop_lut2_I1_O)        0.306    32.798 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.798    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.311 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.311    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.428 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.009    33.437    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.554 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.554    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_i_1_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.671 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.671    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_i_1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.788 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.788    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_i_1_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.905 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.905    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_i_1_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.228 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_1/O[1]
                         net (fo=2, routed)           0.840    35.068    Cfu/CONV_1D/QUANT/RDBP/threshold__0[25]
    SLICE_X61Y81         LUT3 (Prop_lut3_I0_O)        0.306    35.374 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4/O
                         net (fo=1, routed)           0.000    35.374    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_i_4_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.924 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.924    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           1.305    37.343    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.124    37.467 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    37.467    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X69Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.999 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.999    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.113 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.113    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X69Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.227 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.227    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X69Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.341 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.341    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.455 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.464    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.798 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__4_i_1/O[1]
                         net (fo=2, routed)           0.663    39.460    Cfu/CONV_1D/QUANT/RDBP_ret[21]
    SLICE_X66Y75         LUT2 (Prop_lut2_I0_O)        0.303    39.763 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4/O
                         net (fo=1, routed)           0.000    39.763    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_i_4_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.296 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.296    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.611 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/O[3]
                         net (fo=5, routed)           0.908    41.519    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[27]
    SLICE_X63Y79         LUT4 (Prop_lut4_I1_O)        0.307    41.826 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    41.826    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_7_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.376 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.041    43.417    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.124    43.541 r  Cfu/CONV_1D/QUANT/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    43.541    Cfu/CONV_1D/QUANT_n_27
    SLICE_X64Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    38.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    38.487 r  clk100_inst/O
                         net (fo=9, routed)           1.604    40.091    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.174 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.092    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.183 r  BUFG/O
                         net (fo=4733, routed)        1.495    43.678    Cfu/CONV_1D/out
    SLICE_X64Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.812    44.491    
                         clock uncertainty           -0.080    44.411    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    44.442    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.442    
                         arrival time                         -43.541    
  -------------------------------------------------------------------
                         slack                                  0.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 soc_basesoc_tx_phase_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_tx_phase_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.565     3.724    sys_clk
    SLICE_X60Y99         FDSE                                         r  soc_basesoc_tx_phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     3.888 r  soc_basesoc_tx_phase_reg[1]/Q
                         net (fo=2, routed)           0.067     3.955    soc_basesoc_tx_phase[1]
    SLICE_X60Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     4.105 r  soc_basesoc_tx_phase_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.106    soc_basesoc_tx_phase_reg[3]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     4.159 r  soc_basesoc_tx_phase_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.159    soc_basesoc_tx_phase0[4]
    SLICE_X60Y100        FDRE                                         r  soc_basesoc_tx_phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.833     4.711    sys_clk
    SLICE_X60Y100        FDRE                                         r  soc_basesoc_tx_phase_reg[4]/C
                         clock pessimism             -0.718     3.993    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     4.127    soc_basesoc_tx_phase_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 soc_basesoc_timer_reload_storage_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_timer_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.140%)  route 0.209ns (52.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.596     3.755    sys_clk
    SLICE_X75Y99         FDRE                                         r  soc_basesoc_timer_reload_storage_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     3.896 r  soc_basesoc_timer_reload_storage_reg[11]/Q
                         net (fo=2, routed)           0.209     4.105    soc_basesoc_timer_reload_storage[11]
    SLICE_X75Y100        LUT5 (Prop_lut5_I0_O)        0.045     4.150 r  soc_basesoc_timer_value[11]_i_1/O
                         net (fo=1, routed)           0.000     4.150    soc_basesoc_timer_value[11]_i_1_n_0
    SLICE_X75Y100        FDRE                                         r  soc_basesoc_timer_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.867     4.744    sys_clk
    SLICE_X75Y100        FDRE                                         r  soc_basesoc_timer_value_reg[11]/C
                         clock pessimism             -0.718     4.026    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.091     4.117    soc_basesoc_timer_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.117    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.712%)  route 0.368ns (72.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    3.759ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.599     3.759    VexRiscv/out
    SLICE_X81Y101        FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDSE (Prop_fdse_C_Q)         0.141     3.900 r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]/Q
                         net (fo=3, routed)           0.368     4.267    VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext[4]
    RAMB36_X3Y18         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.914     4.792    VexRiscv/IBusCachedPlugin_cache/out
    RAMB36_X3Y18         RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
                         clock pessimism             -0.718     4.074    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     4.229    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 soc_basesoc_tx_phase_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_tx_phase_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.380ns (84.879%)  route 0.068ns (15.121%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.565     3.724    sys_clk
    SLICE_X60Y99         FDSE                                         r  soc_basesoc_tx_phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     3.888 r  soc_basesoc_tx_phase_reg[1]/Q
                         net (fo=2, routed)           0.067     3.955    soc_basesoc_tx_phase[1]
    SLICE_X60Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     4.105 r  soc_basesoc_tx_phase_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.106    soc_basesoc_tx_phase_reg[3]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     4.172 r  soc_basesoc_tx_phase_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.172    soc_basesoc_tx_phase0[6]
    SLICE_X60Y100        FDRE                                         r  soc_basesoc_tx_phase_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.833     4.711    sys_clk
    SLICE_X60Y100        FDRE                                         r  soc_basesoc_tx_phase_reg[6]/C
                         clock pessimism             -0.718     3.993    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     4.127    soc_basesoc_tx_phase_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/CsrPlugin_mtval_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.750%)  route 0.180ns (44.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.563     3.722    VexRiscv/out
    SLICE_X57Y96         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.128     3.850 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]/Q
                         net (fo=1, routed)           0.180     4.031    VexRiscv/dataCache_1/CsrPlugin_mtval_reg[31][17]
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.099     4.130 r  VexRiscv/dataCache_1/CsrPlugin_mtval[17]_i_1/O
                         net (fo=1, routed)           0.000     4.130    VexRiscv/dataCache_1_n_93
    SLICE_X51Y96         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.833     4.710    VexRiscv/out
    SLICE_X51Y96         FDRE                                         r  VexRiscv/CsrPlugin_mtval_reg[17]/C
                         clock pessimism             -0.723     3.987    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     4.079    VexRiscv/CsrPlugin_mtval_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.589     3.748    VexRiscv/dataCache_1/out
    SLICE_X73Y86         FDRE                                         r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y86         FDRE (Prop_fdre_C_Q)         0.141     3.889 r  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[15]/Q
                         net (fo=3, routed)           0.122     4.012    VexRiscv/dataCache_1/dataCache_1_io_mem_cmd_payload_address[13]
    RAMB18_X2Y34         RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_tags_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.902     4.780    VexRiscv/dataCache_1/out
    RAMB18_X2Y34         RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
                         clock pessimism             -0.974     3.806    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     3.961    VexRiscv/dataCache_1/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         -3.961    
                         arrival time                           4.012    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_builder_basesoc_dat_w_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_scratch_storage_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.979%)  route 0.227ns (58.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    3.757ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.757    sys_clk
    SLICE_X78Y95         FDRE                                         r  soc_builder_basesoc_dat_w_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.164     3.921 r  soc_builder_basesoc_dat_w_reg[30]/Q
                         net (fo=7, routed)           0.227     4.148    soc_builder_basesoc_dat_w_reg_n_0_[30]
    SLICE_X78Y102        FDRE                                         r  soc_basesoc_scratch_storage_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.868     4.746    sys_clk
    SLICE_X78Y102        FDRE                                         r  soc_basesoc_scratch_storage_reg[30]/C
                         clock pessimism             -0.718     4.028    
    SLICE_X78Y102        FDRE (Hold_fdre_C_D)         0.059     4.087    soc_basesoc_scratch_storage_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.087    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_builder_basesoc_dat_w_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_timer_load_storage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.240%)  route 0.259ns (64.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.741ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.596     3.755    sys_clk
    SLICE_X77Y98         FDRE                                         r  soc_builder_basesoc_dat_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141     3.896 r  soc_builder_basesoc_dat_w_reg[6]/Q
                         net (fo=12, routed)          0.259     4.156    soc_basesoc_uart_tx_fifo_wrport_dat_w[6]
    SLICE_X73Y100        FDRE                                         r  soc_basesoc_timer_load_storage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.863     4.741    sys_clk
    SLICE_X73Y100        FDRE                                         r  soc_basesoc_timer_load_storage_reg[6]/C
                         clock pessimism             -0.718     4.023    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.071     4.094    soc_basesoc_timer_load_storage_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.094    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 soc_builder_basesoc_dat_w_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_scratch_storage_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.825%)  route 0.253ns (64.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.596     3.755    sys_clk
    SLICE_X77Y98         FDRE                                         r  soc_builder_basesoc_dat_w_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.141     3.896 r  soc_builder_basesoc_dat_w_reg[6]/Q
                         net (fo=12, routed)          0.253     4.149    soc_basesoc_uart_tx_fifo_wrport_dat_w[6]
    SLICE_X78Y100        FDSE                                         r  soc_basesoc_scratch_storage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.868     4.746    sys_clk
    SLICE_X78Y100        FDSE                                         r  soc_basesoc_scratch_storage_reg[6]/C
                         clock pessimism             -0.718     4.028    
    SLICE_X78Y100        FDSE (Hold_fdse_C_D)         0.053     4.081    soc_basesoc_scratch_storage_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.149    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 soc_basesoc_tx_phase_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_tx_phase_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.403ns (85.618%)  route 0.068ns (14.382%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.565     3.724    sys_clk
    SLICE_X60Y99         FDSE                                         r  soc_basesoc_tx_phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDSE (Prop_fdse_C_Q)         0.164     3.888 r  soc_basesoc_tx_phase_reg[1]/Q
                         net (fo=2, routed)           0.067     3.955    soc_basesoc_tx_phase[1]
    SLICE_X60Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     4.105 r  soc_basesoc_tx_phase_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.106    soc_basesoc_tx_phase_reg[3]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     4.195 r  soc_basesoc_tx_phase_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.195    soc_basesoc_tx_phase0[5]
    SLICE_X60Y100        FDSE                                         r  soc_basesoc_tx_phase_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.833     4.711    sys_clk
    SLICE_X60Y100        FDSE                                         r  soc_basesoc_tx_phase_reg[5]/C
                         clock pessimism             -0.718     3.993    
    SLICE_X60Y100        FDSE (Hold_fdse_C_D)         0.134     4.127    soc_basesoc_tx_phase_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           4.195    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y27     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y30     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y29     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y32     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y33     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y28     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y24    Cfu/CONV_1D/filter_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y24    Cfu/CONV_1D/input_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y34    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y34    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y103   storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.456    11.755 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    11.955    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y70         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     7.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     7.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     8.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    12.448    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.851    13.299    
                         clock uncertainty           -0.061    13.238    
    SLICE_X86Y70         FDPE (Setup_fdpe_C_D)       -0.047    13.191    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.766ns (34.926%)  route 1.427ns (65.074%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.518    11.817 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.805    12.622    soc_crg_reset_counter[0]
    SLICE_X88Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.746 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.622    13.368    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X89Y70         LUT3 (Prop_lut3_I0_O)        0.124    13.492 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.492    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y70         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X89Y70         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.829    16.277    
                         clock uncertainty           -0.061    16.216    
    SLICE_X89Y70         FDRE (Setup_fdre_C_D)        0.029    16.245    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.245    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.642ns (39.224%)  route 0.995ns (60.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.518    11.817 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.805    12.622    soc_crg_reset_counter[0]
    SLICE_X88Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.746 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.936    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.851    16.299    
                         clock uncertainty           -0.061    16.238    
    SLICE_X88Y70         FDSE (Setup_fdse_C_CE)      -0.169    16.069    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.069    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.642ns (39.224%)  route 0.995ns (60.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.518    11.817 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.805    12.622    soc_crg_reset_counter[0]
    SLICE_X88Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.746 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.936    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.851    16.299    
                         clock uncertainty           -0.061    16.238    
    SLICE_X88Y70         FDSE (Setup_fdse_C_CE)      -0.169    16.069    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.069    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.642ns (39.224%)  route 0.995ns (60.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.518    11.817 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.805    12.622    soc_crg_reset_counter[0]
    SLICE_X88Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.746 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.936    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.851    16.299    
                         clock uncertainty           -0.061    16.238    
    SLICE_X88Y70         FDSE (Setup_fdse_C_CE)      -0.169    16.069    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.069    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.642ns (39.224%)  route 0.995ns (60.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.851ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.518    11.817 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.805    12.622    soc_crg_reset_counter[0]
    SLICE_X88Y70         LUT4 (Prop_lut4_I1_O)        0.124    12.746 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.190    12.936    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.851    16.299    
                         clock uncertainty           -0.061    16.238    
    SLICE_X88Y70         FDSE (Setup_fdse_C_CE)      -0.169    16.069    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.069    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.851%)  route 0.537ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.718 r  FDPE_9/Q
                         net (fo=5, routed)           0.537    12.255    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.828    16.276    
                         clock uncertainty           -0.061    16.215    
    SLICE_X88Y70         FDSE (Setup_fdse_C_S)       -0.699    15.516    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.851%)  route 0.537ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.718 r  FDPE_9/Q
                         net (fo=5, routed)           0.537    12.255    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.828    16.276    
                         clock uncertainty           -0.061    16.215    
    SLICE_X88Y70         FDSE (Setup_fdse_C_S)       -0.699    15.516    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.851%)  route 0.537ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.718 r  FDPE_9/Q
                         net (fo=5, routed)           0.537    12.255    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.828    16.276    
                         clock uncertainty           -0.061    16.215    
    SLICE_X88Y70         FDSE (Setup_fdse_C_S)       -0.699    15.516    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.419ns (43.851%)  route 0.537ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.448ns = ( 15.448 - 5.000 ) 
    Source Clock Delay      (SCD):    11.299ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_4/O
                         net (fo=8, routed)           1.717    11.299    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.419    11.718 r  FDPE_9/Q
                         net (fo=5, routed)           0.537    12.255    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632    10.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100    10.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604    11.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    15.448    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.828    16.276    
                         clock uncertainty           -0.061    16.215    
    SLICE_X88Y70         FDSE (Setup_fdse_C_S)       -0.699    15.516    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.141     3.896 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     3.962    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y70         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.988     3.755    
    SLICE_X86Y70         FDPE (Hold_fdpe_C_D)         0.075     3.830    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X89Y70         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141     3.896 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.170     4.067    soc_crg_ic_reset
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.045     4.112 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.112    soc_crg_ic_reset_i_1_n_0
    SLICE_X89Y70         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X89Y70         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.988     3.755    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.091     3.846    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.148     3.903 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.171     4.074    soc_crg_reset_counter[1]
    SLICE_X88Y70         LUT2 (Prop_lut2_I1_O)        0.101     4.175 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.175    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.988     3.755    
    SLICE_X88Y70         FDSE (Hold_fdse_C_D)         0.131     3.886    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.886    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.739%)  route 0.175ns (41.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.148     3.903 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.175     4.078    soc_crg_reset_counter[1]
    SLICE_X88Y70         LUT4 (Prop_lut4_I2_O)        0.101     4.179 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.179    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.988     3.755    
    SLICE_X88Y70         FDSE (Hold_fdse_C_D)         0.131     3.886    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.886    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.445%)  route 0.175ns (41.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.148     3.903 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.175     4.078    soc_crg_reset_counter[1]
    SLICE_X88Y70         LUT3 (Prop_lut3_I0_O)        0.098     4.176 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.176    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.988     3.755    
    SLICE_X88Y70         FDSE (Hold_fdse_C_D)         0.121     3.876    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.876    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.180     4.063    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.974     3.769    
    SLICE_X88Y70         FDSE (Hold_fdse_C_S)        -0.045     3.724    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.180     4.063    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.974     3.769    
    SLICE_X88Y70         FDSE (Hold_fdse_C_S)        -0.045     3.724    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.180     4.063    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.974     3.769    
    SLICE_X88Y70         FDSE (Hold_fdse_C_S)        -0.045     3.724    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.624%)  route 0.180ns (58.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y70         FDPE (Prop_fdpe_C_Q)         0.128     3.883 r  FDPE_9/Q
                         net (fo=5, routed)           0.180     4.063    idelay_rst
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.974     3.769    
    SLICE_X88Y70         FDSE (Hold_fdse_C_S)        -0.045     3.724    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.724    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.181%)  route 0.275ns (56.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.988ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.596     3.755    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDSE (Prop_fdse_C_Q)         0.164     3.919 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.275     4.194    soc_crg_reset_counter[0]
    SLICE_X88Y70         LUT1 (Prop_lut1_I0_O)        0.045     4.239 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.239    soc_crg_reset_counter0[0]
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X88Y70         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.988     3.755    
    SLICE_X88Y70         FDSE (Hold_fdse_C_D)         0.120     3.875    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.875    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y70     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y70     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y70     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y70     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y70     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y70     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y70     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y70     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y70     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y70     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y70     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y70     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y70     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.241ns  (logic 0.642ns (51.724%)  route 0.599ns (48.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    11.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.706    11.288    sys_clk
    SLICE_X78Y107        FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.518    11.806 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.599    12.405    soc_basesoc_reset_re
    SLICE_X78Y110        LUT3 (Prop_lut3_I0_O)        0.124    12.529 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.529    soc_crg_reset
    SLICE_X78Y110        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           2.172     7.325    soc_crg_clkin
    SLICE_X78Y110        FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.620%)  route 0.212ns (50.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.595     3.755    sys_clk
    SLICE_X78Y107        FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.164     3.919 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.212     4.131    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X78Y110        LUT3 (Prop_lut3_I1_O)        0.045     4.176 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.176    soc_crg_reset
    SLICE_X78Y110        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.226     3.352    soc_crg_clkin
    SLICE_X78Y110        FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 0.124ns (2.718%)  route 4.438ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.591     3.591    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.715 f  FDPE_i_1/O
                         net (fo=4, routed)           0.848     4.562    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y71         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     6.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.849 r  BUFG/O
                         net (fo=4733, routed)        1.597    10.447    sys_clk
    SLICE_X86Y71         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 0.124ns (2.718%)  route 4.438ns (97.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.591     3.591    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.715 f  FDPE_i_1/O
                         net (fo=4, routed)           0.848     4.562    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y71         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     6.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.849 r  BUFG/O
                         net (fo=4733, routed)        1.597    10.447    sys_clk
    SLICE_X86Y71         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.045ns (2.329%)  route 1.887ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.570     1.570    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  FDPE_i_1/O
                         net (fo=4, routed)           0.318     1.932    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y71         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.865     4.742    sys_clk
    SLICE_X86Y71         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.932ns  (logic 0.045ns (2.329%)  route 1.887ns (97.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.570     1.570    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  FDPE_i_1/O
                         net (fo=4, routed)           0.318     1.932    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y71         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.865     4.742    sys_clk
    SLICE_X86Y71         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.340ns
    Source Clock Delay      (SCD):    11.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.611    11.193    sys_clk
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.518    11.711 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    11.901    soc_builder_regs0
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     6.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.849 r  BUFG/O
                         net (fo=4733, routed)        1.491    10.340    sys_clk
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.560     3.720    sys_clk
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y105        FDRE (Prop_fdre_C_Q)         0.164     3.884 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.939    soc_builder_regs0
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.829     4.707    sys_clk
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.124ns (2.803%)  route 4.300ns (97.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.591     3.591    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.715 f  FDPE_i_1/O
                         net (fo=4, routed)           0.710     4.424    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y70         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     6.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    10.448    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.124ns (2.803%)  route 4.300ns (97.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.591     3.591    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.715 f  FDPE_i_1/O
                         net (fo=4, routed)           0.710     4.424    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y70         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     6.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.840 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.758    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.849 r  BUFG_4/O
                         net (fo=8, routed)           1.598    10.448    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.045ns (2.395%)  route 1.834ns (97.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.570     1.570    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  FDPE_i_1/O
                         net (fo=4, routed)           0.265     1.879    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y70         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.045ns (2.395%)  route 1.834ns (97.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.570     1.570    PLLE2_ADV_n_8
    SLICE_X86Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.615 f  FDPE_i_1/O
                         net (fo=4, routed)           0.265     1.879    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y70         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG_4/O
                         net (fo=8, routed)           0.866     4.743    idelay_clk
    SLICE_X86Y70         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785    10.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  clk100_inst/O
                         net (fo=9, routed)           1.875    12.385    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.473 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.487    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.471 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.476    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 4.446ns (42.462%)  route 6.025ns (57.538%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.620    11.202    sys_clk
    SLICE_X66Y101        FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDRE (Prop_fdre_C_Q)         0.518    11.720 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           1.109    12.829    soc_chaser[2]
    SLICE_X66Y101        LUT3 (Prop_lut3_I1_O)        0.150    12.979 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.916    17.895    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.778    21.673 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    21.673    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.870ns  (logic 4.157ns (42.118%)  route 5.713ns (57.882%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.620    11.202    sys_clk
    SLICE_X68Y101        FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    11.658 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.817    12.475    soc_mode
    SLICE_X66Y101        LUT3 (Prop_lut3_I2_O)        0.124    12.599 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.896    17.495    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.072 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    21.072    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.774ns  (logic 3.979ns (45.344%)  route 4.795ns (54.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.618    11.200    sys_clk
    SLICE_X63Y104        FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDSE (Prop_fdse_C_Q)         0.456    11.656 r  serial_tx_reg/Q
                         net (fo=1, routed)           4.795    16.451    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    19.974 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    19.974    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.340ns (54.399%)  route 3.638ns (45.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.620    11.202    sys_clk
    SLICE_X68Y101        FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    11.658 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.273    12.931    soc_mode
    SLICE_X68Y101        LUT3 (Prop_lut3_I2_O)        0.152    13.083 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.365    15.448    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.732    19.179 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.179    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.737ns  (logic 4.091ns (52.869%)  route 3.647ns (47.131%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.620    11.202    sys_clk
    SLICE_X68Y101        FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    11.658 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.116    12.774    soc_mode
    SLICE_X66Y101        LUT3 (Prop_lut3_I2_O)        0.124    12.898 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.531    15.428    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    18.939 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    18.939    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 3.921ns (57.562%)  route 2.891ns (42.438%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.716    11.298    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456    11.754 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.890    14.644    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.746 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    15.747    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.110 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    18.110    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.799ns  (logic 3.921ns (57.671%)  route 2.878ns (42.329%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.716    11.298    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456    11.754 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.877    14.631    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.733 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    15.734    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.097 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    18.097    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 3.921ns (58.883%)  route 2.738ns (41.117%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.716    11.298    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456    11.754 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.737    14.491    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.593 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    15.594    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.957 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    17.957    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 3.921ns (59.064%)  route 2.718ns (40.936%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.716    11.298    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456    11.754 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.717    14.470    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.572 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    15.573    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.936 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.936    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.499ns  (logic 3.921ns (60.337%)  route 2.578ns (39.663%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG/O
                         net (fo=4733, routed)        1.716    11.298    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456    11.754 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.577    14.330    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.432 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    15.433    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.796 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    17.796    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.095ns  (logic 0.697ns (63.662%)  route 0.398ns (36.338%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.397     4.299    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.649 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.650    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.856 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.856    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.688ns (60.400%)  route 0.451ns (39.600%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.450     4.352    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.702 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.703    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.900 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.900    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.687ns (59.574%)  route 0.466ns (40.426%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.465     4.368    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.718 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.719    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.914 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.914    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.696ns (58.051%)  route 0.503ns (41.949%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.502     4.404    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.754 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.755    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.960 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.960    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.210ns  (logic 0.708ns (58.464%)  route 0.503ns (41.536%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.502     4.404    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.754 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.755    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.972 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.972    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.696ns (53.565%)  route 0.604ns (46.435%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.603     4.505    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.855 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.856    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     5.061 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     5.061    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.343ns  (logic 0.676ns (50.372%)  route 0.666ns (49.628%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.665     4.568    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.918 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.919    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     5.104 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.104    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.692ns (51.224%)  route 0.659ns (48.776%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.658     4.560    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.910 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.911    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     5.112 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     5.112    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.731ns (52.083%)  route 0.672ns (47.917%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.671     4.574    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.924 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.925    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.164 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.164    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.403ns  (logic 0.731ns (52.093%)  route 0.672ns (47.906%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG/O
                         net (fo=4733, routed)        0.602     3.762    sys_clk
    SLICE_X89Y109        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.141     3.903 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.671     4.574    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.924 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.925    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.164 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.164    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785    25.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124    25.511 f  clk100_inst/O
                         net (fo=9, routed)           1.875    27.385    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.473 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.486    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.582 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.597    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.140 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.140    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.914    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.159 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.159    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.318    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.870 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    11.871    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.234 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.234    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.317    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.869 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    11.870    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.233 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.233    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.317    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.869 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    11.870    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.233 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.233    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.316    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.868 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    11.869    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.232 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.232    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.316    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.868 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    11.869    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.232 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.232    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.315    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.867 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    11.868    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.231 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.231    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.315    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.867 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    11.868    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.231 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.231    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.315    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.867 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    11.868    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.231 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.231    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.312    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.864 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    11.865    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.228 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.228    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     5.387    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     5.511 r  clk100_inst/O
                         net (fo=9, routed)           1.875     7.385    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.473 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.486    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.582 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.311    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.863 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    11.864    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.227 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.227    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.755    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.947 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.948    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.134 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.134    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.755    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.947 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.948    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.145 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.145    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.756    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.948 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.949    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.145 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.145    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.756    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.948 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.949    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.146 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.146    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.755    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.947 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.948    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.146 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.146    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.755    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.947 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.948    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.149 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.149    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.755    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.947 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.948    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.154 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.154    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.757    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.949 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.950    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.156 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.156    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.749    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.941 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.942    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.166 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.166    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.749    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.941 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.942    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.168 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.168    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     7.470    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.594 r  clk100_inst/O
                         net (fo=9, routed)           1.875     9.469    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.557 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.569    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.665 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.399    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.951 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.952    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.315 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.315    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     7.470    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.594 r  clk100_inst/O
                         net (fo=9, routed)           1.875     9.469    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.557 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.569    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.665 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.399    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.951 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.952    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.314 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.314    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     7.470    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.594 r  clk100_inst/O
                         net (fo=9, routed)           1.875     9.469    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.557 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.569    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.665 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.392    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.944 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.945    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.308 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.308    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     7.470    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.594 r  clk100_inst/O
                         net (fo=9, routed)           1.875     9.469    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.557 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.569    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.665 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.392    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.944 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.945    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.307 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.307    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     3.629    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     3.674 r  clk100_inst/O
                         net (fo=9, routed)           0.831     4.504    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.554 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.217    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.243 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.839    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.031 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.032    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.236 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.236    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     3.629    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     3.674 r  clk100_inst/O
                         net (fo=9, routed)           0.831     4.504    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.554 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.217    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.243 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.839    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.031 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.032    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.248 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.248    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     3.629    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     3.674 r  clk100_inst/O
                         net (fo=9, routed)           0.831     4.504    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.554 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.217    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.243 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.836    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.028 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.029    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.268 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.268    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     3.629    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     3.674 r  clk100_inst/O
                         net (fo=9, routed)           0.831     4.504    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.554 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.217    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.243 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.836    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.028 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.029    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.269 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.269    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.785     7.887    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.011 f  clk100_inst/O
                         net (fo=9, routed)           1.875     9.885    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.973 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    11.986    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.082 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.490    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.626     1.545    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.590 r  clk100_inst/O
                         net (fo=9, routed)           0.831     2.421    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.471 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.134    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.160 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.664    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.346ns  (logic 1.631ns (48.747%)  route 1.715ns (51.253%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.715     3.222    cpu_reset_IBUF
    SLICE_X78Y110        LUT3 (Prop_lut3_I2_O)        0.124     3.346 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     3.346    soc_crg_reset
    SLICE_X78Y110        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           2.172     7.325    soc_crg_clkin
    SLICE_X78Y110        FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.320ns (30.991%)  route 0.712ns (69.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.987    cpu_reset_IBUF
    SLICE_X78Y110        LUT3 (Prop_lut3_I2_O)        0.045     1.032 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.032    soc_crg_reset
    SLICE_X78Y110        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           1.226     3.352    soc_crg_clkin
    SLICE_X78Y110        FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 1.526ns (27.778%)  route 3.969ns (72.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           3.969     5.495    serial_rx_IBUF
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     5.054    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     5.154 r  clk100_inst/O
                         net (fo=9, routed)           1.604     6.757    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.840 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.758    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.849 r  BUFG/O
                         net (fo=4733, routed)        1.491    10.340    sys_clk
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.294ns (14.584%)  route 1.721ns (85.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.721     2.014    serial_rx_IBUF
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     2.070    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.954     3.080    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.133 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.849    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.878 r  BUFG/O
                         net (fo=4733, routed)        0.829     4.707    sys_clk
    SLICE_X54Y105        FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.426ns = ( 14.593 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.593    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.432ns = ( 14.599 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.599    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.432ns = ( 14.599 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.599    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.433ns = ( 14.600 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.600    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.426ns = ( 14.593 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.593    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.423ns = ( 14.590 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.590    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.425ns = ( 14.592 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.592    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.425ns = ( 14.592 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.592    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.438ns = ( 14.605 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.605    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.436ns = ( 14.603 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.632     9.220    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.100     9.320 f  clk100_inst/O
                         net (fo=9, routed)           1.604    10.924    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.007 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.925    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.016 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.603    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 8.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.915    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 8.916 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.916    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 8.916 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.916    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 8.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.915    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 8.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.915    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 8.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.915    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 8.915 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.915    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 8.917 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.917    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 8.907 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.907    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 8.907 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.905     6.237    clk100_IBUF_BUFG
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.056     6.293 f  clk100_inst/O
                         net (fo=9, routed)           0.954     7.246    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.299 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.015    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.044 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.907    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





