Classic Timing Analyzer report for CPU
Thu Jun 15 21:26:54 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'writeB'
  7. Clock Setup: 'CLK'
  8. Clock Setup: 'writeA'
  9. Clock Hold: 'CLK'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.230 ns                                       ; jumpAddress[1]                                                                                                   ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4                       ; --         ; aload    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.319 ns                                      ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; COUT[6]                                                                                                          ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.144 ns                                       ; data[3]                                                                                                          ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 55.38 MHz ( period = 18.056 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'writeA'        ; N/A                                      ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a7~porta_memory_reg0   ; writeA     ; writeA   ; 0            ;
; Clock Setup: 'writeB'        ; N/A                                      ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a7~porta_memory_reg0 ; writeB     ; writeB   ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; 52           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                  ;                                                                                                                  ;            ;          ; 52           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; writeB          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; writeA          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; STOP            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; aload           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'writeB'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                             ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a1~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a2~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a3~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a4~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a5~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a6~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a7~porta_memory_reg0 ; writeB     ; writeB   ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 55.38 MHz ( period = 18.056 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.971 ns                ;
; N/A   ; 55.38 MHz ( period = 18.056 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.971 ns                ;
; N/A   ; 55.38 MHz ( period = 18.056 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.971 ns                ;
; N/A   ; 55.49 MHz ( period = 18.022 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[3]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.959 ns                ;
; N/A   ; 55.49 MHz ( period = 18.022 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[3]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.959 ns                ;
; N/A   ; 55.49 MHz ( period = 18.022 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[3]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.959 ns                ;
; N/A   ; 55.50 MHz ( period = 18.018 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 55.50 MHz ( period = 18.018 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 55.50 MHz ( period = 18.018 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.939 ns                ;
; N/A   ; 55.51 MHz ( period = 18.016 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 55.51 MHz ( period = 18.016 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 55.51 MHz ( period = 18.016 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.946 ns                ;
; N/A   ; 56.34 MHz ( period = 17.750 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.807 ns                ;
; N/A   ; 56.34 MHz ( period = 17.750 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.807 ns                ;
; N/A   ; 56.34 MHz ( period = 17.750 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[2]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.807 ns                ;
; N/A   ; 56.57 MHz ( period = 17.678 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.788 ns                ;
; N/A   ; 56.57 MHz ( period = 17.678 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.788 ns                ;
; N/A   ; 56.57 MHz ( period = 17.678 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.788 ns                ;
; N/A   ; 57.96 MHz ( period = 17.252 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.553 ns                ;
; N/A   ; 57.96 MHz ( period = 17.252 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.553 ns                ;
; N/A   ; 57.96 MHz ( period = 17.252 ns )               ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; CLK        ; CLK      ; None                        ; None                      ; 3.553 ns                ;
; N/A   ; 124.19 MHz ( period = 8.052 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[2]                                                         ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 127.96 MHz ( period = 7.815 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.989 ns                ;
; N/A   ; 127.96 MHz ( period = 7.815 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.989 ns                ;
; N/A   ; 127.96 MHz ( period = 7.815 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.989 ns                ;
; N/A   ; 128.63 MHz ( period = 7.774 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.948 ns                ;
; N/A   ; 128.63 MHz ( period = 7.774 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.948 ns                ;
; N/A   ; 128.63 MHz ( period = 7.774 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.948 ns                ;
; N/A   ; 128.68 MHz ( period = 7.771 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.945 ns                ;
; N/A   ; 128.68 MHz ( period = 7.771 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.945 ns                ;
; N/A   ; 128.68 MHz ( period = 7.771 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.945 ns                ;
; N/A   ; 129.27 MHz ( period = 7.736 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.910 ns                ;
; N/A   ; 129.27 MHz ( period = 7.736 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.910 ns                ;
; N/A   ; 129.27 MHz ( period = 7.736 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.910 ns                ;
; N/A   ; 129.47 MHz ( period = 7.724 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[0]                                                         ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK        ; CLK      ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; 129.70 MHz ( period = 7.710 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.884 ns                ;
; N/A   ; 129.70 MHz ( period = 7.710 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.884 ns                ;
; N/A   ; 129.70 MHz ( period = 7.710 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.884 ns                ;
; N/A   ; 132.08 MHz ( period = 7.571 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.661 ns                ;
; N/A   ; 132.08 MHz ( period = 7.571 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.661 ns                ;
; N/A   ; 132.08 MHz ( period = 7.571 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.661 ns                ;
; N/A   ; 132.38 MHz ( period = 7.554 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.724 ns                ;
; N/A   ; 132.38 MHz ( period = 7.554 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.724 ns                ;
; N/A   ; 132.38 MHz ( period = 7.554 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.724 ns                ;
; N/A   ; 132.54 MHz ( period = 7.545 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 132.54 MHz ( period = 7.545 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 132.54 MHz ( period = 7.545 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 132.80 MHz ( period = 7.530 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.620 ns                ;
; N/A   ; 132.80 MHz ( period = 7.530 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.620 ns                ;
; N/A   ; 132.80 MHz ( period = 7.530 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.620 ns                ;
; N/A   ; 132.84 MHz ( period = 7.528 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 133.48 MHz ( period = 7.492 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.582 ns                ;
; N/A   ; 133.48 MHz ( period = 7.492 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.582 ns                ;
; N/A   ; 133.48 MHz ( period = 7.492 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.582 ns                ;
; N/A   ; 133.94 MHz ( period = 7.466 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.556 ns                ;
; N/A   ; 133.94 MHz ( period = 7.466 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.556 ns                ;
; N/A   ; 133.94 MHz ( period = 7.466 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.556 ns                ;
; N/A   ; 134.70 MHz ( period = 7.424 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.594 ns                ;
; N/A   ; 134.70 MHz ( period = 7.424 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.594 ns                ;
; N/A   ; 134.70 MHz ( period = 7.424 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.594 ns                ;
; N/A   ; 136.54 MHz ( period = 7.324 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]                                                         ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; CLK        ; CLK      ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; 136.80 MHz ( period = 7.310 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.396 ns                ;
; N/A   ; 136.80 MHz ( period = 7.310 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.396 ns                ;
; N/A   ; 136.80 MHz ( period = 7.310 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.396 ns                ;
; N/A   ; 137.59 MHz ( period = 7.268 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.438 ns                ;
; N/A   ; 137.59 MHz ( period = 7.268 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.438 ns                ;
; N/A   ; 137.59 MHz ( period = 7.268 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.438 ns                ;
; N/A   ; 138.77 MHz ( period = 7.206 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[3]                                                         ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; 139.28 MHz ( period = 7.180 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.266 ns                ;
; N/A   ; 139.28 MHz ( period = 7.180 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.266 ns                ;
; N/A   ; 139.28 MHz ( period = 7.180 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.266 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 3.060 ns                ;
; N/A   ; 141.56 MHz ( period = 7.064 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg       ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.150 ns                ;
; N/A   ; 141.56 MHz ( period = 7.064 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.150 ns                ;
; N/A   ; 141.56 MHz ( period = 7.064 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 6.150 ns                ;
; N/A   ; 142.90 MHz ( period = 6.998 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; 145.69 MHz ( period = 6.864 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 148.41 MHz ( period = 6.738 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.869 ns                ;
; N/A   ; 151.79 MHz ( period = 6.588 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; 154.13 MHz ( period = 6.488 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.613 ns                ;
; N/A   ; 154.70 MHz ( period = 6.464 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.728 ns                ;
; N/A   ; 159.03 MHz ( period = 6.288 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 163.56 MHz ( period = 6.114 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 164.26 MHz ( period = 6.088 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 168.80 MHz ( period = 5.924 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.458 ns                ;
; N/A   ; 169.66 MHz ( period = 5.894 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.62 MHz ( period = 5.793 ns )               ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a1~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a2~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a3~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a4~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a5~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a6~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 172.92 MHz ( period = 5.783 ns )               ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7    ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a7~porta_memory_reg0    ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; 173.43 MHz ( period = 5.766 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 174.46 MHz ( period = 5.732 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 177.24 MHz ( period = 5.642 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; 177.87 MHz ( period = 5.622 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A   ; 180.12 MHz ( period = 5.552 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 183.49 MHz ( period = 5.450 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.225 ns                ;
; N/A   ; 184.74 MHz ( period = 5.413 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0     ; CLK        ; CLK      ; None                        ; None                      ; 3.083 ns                ;
; N/A   ; 189.25 MHz ( period = 5.284 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.011 ns                ;
; N/A   ; 193.61 MHz ( period = 5.165 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1     ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A   ; 196.93 MHz ( period = 5.078 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; 199.44 MHz ( period = 5.014 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2     ; CLK        ; CLK      ; None                        ; None                      ; 2.684 ns                ;
; N/A   ; 204.58 MHz ( period = 4.888 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; 210.79 MHz ( period = 4.744 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.741 ns                ;
; N/A   ; 211.60 MHz ( period = 4.726 ns )               ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                       ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; 270.71 MHz ( period = 3.694 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.379 ns                ;
; N/A   ; 279.10 MHz ( period = 3.583 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                            ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; 284.74 MHz ( period = 3.512 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                            ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; CLK        ; CLK      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; 305.62 MHz ( period = 3.272 ns )               ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                         ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                            ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                            ; CLK        ; CLK      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; 349.04 MHz ( period = 2.865 ns )               ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; CLK        ; CLK      ; None                        ; None                      ; 0.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst                                                                        ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                       ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 0.705 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'writeA'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a1~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a2~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a3~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a4~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a5~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a6~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a7~porta_memory_reg0 ; writeA     ; writeA   ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                             ; To                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[3]                                                        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                       ; None                       ; 0.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg1   ; CLK        ; CLK      ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg0   ; CLK        ; CLK      ; None                       ; None                       ; 0.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]                                                        ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                    ; CLK        ; CLK      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[2]                                                        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                           ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; CLK        ; CLK      ; None                       ; None                       ; 0.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                           ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                            ; CLK        ; CLK      ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                           ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; CLK        ; CLK      ; None                       ; None                       ; 0.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                           ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                            ; CLK        ; CLK      ; None                       ; None                       ; 1.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[0]                           ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; CLK        ; CLK      ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[1]                           ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|pre_hazard[2]                            ; CLK        ; CLK      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                      ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5                                                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a1~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a2~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a3~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a4~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a5~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a6~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a1~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a2~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a3~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a4~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a5~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a6~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7   ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a7~porta_memory_reg0    ; CLK        ; CLK      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst                                                                       ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4                                                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.903 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                              ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.230 ns   ; jumpAddress[1] ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4                       ; aload    ;
; N/A   ; None         ; 5.070 ns   ; jumpAddress[0] ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[0]~3                       ; aload    ;
; N/A   ; None         ; 4.822 ns   ; jumpAddress[2] ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[2]~5                       ; aload    ;
; N/A   ; None         ; 2.975 ns   ; writeA         ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg        ; writeA   ;
; N/A   ; None         ; 2.897 ns   ; writeB         ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg      ; writeB   ;
; N/A   ; None         ; 2.319 ns   ; data[2]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2 ; writeB   ;
; N/A   ; None         ; 2.204 ns   ; data[1]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1 ; writeB   ;
; N/A   ; None         ; 2.202 ns   ; data[5]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5   ; writeA   ;
; N/A   ; None         ; 2.150 ns   ; data[0]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0   ; writeA   ;
; N/A   ; None         ; 2.119 ns   ; data[2]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2   ; writeA   ;
; N/A   ; None         ; 2.061 ns   ; data[0]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 ; writeB   ;
; N/A   ; None         ; 2.049 ns   ; data[6]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6   ; writeA   ;
; N/A   ; None         ; 2.013 ns   ; data[1]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1   ; writeA   ;
; N/A   ; None         ; 1.973 ns   ; data[6]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6 ; writeB   ;
; N/A   ; None         ; 1.877 ns   ; data[4]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4   ; writeA   ;
; N/A   ; None         ; 1.843 ns   ; data[5]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5 ; writeB   ;
; N/A   ; None         ; 1.783 ns   ; data[4]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4 ; writeB   ;
; N/A   ; None         ; 1.777 ns   ; data[7]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7   ; writeA   ;
; N/A   ; None         ; 1.749 ns   ; data[3]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3   ; writeA   ;
; N/A   ; None         ; 1.718 ns   ; data[7]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; writeB   ;
; N/A   ; None         ; 1.702 ns   ; data[3]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; writeB   ;
; N/A   ; None         ; 0.273 ns   ; writeA         ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A   ; None         ; 0.199 ns   ; writeB         ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg      ; CLK      ;
; N/A   ; None         ; -0.355 ns  ; jumpAddress[0] ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A   ; None         ; -0.379 ns  ; data[2]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A   ; None         ; -0.487 ns  ; jumpAddress[1] ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A   ; None         ; -0.494 ns  ; data[1]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A   ; None         ; -0.500 ns  ; data[5]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5   ; CLK      ;
; N/A   ; None         ; -0.513 ns  ; jumpAddress[2] ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A   ; None         ; -0.552 ns  ; data[0]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0   ; CLK      ;
; N/A   ; None         ; -0.579 ns  ; clr            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A   ; None         ; -0.583 ns  ; data[2]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2   ; CLK      ;
; N/A   ; None         ; -0.589 ns  ; clr            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A   ; None         ; -0.637 ns  ; data[0]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; -0.653 ns  ; data[6]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6   ; CLK      ;
; N/A   ; None         ; -0.689 ns  ; data[1]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1   ; CLK      ;
; N/A   ; None         ; -0.716 ns  ; aload          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A   ; None         ; -0.718 ns  ; aload          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A   ; None         ; -0.725 ns  ; data[6]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; -0.738 ns  ; clr            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A   ; None         ; -0.825 ns  ; data[4]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4   ; CLK      ;
; N/A   ; None         ; -0.855 ns  ; data[5]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; -0.877 ns  ; aload          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A   ; None         ; -0.915 ns  ; data[4]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; -0.925 ns  ; data[7]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7   ; CLK      ;
; N/A   ; None         ; -0.953 ns  ; data[3]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3   ; CLK      ;
; N/A   ; None         ; -0.980 ns  ; data[7]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; -0.996 ns  ; data[3]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
+-------+--------------+------------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To      ; From Clock ;
+-------+--------------+------------+------------------------------------------------+---------+------------+
; N/A   ; None         ; 16.319 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; COUT[6] ; CLK        ;
; N/A   ; None         ; 16.295 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; COUT[4] ; CLK        ;
; N/A   ; None         ; 15.928 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; COUT[7] ; CLK        ;
; N/A   ; None         ; 15.666 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; COUT[0] ; CLK        ;
; N/A   ; None         ; 15.661 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; COUT[2] ; CLK        ;
; N/A   ; None         ; 15.600 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; COUT[1] ; CLK        ;
; N/A   ; None         ; 15.600 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; COUT[3] ; CLK        ;
; N/A   ; None         ; 15.596 ns  ; lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; COUT[5] ; CLK        ;
; N/A   ; None         ; 12.513 ns  ; CPU_4T_Final:inst2|inst8                       ; T1      ; CLK        ;
; N/A   ; None         ; 11.672 ns  ; CPU_4T_Final:inst2|inst8                       ; T4      ; CLK        ;
; N/A   ; None         ; 11.413 ns  ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst     ; T1      ; CLK        ;
; N/A   ; None         ; 11.217 ns  ; CPU_4T_Final:inst2|inst8                       ; T2      ; CLK        ;
; N/A   ; None         ; 11.118 ns  ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5    ; T4      ; CLK        ;
; N/A   ; None         ; 11.017 ns  ; CPU_4T_Final:inst2|inst8                       ; T3      ; CLK        ;
; N/A   ; None         ; 9.382 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4    ; T2      ; CLK        ;
; N/A   ; None         ; 9.316 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4    ; T3      ; CLK        ;
; N/A   ; None         ; 9.222 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst     ; T2      ; CLK        ;
; N/A   ; None         ; 8.913 ns   ; CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5    ; T3      ; CLK        ;
+-------+--------------+------------+------------------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                     ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                                                                                               ; To Clock ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 4.144 ns  ; data[3]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; 4.128 ns  ; data[7]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; 4.091 ns  ; data[3]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3   ; CLK      ;
; N/A           ; None        ; 4.063 ns  ; data[7]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7   ; CLK      ;
; N/A           ; None        ; 4.063 ns  ; data[4]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; 4.003 ns  ; data[5]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; 3.963 ns  ; data[4]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4   ; CLK      ;
; N/A           ; None        ; 3.873 ns  ; data[6]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; 3.827 ns  ; data[1]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1   ; CLK      ;
; N/A           ; None        ; 3.791 ns  ; data[6]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6   ; CLK      ;
; N/A           ; None        ; 3.785 ns  ; data[0]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A           ; None        ; 3.721 ns  ; data[2]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2   ; CLK      ;
; N/A           ; None        ; 3.690 ns  ; data[0]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0   ; CLK      ;
; N/A           ; None        ; 3.642 ns  ; data[1]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; 3.638 ns  ; data[5]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5   ; CLK      ;
; N/A           ; None        ; 3.527 ns  ; data[2]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; 3.247 ns  ; aload          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A           ; None        ; 3.108 ns  ; clr            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A           ; None        ; 3.088 ns  ; aload          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A           ; None        ; 3.086 ns  ; aload          ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A           ; None        ; 2.959 ns  ; clr            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A           ; None        ; 2.949 ns  ; writeB         ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg      ; CLK      ;
; N/A           ; None        ; 2.949 ns  ; clr            ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A           ; None        ; 2.883 ns  ; jumpAddress[2] ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg2    ; CLK      ;
; N/A           ; None        ; 2.865 ns  ; writeA         ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg        ; CLK      ;
; N/A           ; None        ; 2.857 ns  ; jumpAddress[1] ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg1    ; CLK      ;
; N/A           ; None        ; 2.725 ns  ; jumpAddress[0] ; lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0    ; CLK      ;
; N/A           ; None        ; -1.433 ns ; data[3]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3 ; writeB   ;
; N/A           ; None        ; -1.449 ns ; data[7]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg7 ; writeB   ;
; N/A           ; None        ; -1.480 ns ; data[3]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg3   ; writeA   ;
; N/A           ; None        ; -1.508 ns ; data[7]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg7   ; writeA   ;
; N/A           ; None        ; -1.514 ns ; data[4]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg4 ; writeB   ;
; N/A           ; None        ; -1.574 ns ; data[5]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg5 ; writeB   ;
; N/A           ; None        ; -1.608 ns ; data[4]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg4   ; writeA   ;
; N/A           ; None        ; -1.704 ns ; data[6]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg6 ; writeB   ;
; N/A           ; None        ; -1.744 ns ; data[1]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg1   ; writeA   ;
; N/A           ; None        ; -1.780 ns ; data[6]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg6   ; writeA   ;
; N/A           ; None        ; -1.792 ns ; data[0]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0 ; writeB   ;
; N/A           ; None        ; -1.850 ns ; data[2]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg2   ; writeA   ;
; N/A           ; None        ; -1.881 ns ; data[0]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0   ; writeA   ;
; N/A           ; None        ; -1.933 ns ; data[5]        ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg5   ; writeA   ;
; N/A           ; None        ; -1.935 ns ; data[1]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg1 ; writeB   ;
; N/A           ; None        ; -2.050 ns ; data[2]        ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg2 ; writeB   ;
; N/A           ; None        ; -2.628 ns ; writeB         ; lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_we_reg      ; writeB   ;
; N/A           ; None        ; -2.706 ns ; writeA         ; lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_we_reg        ; writeA   ;
; N/A           ; None        ; -4.002 ns ; jumpAddress[2] ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[2]~5                       ; aload    ;
; N/A           ; None        ; -4.220 ns ; jumpAddress[1] ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4                       ; aload    ;
; N/A           ; None        ; -4.381 ns ; jumpAddress[0] ; COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[0]~3                       ; aload    ;
+---------------+-------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Jun 15 21:26:54 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CPU_4T_Final:inst2|inst5~1" is a latch
    Warning: Node "COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[0]~3" is a latch
    Warning: Node "COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4" is a latch
    Warning: Node "COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[2]~5" is a latch
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[6]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "writeB" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "writeA" is an undefined clock
    Info: Assuming node "STOP" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "aload" is a latch enable. Will not compute fmax for this pin.
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "CPU_4T_Final:inst2|inst4" as buffer
    Info: Detected gated clock "inst21" as buffer
    Info: Detected gated clock "CPU_4T_Final:inst2|inst1" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6" as buffer
    Info: Detected gated clock "CPU_4T_Final:inst2|inst2~0" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst" as buffer
    Info: Detected gated clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst4" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5" as buffer
    Info: Detected ripple clock "CPU_4T_Final:inst2|inst8" as buffer
    Info: Detected gated clock "inst20" as buffer
Info: Clock "writeB" Internal fmax is restricted to 200.0 MHz between source memory "lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y23; Fanout = 0; MEM Node = 'lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "writeB" to destination memory is 4.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 2; CLK Node = 'writeB'
                Info: 2: + IC(1.001 ns) + CELL(0.149 ns) = 2.000 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 1; COMB Node = 'inst20'
                Info: 3: + IC(1.024 ns) + CELL(0.000 ns) = 3.024 ns; Loc. = CLKCTRL_G12; Fanout = 19; COMB Node = 'inst20~clkctrl'
                Info: 4: + IC(0.949 ns) + CELL(0.635 ns) = 4.608 ns; Loc. = M4K_X26_Y23; Fanout = 0; MEM Node = 'lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.634 ns ( 35.46 % )
                Info: Total interconnect delay = 2.974 ns ( 64.54 % )
            Info: - Longest clock path from clock "writeB" to source memory is 4.633 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 2; CLK Node = 'writeB'
                Info: 2: + IC(1.001 ns) + CELL(0.149 ns) = 2.000 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 1; COMB Node = 'inst20'
                Info: 3: + IC(1.024 ns) + CELL(0.000 ns) = 3.024 ns; Loc. = CLKCTRL_G12; Fanout = 19; COMB Node = 'inst20~clkctrl'
                Info: 4: + IC(0.949 ns) + CELL(0.660 ns) = 4.633 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.659 ns ( 35.81 % )
                Info: Total interconnect delay = 2.974 ns ( 64.19 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "CLK" has Internal fmax of 55.38 MHz between source memory "lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0" and destination register "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]" (period= 18.056 ns)
    Info: + Longest memory to register delay is 3.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y22; Fanout = 7; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y22; Fanout = 1; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|q_a[1]'
        Info: 3: + IC(0.707 ns) + CELL(0.271 ns) = 3.971 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 1; REG Node = 'lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]'
        Info: Total cell delay = 3.264 ns ( 82.20 % )
        Info: Total interconnect delay = 0.707 ns ( 17.80 % )
    Info: - Smallest clock skew is -4.030 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 6.979 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.857 ns) + CELL(0.245 ns) = 3.081 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 3: + IC(0.229 ns) + CELL(0.787 ns) = 4.097 ns; Loc. = LCFF_X32_Y4_N23; Fanout = 3; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst'
            Info: 4: + IC(0.303 ns) + CELL(0.150 ns) = 4.550 ns; Loc. = LCCOMB_X32_Y4_N24; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst2~0'
            Info: 5: + IC(0.957 ns) + CELL(0.000 ns) = 5.507 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'CPU_4T_Final:inst2|inst2~0clkctrl'
            Info: 6: + IC(1.322 ns) + CELL(0.150 ns) = 6.979 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 1; REG Node = 'lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[1]'
            Info: Total cell delay = 2.311 ns ( 33.11 % )
            Info: Total interconnect delay = 4.668 ns ( 66.89 % )
        Info: - Longest clock path from clock "CLK" to source memory is 11.009 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
            Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
            Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|inst8'
            Info: 6: + IC(0.306 ns) + CELL(0.150 ns) = 7.088 ns; Loc. = LCCOMB_X31_Y4_N22; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst1'
            Info: 7: + IC(2.302 ns) + CELL(0.000 ns) = 9.390 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'CPU_4T_Final:inst2|inst1~clkctrl'
            Info: 8: + IC(0.958 ns) + CELL(0.661 ns) = 11.009 ns; Loc. = M4K_X26_Y22; Fanout = 7; MEM Node = 'lpm_rom0:inst5|altsyncram:altsyncram_component|altsyncram_t781:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 4.301 ns ( 39.07 % )
            Info: Total interconnect delay = 6.708 ns ( 60.93 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is 0.818 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "writeA" Internal fmax is restricted to 200.0 MHz between source memory "lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y24; Fanout = 0; MEM Node = 'lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "writeA" to destination memory is 4.530 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; CLK Node = 'writeA'
                Info: 2: + IC(1.006 ns) + CELL(0.149 ns) = 2.005 ns; Loc. = LCCOMB_X32_Y4_N18; Fanout = 1; COMB Node = 'inst21'
                Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 2.953 ns; Loc. = CLKCTRL_G15; Fanout = 19; COMB Node = 'inst21~clkctrl'
                Info: 4: + IC(0.942 ns) + CELL(0.635 ns) = 4.530 ns; Loc. = M4K_X26_Y24; Fanout = 0; MEM Node = 'lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.634 ns ( 36.07 % )
                Info: Total interconnect delay = 2.896 ns ( 63.93 % )
            Info: - Longest clock path from clock "writeA" to source memory is 4.555 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 2; CLK Node = 'writeA'
                Info: 2: + IC(1.006 ns) + CELL(0.149 ns) = 2.005 ns; Loc. = LCCOMB_X32_Y4_N18; Fanout = 1; COMB Node = 'inst21'
                Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 2.953 ns; Loc. = CLKCTRL_G15; Fanout = 19; COMB Node = 'inst21~clkctrl'
                Info: 4: + IC(0.942 ns) + CELL(0.660 ns) = 4.555 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq1:inst|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.659 ns ( 36.42 % )
                Info: Total interconnect delay = 2.896 ns ( 63.58 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Warning: Circuit may not operate. Detected 52 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]" and destination pin or register "lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]" for clock "CLK" (Hold time is 3.208 ns)
    Info: + Largest clock skew is 4.015 ns
        Info: + Longest clock path from clock "CLK" to destination register is 11.029 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
            Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
            Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|inst8'
            Info: 6: + IC(1.058 ns) + CELL(0.271 ns) = 7.961 ns; Loc. = LCCOMB_X32_Y4_N14; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst4'
            Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 9.469 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CPU_4T_Final:inst2|inst4~clkctrl'
            Info: 8: + IC(1.023 ns) + CELL(0.537 ns) = 11.029 ns; Loc. = LCFF_X27_Y22_N17; Fanout = 1; REG Node = 'lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]'
            Info: Total cell delay = 4.298 ns ( 38.97 % )
            Info: Total interconnect delay = 6.731 ns ( 61.03 % )
        Info: - Shortest clock path from clock "CLK" to source register is 7.014 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'
            Info: 2: + IC(1.857 ns) + CELL(0.245 ns) = 3.081 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
            Info: 3: + IC(0.229 ns) + CELL(0.787 ns) = 4.097 ns; Loc. = LCFF_X32_Y4_N23; Fanout = 3; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst'
            Info: 4: + IC(0.303 ns) + CELL(0.150 ns) = 4.550 ns; Loc. = LCCOMB_X32_Y4_N24; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst2~0'
            Info: 5: + IC(0.957 ns) + CELL(0.000 ns) = 5.507 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'CPU_4T_Final:inst2|inst2~0clkctrl'
            Info: 6: + IC(1.357 ns) + CELL(0.150 ns) = 7.014 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 21; REG Node = 'lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]'
            Info: Total cell delay = 2.311 ns ( 32.95 % )
            Info: Total interconnect delay = 4.703 ns ( 67.05 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.073 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 21; REG Node = 'lpm_latch1:inst6|lpm_latch:lpm_latch_component|latches[5]'
        Info: 2: + IC(0.714 ns) + CELL(0.275 ns) = 0.989 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 1; COMB Node = '8choose1:inst11|mux0:inst|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~27'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.073 ns; Loc. = LCFF_X27_Y22_N17; Fanout = 1; REG Node = 'lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 0.359 ns ( 33.46 % )
        Info: Total interconnect delay = 0.714 ns ( 66.54 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4" (data pin = "jumpAddress[1]", clock pin = "aload") is 5.230 ns
    Info: + Longest pin to register delay is 6.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 2; PIN Node = 'jumpAddress[1]'
        Info: 2: + IC(5.063 ns) + CELL(0.275 ns) = 6.188 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 3; REG Node = 'COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4'
        Info: Total cell delay = 1.125 ns ( 18.18 % )
        Info: Total interconnect delay = 5.063 ns ( 81.82 % )
    Info: + Micro setup delay of destination is 1.010 ns
    Info: - Shortest clock path from clock "aload" to destination register is 1.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 7; CLK Node = 'aload'
        Info: 2: + IC(1.008 ns) + CELL(0.150 ns) = 1.968 ns; Loc. = LCCOMB_X23_Y33_N6; Fanout = 3; REG Node = 'COUNTER8:inst1|lpm_counter:lpm_counter_component|cntr_k1j:auto_generated|latch_signal[1]~4'
        Info: Total cell delay = 0.960 ns ( 48.78 % )
        Info: Total interconnect delay = 1.008 ns ( 51.22 % )
Info: tco from clock "CLK" to destination pin "COUT[6]" through register "lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]" is 16.319 ns
    Info: + Longest clock path from clock "CLK" to source register is 11.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
        Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
        Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
        Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|inst8'
        Info: 6: + IC(1.058 ns) + CELL(0.271 ns) = 7.961 ns; Loc. = LCCOMB_X32_Y4_N14; Fanout = 2; COMB Node = 'CPU_4T_Final:inst2|inst4'
        Info: 7: + IC(1.508 ns) + CELL(0.000 ns) = 9.469 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'CPU_4T_Final:inst2|inst4~clkctrl'
        Info: 8: + IC(1.023 ns) + CELL(0.537 ns) = 11.029 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]'
        Info: Total cell delay = 4.298 ns ( 38.97 % )
        Info: Total interconnect delay = 6.731 ns ( 61.03 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[6]'
        Info: 2: + IC(2.242 ns) + CELL(2.798 ns) = 5.040 ns; Loc. = PIN_AE11; Fanout = 0; PIN Node = 'COUT[6]'
        Info: Total cell delay = 2.798 ns ( 55.52 % )
        Info: Total interconnect delay = 2.242 ns ( 44.48 % )
Info: th for memory "lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3" (data pin = "data[3]", clock pin = "CLK") is 4.144 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 10.210 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.857 ns) + CELL(0.787 ns) = 3.623 ns; Loc. = LCFF_X32_Y4_N11; Fanout = 2; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst6'
        Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 4.082 ns; Loc. = LCCOMB_X32_Y4_N6; Fanout = 3; COMB Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst11'
        Info: 4: + IC(0.229 ns) + CELL(0.787 ns) = 5.098 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|CPU_4T_origin:inst|inst5'
        Info: 5: + IC(0.747 ns) + CELL(0.787 ns) = 6.632 ns; Loc. = LCFF_X31_Y4_N31; Fanout = 6; REG Node = 'CPU_4T_Final:inst2|inst8'
        Info: 6: + IC(0.507 ns) + CELL(0.438 ns) = 7.577 ns; Loc. = LCCOMB_X32_Y4_N0; Fanout = 1; COMB Node = 'inst20'
        Info: 7: + IC(1.024 ns) + CELL(0.000 ns) = 8.601 ns; Loc. = CLKCTRL_G12; Fanout = 19; COMB Node = 'inst20~clkctrl'
        Info: 8: + IC(0.949 ns) + CELL(0.660 ns) = 10.210 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 4.588 ns ( 44.94 % )
        Info: Total interconnect delay = 5.622 ns ( 55.06 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 6.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_E12; Fanout = 2; PIN Node = 'data[3]'
        Info: 2: + IC(5.354 ns) + CELL(0.106 ns) = 6.300 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst23|altsyncram:altsyncram_component|altsyncram_fnc1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 0.946 ns ( 15.02 % )
        Info: Total interconnect delay = 5.354 ns ( 84.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Thu Jun 15 21:26:55 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


