{"Source Block": ["oh/src/stdlib/dv/oh_simctrl.v@29:39@HdlIdDef", "   reg \t     start;\n   reg \t     clk1=0;\n   reg \t     clk2=0;\n   reg [6:0] clk1_phase;\n   reg [6:0] clk2_phase;\n   reg \t     test_fail;   \n   integer   seed,r;\n   reg [1023:0] testname;\n\n   //#################################\n   // CONFIGURATION\n"], "Clone Blocks": [["oh/src/stdlib/dv/oh_simctrl.v@30:40", "   reg \t     clk1=0;\n   reg \t     clk2=0;\n   reg [6:0] clk1_phase;\n   reg [6:0] clk2_phase;\n   reg \t     test_fail;   \n   integer   seed,r;\n   reg [1023:0] testname;\n\n   //#################################\n   // CONFIGURATION\n   //#################################\n"], ["oh/src/stdlib/dv/oh_simctrl.v@27:37", "   reg \t     vss;   \n   reg \t     nreset;\n   reg \t     start;\n   reg \t     clk1=0;\n   reg \t     clk2=0;\n   reg [6:0] clk1_phase;\n   reg [6:0] clk2_phase;\n   reg \t     test_fail;   \n   integer   seed,r;\n   reg [1023:0] testname;\n\n"], ["oh/src/stdlib/dv/oh_simctrl.v@31:41", "   reg \t     clk2=0;\n   reg [6:0] clk1_phase;\n   reg [6:0] clk2_phase;\n   reg \t     test_fail;   \n   integer   seed,r;\n   reg [1023:0] testname;\n\n   //#################################\n   // CONFIGURATION\n   //#################################\n   initial\n"], ["oh/src/stdlib/dv/oh_simctrl.v@30:40", "   reg \t     clk1=0;\n   reg \t     clk2=0;\n   reg [6:0] clk1_phase;\n   reg [6:0] clk2_phase;\n   reg \t     test_fail;   \n   integer   seed,r;\n   reg [1023:0] testname;\n\n   //#################################\n   // CONFIGURATION\n   //#################################\n"], ["oh/src/stdlib/dv/oh_simctrl.v@28:38", "   reg \t     nreset;\n   reg \t     start;\n   reg \t     clk1=0;\n   reg \t     clk2=0;\n   reg [6:0] clk1_phase;\n   reg [6:0] clk2_phase;\n   reg \t     test_fail;   \n   integer   seed,r;\n   reg [1023:0] testname;\n\n   //#################################\n"]], "Diff Content": {"Delete": [[34, "   reg \t     test_fail;   \n"]], "Add": [[34, "   reg \t     test_fail;\n"]]}}