Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Reading GUI preferences file '/home/abp250/.cadence/rc.gui'.

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/>   Setting attribute of root '/': 'lib_search_path' = ../libdir
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
  Setting attribute of root '/': 'library' = tcbn65gpluswc.lib
Sourcing './scripts/read_rtl.tcl' (Tue Sep 30 10:55:36 -0500 2014)...
	else if (iRST_N ==1)
	                |
Warning : Ignoring redundant edge check. [VLOGPT-417]
        : Edge signal 'iRST_N' in file '../rtl/ALT_MULTADD.v' on line 22, column 18.
  Library has 432 usable logic and 280 usable sequential lib-cells.
  Elaborating top-level block 'ALT_MULTADD' from file '../rtl/ALT_MULTADD.v'.
  Done elaborating 'ALT_MULTADD'.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      5 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      4 , failed      0 (runtime  0.00)
Total runtime 0
  Setting attribute of clock 'clk': 'clock_network_late_latency' = 1.0 1.0 1.0 1.0
  Setting attribute of clock 'clk': 'clock_source_early_latency' = 1.5 1.5 1.5 1.5
  Setting attribute of clock 'clk': 'clock_setup_uncertainty' = 100.0 50.0
  Setting attribute of clock 'clk': 'slew' = 100.0 110.0 110.0 120.0
  Library has 428 usable logic and 280 usable sequential lib-cells.
============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Sep 30 2014  10:55:37 am
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                            Clock    Source     No of   
 Name   Period   Rise    Fall     Domain  Pin/Port  Registers 
--------------------------------------------------------------
 iCLK    800.0     0.0   400.0   domain_1   iCLK           49 
 clk     400.0   200.0   200.0   domain_1   iCLK           49 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
iCLK        0.0       0.0      0.0      0.0          0.0          0.0 
clk         1.0       1.0      0.0      0.0        100.0         50.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To     R->R    R->F    F->R    F->F 
----------------------------------------------
  iCLK   iCLK   800.0   400.0   400.0   800.0 
  iCLK   clk    101.0   151.0   101.0   151.0 
  clk    iCLK   199.0   199.0   199.0   199.0 
  clk    clk    300.0   350.0   300.0   350.0 
  Setting attribute of port 'iCLK': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iRST_N': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iSEL': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iA1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB0[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[7]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[6]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[5]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[4]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[3]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[2]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[1]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'iB1[0]': 'external_driver' = /libraries/tcbn65gpluswc/libcells/MUX2ND2/ZN
  Setting attribute of port 'oRESULT[16]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[15]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[14]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[13]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[12]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[11]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[10]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[9]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[8]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[7]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[6]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[5]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[4]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[3]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[2]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[1]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of port 'oRESULT[0]': 'external_pin_cap' = 2.0 2.0
  Setting attribute of design 'ALT_MULTADD': 'max_fanout' = 10.000
  Setting attribute of root '/': 'power_optimization_effort' = high
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 5 hierarchical instances.
        : Optimizations like for example constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There are 4 CSA groups in module 'ALT_MULTADD_csa_cluster'... Accepted.
        Trying carrysave optimization (configuration 1 of 1) on module 'ALT_MULTADD_csa_cluster'...
Info    : Done carrysave optimization. [RTLOPT-20]
        : There is 1 CSA group in module 'ALT_MULTADD_csa_cluster'... Rejected.
Info    : Performing RTL resource sharing. [RTLOPT-30]
        : Merging instances 'final_adder_add_11_19' and 'final_adder_add_31_30' in design 'ALT_MULTADD'.
	: RTL resource sharing move has been accepted
Mapping ALT_MULTADD to gates.
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1 hierarchical instance.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		100%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
 
Global mapping target info
==========================
Cost Group 'default' target slack: -1420 ps
Target path end-point (Pin: oRESULT_reg[16]/d)

Cost Group 'iCLK' target slack: -1322 ps
Target path end-point (Pin: oRESULT_reg[16]/d)

 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map       8760   -3061  A1_reg[2]/CP --> oRESULT_reg[15]/D
 
Global incremental target info
==============================
Cost Group 'default' target slack: -1580 ps
Target path end-point (Pin: oRESULT_reg[15]/D (DFCNQD1/D))

Cost Group 'iCLK' target slack: -1482 ps
Target path end-point (Pin: oRESULT_reg[15]/D (DFCNQD1/D))

 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc       6834   -3096  A1_reg[2]/CP --> oRESULT_reg[15]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'ALT_MULTADD' in file 'fv/ALT_MULTADD/rtl_to_g1.do' ...
  Inserting clock-gating logic in netlist from '/designs/ALT_MULTADD'
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             49		100%
  Excluded from clock-gating            0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        49		100%
Total CG Modules                        0
  Decloning clock-gating logic from /
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt        6834   -3096         0        0        2
            Path: A1_reg[2]/CP --> oRESULT_reg[15]/D
 
Incremental optimization status (pre-loop)
==========================================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_in       6754   -3090         0        0        2
            Path: A1_reg[7]/CP --> oRESULT_reg[15]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       6754   -3090         0        0        2
            Path: A1_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       7142   -2983         0        0        4
            Path: B1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7209   -2973         0        0        4
            Path: A1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7294   -2961         0        0        5
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7416   -2942         0        0        5
            Path: B0_reg[5]/CP --> oRESULT_reg[15]/D
 incr_delay       7442   -2935         0        0        3
            Path: A0_reg[0]/CP --> oRESULT_reg[16]/D
 incr_delay       7455   -2931         0        0        3
            Path: B1_reg[2]/CP --> oRESULT_reg[15]/D
 incr_delay       7474   -2926         0        0        3
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7499   -2923         0        0        3
            Path: B1_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7521   -2922         0        0        3
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       7527   -2921         0        0        3
            Path: A0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7546   -2919         0        0        3
            Path: A1_reg[2]/CP --> oRESULT_reg[14]/D
 incr_delay       7554   -2918         0        0        3
            Path: B1_reg[2]/CP --> oRESULT_reg[14]/D
 incr_delay       7554   -2917         0        0        3
            Path: B1_reg[2]/CP --> oRESULT_reg[14]/D
 incr_delay       7555   -2916         0        0        3
            Path: A0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7669   -2900         0        0        4
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7710   -2886         0        0        4
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7733   -2879         0        0        4
            Path: B1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7720   -2847         0        0       19
            Path: A0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7824   -2814         0        0       18
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7887   -2807         0        0       18
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8005   -2791         0        0       19
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8006   -2789         0        0       18
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8024   -2786         0        0       18
            Path: B1_reg[1]/CP --> oRESULT_reg[15]/D
 incr_delay       8078   -2779         0        0       18
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8072   -2779         0        0       18
            Path: A0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8086   -2778         0        0       18
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8112   -2776         0        0       18
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8112   -2776         0        0       18
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8116   -2776         0        0       18
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8121   -2773         0        0       18
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8132   -2765         0        0       18
            Path: A1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8157   -2762         0        0       19
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8158   -2762         0        0       19
            Path: B1_reg[5]/CP --> oRESULT_reg[15]/D
 incr_delay       8181   -2760         0        0       19
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       8190   -2758         0        0       19
            Path: B0_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       8194   -2758         0        0       19
            Path: A1_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       8190   -2757         0        0       19
            Path: A1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       8219   -2756         0        0       19
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       8227   -2755         0        0       19
            Path: B1_reg[1]/CP --> oRESULT_reg[16]/D
 incr_delay       8235   -2753         0        0       19
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       8223   -2753         0        0       19
            Path: B1_reg[1]/CP --> oRESULT_reg[15]/D
 incr_delay       8225   -2751         0        0       19
            Path: B1_reg[1]/CP --> oRESULT_reg[15]/D
 incr_delay       8216   -2749         0        0       19
            Path: B1_reg[4]/CP --> oRESULT_reg[15]/D
 incr_delay       8218   -2748         0        0       19
            Path: B1_reg[3]/CP --> oRESULT_reg[15]/D
 init_drc         8218   -2748         0        0       19
            Path: B1_reg[3]/CP --> oRESULT_reg[15]/D
 incr_drc         8232   -2748         0        0        2
            Path: B1_reg[3]/CP --> oRESULT_reg[15]/D
 init_area        8232   -2748         0        0        2
            Path: B1_reg[3]/CP --> oRESULT_reg[15]/D
 undup            8229   -2748         0        0        2
            Path: B1_reg[3]/CP --> oRESULT_reg[15]/D
 rem_buf          8173   -2748         0        0        2
            Path: B1_reg[3]/CP --> oRESULT_reg[15]/D
 rem_inv          8083   -2748         0        0        2
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 merge_bi         8015   -2748         0        0        1
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 seq_res_ar       8050   -2748         0        0        1
            Path: A1_reg[2]/CP --> oRESULT_reg[16]/D
 io_phase         7997   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 gate_comp        7935   -2748         0        0        1
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 gcomp_mog        7935   -2748         0        0        1
            Path: A0_reg[2]/CP --> oRESULT_reg[16]/D
 glob_area        7850   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 area_down        7819   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 rem_buf          7803   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 rem_inv          7789   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 merge_bi         7780   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 rem_inv_qb       7779   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       7779   -2748         0        0        1
            Path: B1_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       7808   -2747         0        0        1
            Path: A1_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       7823   -2746         0        0        1
            Path: A0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7831   -2745         0        0        1
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7857   -2745         0        0        2
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7877   -2742         0        0        2
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7879   -2741         0        0        2
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7911   -2737         0        0        2
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7917   -2735         0        0        2
            Path: B0_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7933   -2735         0        0        2
            Path: B0_reg[2]/CP --> oRESULT_reg[16]/D
 incr_delay       7949   -2731         0        0        2
            Path: A1_reg[7]/CP --> oRESULT_reg[15]/D
 incr_delay       7952   -2730         0        0        2
            Path: B1_reg[3]/CP --> oRESULT_reg[16]/D
 incr_delay       7956   -2730         0        0        2
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7955   -2729         0        0        2
            Path: A1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7965   -2728         0        0        2
            Path: B0_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7967   -2728         0        0        2
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_delay       7969   -2727         0        0        2
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 incr_delay       7977   -2727         0        0        2
            Path: B1_reg[4]/CP --> oRESULT_reg[16]/D
 incr_delay       7977   -2727         0        0        2
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 init_drc         7977   -2727         0        0        2
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 incr_drc         7991   -2727         0        0        1
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 init_area        7991   -2727         0        0        1
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 undup            7989   -2727         0        0        1
            Path: A1_reg[7]/CP --> oRESULT_reg[16]/D
 rem_buf          7966   -2727         0        0        1
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 rem_inv          7955   -2727         0        0        1
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 merge_bi         7938   -2727         0        0        1
            Path: A0_reg[7]/CP --> oRESULT_reg[16]/D
 rem_inv_qb       7937   -2727         0        0        1
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 io_phase         7924   -2727         0        0        1
            Path: B0_reg[4]/CP --> oRESULT_reg[16]/D
 gate_comp        7892   -2727         0        0        1
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 glob_area        7854   -2727         0        0        1
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 area_down        7838   -2727         0        0        1
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - - - DRC Totals - - - - 
                 Total   Worst      Max       Max    Max   
Operation         Area   Slacks    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay       7838   -2727         0        0        1
            Path: A0_reg[5]/CP --> oRESULT_reg[16]/D
 incr_delay       7839   -2727         0        0        1
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D
 init_drc         7839   -2727         0        0        1
            Path: A1_reg[6]/CP --> oRESULT_reg[16]/D

  Done mapping ALT_MULTADD
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '3587', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
  Synthesis succeeded.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'ALT_MULTADD'.
        : Use 'report timing -lint' for more information.

*** INTERRUPTED *** [signal 1]
