library ieee;
use ieee.std_logic_1164.all;

entity ErrorControlAdd is
port( ASigned, BSigned, ResSigned, CoutAdd : in std_logic;
		errorTotale : out std_logic);
end entity;

architecture archi_errorAdd of ErrorControlAdd is
	signal ErrorSigne, ErrorOverFlow : std_logic;
begin
	ErrorOverFlow <= Cout;
	ErrorSigne <= (