

================================================================
== Vivado HLS Report for 'delta_LUT'
================================================================
* Date:           Tue May 22 02:47:27 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        tkmu_proj0
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.29|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     237|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|       0|       0|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      99|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      2|      99|     238|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |tkmu_simple_hw_mueOg_U4  |tkmu_simple_hw_mueOg  |        0|      2|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      2|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |delta_table5_U  |delta_LUT_delta_tdEe  |        1|  0|   0|  1024|   11|     1|        11264|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|  1024|   11|     1|        11264|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_208_p2     |     +    |      0|  0|  14|           1|          14|
    |neg_mul_fu_118_p2   |     -    |      0|  0|  43|           1|          43|
    |neg_ti_fu_163_p2    |     -    |      0|  0|  19|           1|          19|
    |r_V_19_fu_178_p2    |     -    |      0|  0|  19|          17|          19|
    |sel_tmp2_fu_276_p2  |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_260_p2      |   icmp   |      0|  0|   8|          22|           1|
    |tmp_s_fu_202_p2     |   icmp   |      0|  0|   3|           6|           1|
    |tmp_212_fu_289_p2   |    or    |      0|  0|   1|           1|           1|
    |ap_return           |  select  |      0|  0|  11|           1|          11|
    |index_fu_234_p3     |  select  |      0|  0|  32|           1|          32|
    |p_v_fu_152_p3       |  select  |      0|  0|  22|           1|          22|
    |sel_tmp_fu_281_p3   |  select  |      0|  0|  11|           1|           1|
    |tmp_220_fu_171_p3   |  select  |      0|  0|  19|           1|          19|
    |tmp_223_fu_227_p3   |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_271_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 237|          57|         218|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |icmp_reg_349             |   1|   0|    1|          0|
    |p_v_reg_313              |  22|   0|   22|          0|
    |r_V_19_reg_323           |  19|   0|   19|          0|
    |ret_V_reg_338            |  14|   0|   14|          0|
    |tmp_210_reg_328          |  13|   0|   13|          0|
    |tmp_270_reg_307          |   1|   0|    1|          0|
    |tmp_273_reg_318          |  19|   0|   19|          0|
    |tmp_277_reg_343          |   1|   0|    1|          0|
    |tmp_s_reg_333            |   1|   0|    1|          0|
    |tmp_270_reg_307          |   0|   1|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  99|   1|  100|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_ce        |  in |    1| ap_ctrl_hs |   delta_LUT  | return value |
|ap_return    | out |   11| ap_ctrl_hs |   delta_LUT  | return value |
|data_V_read  |  in |   11|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.54ns
ST_1: data_V_read_7 (3)  [1/1] 0.00ns
_ifconv:0  %data_V_read_7 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %data_V_read)

ST_1: r_V (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:2  %r_V = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %data_V_read_7, i10 0)

ST_1: sext_cast (6)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:3  %sext_cast = sext i21 %r_V to i44

ST_1: mul (7)  [5/5] 1.54ns  loc: src/tk-mu_simple.h:393
_ifconv:4  %mul = mul i44 2236963, %sext_cast

ST_1: tmp_270 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:7  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_7, i32 10)


 <State 2>: 1.54ns
ST_2: mul (7)  [4/5] 1.54ns  loc: src/tk-mu_simple.h:393
_ifconv:4  %mul = mul i44 2236963, %sext_cast


 <State 3>: 1.54ns
ST_3: mul (7)  [3/5] 1.54ns  loc: src/tk-mu_simple.h:393
_ifconv:4  %mul = mul i44 2236963, %sext_cast


 <State 4>: 1.54ns
ST_4: mul (7)  [2/5] 1.54ns  loc: src/tk-mu_simple.h:393
_ifconv:4  %mul = mul i44 2236963, %sext_cast


 <State 5>: 4.06ns
ST_5: mul (7)  [1/5] 1.54ns  loc: src/tk-mu_simple.h:393
_ifconv:4  %mul = mul i44 2236963, %sext_cast

ST_5: tmp_269 (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:5  %tmp_269 = trunc i44 %mul to i43

ST_5: neg_mul (9)  [1/1] 1.81ns  loc: src/tk-mu_simple.h:393
_ifconv:6  %neg_mul = sub i43 0, %tmp_269

ST_5: tmp_271 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:8  %tmp_271 = call i18 @_ssdm_op_PartSelect.i18.i43.i32.i32(i43 %neg_mul, i32 25, i32 42)

ST_5: tmp (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:9  %tmp = sext i18 %tmp_271 to i22

ST_5: tmp_272 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:10  %tmp_272 = call i19 @_ssdm_op_PartSelect.i19.i44.i32.i32(i44 %mul, i32 25, i32 43)

ST_5: tmp_219 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:11  %tmp_219 = sext i19 %tmp_272 to i22

ST_5: p_v (15)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:393
_ifconv:12  %p_v = select i1 %tmp_270, i22 %tmp, i22 %tmp_219

ST_5: tmp_273 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:13  %tmp_273 = trunc i22 %p_v to i19


 <State 6>: 4.29ns
ST_6: neg_ti (17)  [1/1] 1.45ns  loc: src/tk-mu_simple.h:393
_ifconv:14  %neg_ti = sub i19 0, %tmp_273

ST_6: tmp_274 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393 (grouped into LUT with out node r_V_19)
_ifconv:15  %tmp_274 = trunc i22 %p_v to i19

ST_6: tmp_220 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393 (grouped into LUT with out node r_V_19)
_ifconv:16  %tmp_220 = select i1 %tmp_270, i19 %neg_ti, i19 %tmp_274

ST_6: r_V_19 (20)  [1/1] 1.45ns  loc: src/tk-mu_simple.h:393 (out node of the LUT)
_ifconv:17  %r_V_19 = sub i19 65536, %tmp_220

ST_6: tmp_210 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:18  %tmp_210 = call i13 @_ssdm_op_PartSelect.i13.i19.i32.i32(i19 %r_V_19, i32 6, i32 18)

ST_6: ret_V_cast (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:19  %ret_V_cast = sext i13 %tmp_210 to i14

ST_6: tmp_276 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:21  %tmp_276 = trunc i19 %r_V_19 to i6

ST_6: tmp_s (25)  [1/1] 1.16ns  loc: src/tk-mu_simple.h:393
_ifconv:22  %tmp_s = icmp eq i6 %tmp_276, 0

ST_6: ret_V (26)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:393
_ifconv:23  %ret_V = add i14 1, %ret_V_cast


 <State 7>: 3.10ns
ST_7: tmp_275 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393 (grouped into LUT with out node index)
_ifconv:20  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_19, i32 18)

ST_7: tmp_221 (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393
_ifconv:24  %tmp_221 = sext i13 %tmp_210 to i32

ST_7: tmp_222 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393 (grouped into LUT with out node index)
_ifconv:25  %tmp_222 = sext i14 %ret_V to i32

ST_7: tmp_223 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:393 (grouped into LUT with out node index)
_ifconv:26  %tmp_223 = select i1 %tmp_s, i32 %tmp_221, i32 %tmp_222

ST_7: index (30)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:393 (out node of the LUT)
_ifconv:27  %index = select i1 %tmp_275, i32 %tmp_223, i32 %tmp_221

ST_7: tmp_277 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:395
_ifconv:28  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

ST_7: tmp_278 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:396
_ifconv:29  %tmp_278 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)

ST_7: icmp (33)  [1/1] 1.34ns  loc: src/tk-mu_simple.h:396
_ifconv:30  %icmp = icmp sgt i22 %tmp_278, 0

ST_7: tmp_208 (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:397
_ifconv:31  %tmp_208 = zext i32 %index to i64

ST_7: delta_table5_addr (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:397
_ifconv:32  %delta_table5_addr = getelementptr [1024 x i11]* @delta_table5, i64 0, i64 %tmp_208

ST_7: delta_table5_load (36)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:397
_ifconv:33  %delta_table5_load = load i11* %delta_table5_addr, align 2


 <State 8>: 3.10ns
ST_8: StgValue_46 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:388
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: delta_table5_load (36)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:397
_ifconv:33  %delta_table5_load = load i11* %delta_table5_addr, align 2

ST_8: sel_tmp1 (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:395 (grouped into LUT with out node sel_tmp2)
_ifconv:34  %sel_tmp1 = xor i1 %tmp_277, true

ST_8: sel_tmp2 (38)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:396 (out node of the LUT)
_ifconv:35  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_8: sel_tmp (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:397 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:36  %sel_tmp = select i1 %sel_tmp2, i11 0, i11 -893

ST_8: tmp_212 (40)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:397 (grouped into LUT with out node ssdm_int_V_write_ass)
_ifconv:37  %tmp_212 = or i1 %sel_tmp2, %tmp_277

ST_8: ssdm_int_V_write_ass (41)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:397 (out node of the LUT)
_ifconv:38  %ssdm_int_V_write_ass = select i1 %tmp_212, i11 %sel_tmp, i11 %delta_table5_load

ST_8: StgValue_53 (42)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:399
_ifconv:39  ret i11 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_table5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_7        (read          ) [ 000000000]
r_V                  (bitconcatenate) [ 000000000]
sext_cast            (sext          ) [ 011111000]
tmp_270              (bitselect     ) [ 011111100]
mul                  (mul           ) [ 000000000]
tmp_269              (trunc         ) [ 000000000]
neg_mul              (sub           ) [ 000000000]
tmp_271              (partselect    ) [ 000000000]
tmp                  (sext          ) [ 000000000]
tmp_272              (partselect    ) [ 000000000]
tmp_219              (sext          ) [ 000000000]
p_v                  (select        ) [ 010000100]
tmp_273              (trunc         ) [ 010000100]
neg_ti               (sub           ) [ 000000000]
tmp_274              (trunc         ) [ 000000000]
tmp_220              (select        ) [ 000000000]
r_V_19               (sub           ) [ 010000010]
tmp_210              (partselect    ) [ 010000010]
ret_V_cast           (sext          ) [ 000000000]
tmp_276              (trunc         ) [ 000000000]
tmp_s                (icmp          ) [ 010000010]
ret_V                (add           ) [ 010000010]
tmp_275              (bitselect     ) [ 000000000]
tmp_221              (sext          ) [ 000000000]
tmp_222              (sext          ) [ 000000000]
tmp_223              (select        ) [ 000000000]
index                (select        ) [ 000000000]
tmp_277              (bitselect     ) [ 010000001]
tmp_278              (partselect    ) [ 000000000]
icmp                 (icmp          ) [ 010000001]
tmp_208              (zext          ) [ 000000000]
delta_table5_addr    (getelementptr ) [ 010000001]
StgValue_46          (specpipeline  ) [ 000000000]
delta_table5_load    (load          ) [ 000000000]
sel_tmp1             (xor           ) [ 000000000]
sel_tmp2             (and           ) [ 000000000]
sel_tmp              (select        ) [ 000000000]
tmp_212              (or            ) [ 000000000]
ssdm_int_V_write_ass (select        ) [ 000000000]
StgValue_53          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delta_table5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_table5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_read_7_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_7/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="delta_table5_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="14" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_table5_addr/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="86" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="delta_table5_load/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="21" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="21" slack="0"/>
<pin id="98" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="23" slack="0"/>
<pin id="102" dir="0" index="1" bw="21" slack="0"/>
<pin id="103" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_270_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_270/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_269_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="44" slack="0"/>
<pin id="116" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_269/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="neg_mul_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="43" slack="0"/>
<pin id="121" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_271_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="0"/>
<pin id="126" dir="0" index="1" bw="43" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_271/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_272_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="19" slack="0"/>
<pin id="140" dir="0" index="1" bw="44" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="0" index="3" bw="7" slack="0"/>
<pin id="143" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_272/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_219_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="19" slack="0"/>
<pin id="150" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_219/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_v_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="4"/>
<pin id="154" dir="0" index="1" bw="22" slack="0"/>
<pin id="155" dir="0" index="2" bw="22" slack="0"/>
<pin id="156" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_273_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="19" slack="0"/>
<pin id="161" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_273/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="neg_ti_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="19" slack="1"/>
<pin id="166" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_274_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="19" slack="1"/>
<pin id="170" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_274/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_220_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="5"/>
<pin id="173" dir="0" index="1" bw="19" slack="0"/>
<pin id="174" dir="0" index="2" bw="19" slack="0"/>
<pin id="175" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_220/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="r_V_19_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="19" slack="0"/>
<pin id="181" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_19/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_210_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="0" index="1" bw="19" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_210/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ret_V_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_276_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="19" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_276/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="ret_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="13" slack="0"/>
<pin id="211" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_275_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="19" slack="1"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_275/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_221_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_221/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_222_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_222/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_223_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_223/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="index_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_277_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="14" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_277/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_278_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="22" slack="0"/>
<pin id="252" dir="0" index="1" bw="14" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_278/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="22" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_208_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_208/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sel_tmp1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sel_tmp2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sel_tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="0"/>
<pin id="284" dir="0" index="2" bw="11" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_212_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="1"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_212/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="ssdm_int_V_write_ass_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="0" index="2" bw="11" slack="0"/>
<pin id="298" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_ass/8 "/>
</bind>
</comp>

<comp id="302" class="1005" name="sext_cast_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="44" slack="1"/>
<pin id="304" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_270_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="4"/>
<pin id="309" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_270 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_v_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="22" slack="1"/>
<pin id="315" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="p_v "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_273_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="19" slack="1"/>
<pin id="320" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_273 "/>
</bind>
</comp>

<comp id="323" class="1005" name="r_V_19_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="19" slack="1"/>
<pin id="325" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_210_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="1"/>
<pin id="330" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_s_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="338" class="1005" name="ret_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="1"/>
<pin id="340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_277_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_277 "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="354" class="1005" name="delta_table5_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="delta_table5_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="70" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="96" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="70" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="100" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="100" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="138" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="134" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="163" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="194" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="214" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="221" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="234" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="234" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="276" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="281" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="83" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="96" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="310"><net_src comp="106" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="316"><net_src comp="152" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="321"><net_src comp="159" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="326"><net_src comp="178" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="331"><net_src comp="184" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="336"><net_src comp="202" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="341"><net_src comp="208" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="346"><net_src comp="242" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="352"><net_src comp="260" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="357"><net_src comp="76" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: delta_table5 | {}
 - Input state : 
	Port: delta_LUT : data_V_read | {1 }
	Port: delta_LUT : delta_table5 | {7 8 }
  - Chain level:
	State 1
		sext_cast : 1
		mul : 2
	State 2
	State 3
	State 4
	State 5
		tmp_269 : 1
		neg_mul : 2
		tmp_271 : 3
		tmp : 4
		tmp_272 : 1
		tmp_219 : 2
		p_v : 5
		tmp_273 : 6
	State 6
		tmp_220 : 1
		r_V_19 : 2
		tmp_210 : 3
		ret_V_cast : 4
		tmp_276 : 3
		tmp_s : 4
		ret_V : 5
	State 7
		tmp_223 : 1
		index : 2
		tmp_277 : 3
		tmp_278 : 3
		icmp : 4
		tmp_208 : 3
		delta_table5_addr : 4
		delta_table5_load : 5
	State 8
		StgValue_53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          p_v_fu_152         |    0    |    0    |    22   |
|          |        tmp_220_fu_171       |    0    |    0    |    19   |
|  select  |        tmp_223_fu_227       |    0    |    0    |    32   |
|          |         index_fu_234        |    0    |    0    |    32   |
|          |        sel_tmp_fu_281       |    0    |    0    |    11   |
|          | ssdm_int_V_write_ass_fu_294 |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        neg_mul_fu_118       |    0    |    0    |    43   |
|    sub   |        neg_ti_fu_163        |    0    |    0    |    19   |
|          |        r_V_19_fu_178        |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|    add   |         ret_V_fu_208        |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |         tmp_s_fu_202        |    0    |    0    |    3    |
|          |         icmp_fu_260         |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_100         |    2    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       sel_tmp1_fu_271       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       sel_tmp2_fu_276       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        tmp_212_fu_289       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   data_V_read_7_read_fu_70  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          r_V_fu_88          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_cast_fu_96       |    0    |    0    |    0    |
|          |          tmp_fu_134         |    0    |    0    |    0    |
|   sext   |        tmp_219_fu_148       |    0    |    0    |    0    |
|          |      ret_V_cast_fu_194      |    0    |    0    |    0    |
|          |        tmp_221_fu_221       |    0    |    0    |    0    |
|          |        tmp_222_fu_224       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_270_fu_106       |    0    |    0    |    0    |
| bitselect|        tmp_275_fu_214       |    0    |    0    |    0    |
|          |        tmp_277_fu_242       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_269_fu_114       |    0    |    0    |    0    |
|   trunc  |        tmp_273_fu_159       |    0    |    0    |    0    |
|          |        tmp_274_fu_168       |    0    |    0    |    0    |
|          |        tmp_276_fu_198       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_271_fu_124       |    0    |    0    |    0    |
|partselect|        tmp_272_fu_138       |    0    |    0    |    0    |
|          |        tmp_210_fu_184       |    0    |    0    |    0    |
|          |        tmp_278_fu_250       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        tmp_208_fu_266       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |   235   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|delta_table5_addr_reg_354|   10   |
|       icmp_reg_349      |    1   |
|       p_v_reg_313       |   22   |
|      r_V_19_reg_323     |   19   |
|      ret_V_reg_338      |   14   |
|    sext_cast_reg_302    |   44   |
|     tmp_210_reg_328     |   13   |
|     tmp_270_reg_307     |    1   |
|     tmp_273_reg_318     |   19   |
|     tmp_277_reg_343     |    1   |
|      tmp_s_reg_333      |    1   |
+-------------------------+--------+
|          Total          |   145  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    10   |
|    grp_fu_100    |  p1  |   2  |  21  |   42   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   62   ||  1.784  ||    31   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   235  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   31   |
|  Register |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   145  |   266  |
+-----------+--------+--------+--------+--------+
