Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/u200/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -Oenable_linking_all_libraries -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 46 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_axi_s_inStreamTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStreamTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_getinstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_regslice_both
INFO: [VRFC 10-311] analyzing module example_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_fifo_w64_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w64_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w64_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_fifo_w128_d4096_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d4096_A_ram
INFO: [VRFC 10-311] analyzing module example_fifo_w128_d4096_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_fifo_w32_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d64_A_ram
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module example_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.example_control_s_axi
Compiling module xil_defaultlib.example_gmem0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.example_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.example_gmem0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.example_gmem0_m_axi_fifo(DEPTH=1...
Compiling module xil_defaultlib.example_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.example_gmem0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.example_gmem0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.example_gmem0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.example_gmem0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.example_gmem0_m_axi_throttle(ADD...
Compiling module xil_defaultlib.example_gmem0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.example_entry_proc
Compiling module xil_defaultlib.example_flow_control_loop_pipe
Compiling module xil_defaultlib.example_regslice_both(DataWidth=...
Compiling module xil_defaultlib.example_regslice_both(DataWidth=...
Compiling module xil_defaultlib.example_regslice_both(DataWidth=...
Compiling module xil_defaultlib.example_getinstream
Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.example_streamtoparallelwithburs...
Compiling module xil_defaultlib.example_streamtoparallelwithburs...
Compiling module xil_defaultlib.example_fifo_w64_d2_S_shiftReg
Compiling module xil_defaultlib.example_fifo_w64_d2_S
Compiling module xil_defaultlib.example_fifo_w128_d4096_A_ram
Compiling module xil_defaultlib.example_fifo_w128_d4096_A
Compiling module xil_defaultlib.example_fifo_w32_d64_A_ram
Compiling module xil_defaultlib.example_fifo_w32_d64_A
Compiling module xil_defaultlib.example
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=1024)
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_inStreamTop
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=19)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/xsim.dir/example/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  3 10:34:11 2023...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "128000"
// RTL Simulation : 1 / 1 [n/a] @ "7608000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 7637500 ps : File "/home/zyt/example/Vitis-HLS-Introductory-Examples/Interface/Streaming/axi_stream_to_master/proj/solution1/sim/verilog/example.autotb.v" Line 481
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb  3 10:34:23 2023...
