Search.setIndex({"alltitles": {"CCC handling": [[0, "ccc-handling"]], "Design verification": [[0, null]], "Enter and exit HDR mode": [[0, "enter-and-exit-hdr-mode"], [0, "id36"]], "I3C Core - testplan": [[1, null]], "Recovery mode tests": [[0, "recovery-mode-tests"]], "Target": [[0, "target"]], "Testplans": [[0, "testplans"]], "Testplans for individual blocks": [[0, "testplans-for-individual-blocks"]], "Testplans for the core": [[0, "testplans-for-the-core"]], "Testpoints": [[0, "testpoints"], [0, "id1"], [0, "id2"], [0, "id4"], [0, "id5"], [0, "id11"], [0, "id13"], [0, "id14"], [0, "id16"], [0, "id18"], [0, "id20"], [0, "id21"], [0, "id22"], [0, "id23"], [0, "id27"], [0, "id28"], [0, "id30"], [0, "id31"], [0, "id34"], [0, "id35"], [0, "id37"], [0, "id38"], [0, "id39"], [0, "id40"]], "Verification": [[1, null]], "bit_tx_high_level": [[0, "bit-tx-high-level"], [0, "id8"]], "bit_tx_low_level": [[0, "bit-tx-low-level"], [0, "id9"]], "bit_tx_negedge": [[0, "bit-tx-negedge"], [0, "id6"]], "bit_tx_pre_posedge": [[0, "bit-tx-pre-posedge"], [0, "id7"]], "bus_monitor": [[0, "bus-monitor"]], "bus_monitor_hdr_exit": [[0, "bus-monitor-hdr-exit"]], "bus_rx_flow": [[0, "bus-rx-flow"]], "bus_timers": [[0, "bus-timers"]], "bus_tx": [[0, "bus-tx"]], "bus_tx_flow": [[0, "bus-tx-flow"]], "byte_tx": [[0, "byte-tx"], [0, "id10"]], "ccc": [[0, "ccc"]], "ccc_direct_multiple_rd": [[0, "ccc-direct-multiple-rd"]], "ccc_direct_multiple_wr": [[0, "ccc-direct-multiple-wr"]], "ccc_enec_disec_bcast": [[0, "ccc-enec-disec-bcast"]], "ccc_enec_disec_direct": [[0, "ccc-enec-disec-direct"]], "ccc_getbcr": [[0, "ccc-getbcr"]], "ccc_getdcr": [[0, "ccc-getdcr"]], "ccc_getmrl": [[0, "ccc-getmrl"]], "ccc_getmwl": [[0, "ccc-getmwl"]], "ccc_getpid": [[0, "ccc-getpid"]], "ccc_getstatus": [[0, "ccc-getstatus"]], "ccc_rstact_bcast": [[0, "ccc-rstact-bcast"]], "ccc_rstact_direct": [[0, "ccc-rstact-direct"]], "ccc_rstdaa": [[0, "ccc-rstdaa"]], "ccc_setaasa": [[0, "ccc-setaasa"]], "ccc_setdasa": [[0, "ccc-setdasa"]], "ccc_setmrl_bcast": [[0, "ccc-setmrl-bcast"]], "ccc_setmrl_direct": [[0, "ccc-setmrl-direct"]], "ccc_setmwl_bcast": [[0, "ccc-setmwl-bcast"]], "ccc_setmwl_direct": [[0, "ccc-setmwl-direct"]], "clear_on_nonempty_cmd_queue": [[0, "clear-on-nonempty-cmd-queue"]], "clear_on_nonempty_ibi_queue": [[0, "clear-on-nonempty-ibi-queue"]], "clear_on_nonempty_resp_queue": [[0, "clear-on-nonempty-resp-queue"]], "clear_on_nonempty_rx_queue": [[0, "clear-on-nonempty-rx-queue"]], "clear_on_nonempty_tx_queue": [[0, "clear-on-nonempty-tx-queue"]], "cmd_capacity_status_test": [[0, "cmd-capacity-status-test"]], "cmd_setup_threshold_test": [[0, "cmd-setup-threshold-test"]], "cmd_should_raise_thld_trig": [[0, "cmd-should-raise-thld-trig"]], "converter": [[0, "converter"], [0, "id32"]], "csr_sw_access": [[0, "csr-sw-access"]], "descriptor_rx": [[0, "descriptor-rx"], [0, "id15"]], "descriptor_tx": [[0, "descriptor-tx"], [0, "id17"]], "drivers": [[0, "drivers"]], "edge_detector": [[0, "edge-detector"]], "flow_standby_i3c": [[0, "flow-standby-i3c"]], "flush": [[0, "flush"], [0, "id33"]], "get_status": [[0, "get-status"], [0, "id3"], [0, "id12"], [0, "id19"]], "hci_queues": [[0, "hci-queues"]], "i3c_bus_monitor": [[0, "i3c-bus-monitor"]], "i3c_target_ibi": [[0, "i3c-target-ibi"]], "i3c_target_ibi_data": [[0, "i3c-target-ibi-data"]], "i3c_target_ibi_retry": [[0, "i3c-target-ibi-retry"]], "i3c_target_read": [[0, "i3c-target-read"]], "i3c_target_write": [[0, "i3c-target-write"]], "i3c_target_writes_and_reads": [[0, "i3c-target-writes-and-reads"]], "ibi_capacity_status_test": [[0, "ibi-capacity-status-test"]], "ibi_done": [[0, "ibi-done"]], "ibi_setup_threshold_test": [[0, "ibi-setup-threshold-test"]], "ibi_should_raise_thld_trig": [[0, "ibi-should-raise-thld-trig"], [0, "id26"]], "image_activated": [[0, "image-activated"]], "indirect_fifo_write": [[0, "indirect-fifo-write"]], "interrupt_force": [[0, "interrupt-force"]], "multiple_bit_reads": [[0, "multiple-bit-reads"]], "multiple_byte_reads": [[0, "multiple-byte-reads"]], "payload_available": [[0, "payload-available"]], "pec": [[0, "pec"], [0, "id29"]], "posttrigger_with_delay": [[0, "posttrigger-with-delay"]], "posttrigger_with_no_delay": [[0, "posttrigger-with-no-delay"]], "pretrigger_with_delay": [[0, "pretrigger-with-delay"]], "pretrigger_with_no_delay": [[0, "pretrigger-with-no-delay"]], "read": [[0, "read"]], "read_hci_version_csr": [[0, "read-hci-version-csr"]], "read_long": [[0, "read-long"]], "read_pio_section_offset": [[0, "read-pio-section-offset"]], "read_short": [[0, "read-short"]], "recovery_flow": [[0, "recovery-flow"]], "resp_capacity_status_test": [[0, "resp-capacity-status-test"]], "resp_setup_threshold_test": [[0, "resp-setup-threshold-test"]], "resp_should_raise_thld_trig": [[0, "resp-should-raise-thld-trig"]], "rx": [[0, "rx"]], "rx_capacity_status_test": [[0, "rx-capacity-status-test"]], "rx_desc_should_raise_thld_trig": [[0, "rx-desc-should-raise-thld-trig"]], "rx_desc_stat": [[0, "rx-desc-stat"]], "rx_setup_threshold_test": [[0, "rx-setup-threshold-test"]], "rx_should_raise_thld_trig": [[0, "rx-should-raise-thld-trig"], [0, "id24"]], "sequence_csr_read": [[0, "sequence-csr-read"]], "sequence_csr_write": [[0, "sequence-csr-write"]], "target_escalated_reset": [[0, "target-escalated-reset"]], "target_interrupts": [[0, "target-interrupts"]], "target_peripheral_reset": [[0, "target-peripheral-reset"], [0, "id41"]], "target_reset_detection": [[0, "target-reset-detection"]], "trigger_with_delay": [[0, "trigger-with-delay"]], "trigger_with_no_delay": [[0, "trigger-with-no-delay"]], "tti_ibi_setup_threshold_test": [[0, "tti-ibi-setup-threshold-test"]], "tti_queues": [[0, "tti-queues"]], "tti_rx_capacity_status_test": [[0, "tti-rx-capacity-status-test"]], "tti_rx_desc_capacity_status_test": [[0, "tti-rx-desc-capacity-status-test"]], "tti_rx_desc_setup_threshold_test": [[0, "tti-rx-desc-setup-threshold-test"]], "tti_rx_setup_threshold_test": [[0, "tti-rx-setup-threshold-test"]], "tti_tx_capacity_status_test": [[0, "tti-tx-capacity-status-test"]], "tti_tx_desc_capacity_status_test": [[0, "tti-tx-desc-capacity-status-test"]], "tti_tx_desc_setup_threshold_test": [[0, "tti-tx-desc-setup-threshold-test"]], "tti_tx_setup_threshold_test": [[0, "tti-tx-setup-threshold-test"]], "tx_capacity_status_test": [[0, "tx-capacity-status-test"]], "tx_desc_should_raise_thld_trig": [[0, "tx-desc-should-raise-thld-trig"]], "tx_desc_stat": [[0, "tx-desc-stat"]], "tx_setup_threshold_test": [[0, "tx-setup-threshold-test"]], "tx_should_raise_thld_trig": [[0, "tx-should-raise-thld-trig"], [0, "id25"]], "virtual_read_alternating": [[0, "virtual-read-alternating"]], "virtual_read_illegal": [[0, "virtual-read-illegal"]], "virtual_write": [[0, "virtual-write"]], "virtual_write_alternating": [[0, "virtual-write-alternating"]], "width_converter_8toN": [[0, "width-converter-8ton"]], "width_converter_Nto8": [[0, "width-converter-nto8"]], "write": [[0, "write"]], "write_pec": [[0, "write-pec"]], "write_should_not_affect_ro_csr": [[0, "write-should-not-affect-ro-csr"]], "write_to_controller_device_addr": [[0, "write-to-controller-device-addr"]]}, "docurls": ["dv.html", "index.html"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"": 0, "0": 0, "0x2": 0, "0xf": 0, "0xff": 0, "1": 0, "10": 0, "2": 0, "3": 0, "3rd": 0, "For": 0, "In": 0, "It": 0, "The": 0, "Then": 0, "To": 0, "accept": 0, "ack": 0, "action": 0, "actual": 0, "addit": 0, "address": 0, "after": 0, "afterward": 0, "again": 0, "agent": 0, "ahb": 0, "all": 0, "allow": 0, "along": 0, "also": 0, "altern": 0, "amount": 0, "an": 0, "anoth": 0, "appropri": 0, "ar": 0, "assert": 0, "assign": 0, "assum": 0, "avail": 0, "axi": 0, "back": 0, "basic": 0, "bcr": 0, "been": 0, "befor": 0, "begin": 0, "behavior": 0, "between": 0, "bfm": 0, "bit": 0, "boradcast": 0, "both": 0, "broadcast": 0, "bu": 0, "bus_monitor": 1, "bus_rx": 0, "bus_rx_flow": 1, "bus_tim": 1, "bus_tx": 1, "bus_tx_flow": 1, "byte": 0, "can": 0, "caus": 0, "ccc": 1, "ceas": 0, "check": 0, "checksum": 0, "chunk": 0, "clear": 0, "clock": 0, "collect": 0, "command": 0, "compar": 0, "comput": 0, "concurr": 0, "condit": 0, "configur": 0, "consist": 0, "contain": 0, "content": 0, "control": 0, "controller_device_addr": 0, "correct": 0, "correctli": 0, "correspond": 0, "corrupt": 0, "count": 0, "cover": 0, "csr": 0, "csr_sw_access": 1, "cycl": 0, "data": 0, "data_buffer_thld_ctrl": 0, "dcr": 0, "deassert": 0, "definit": 0, "delai": 0, "deliber": 0, "desc": 0, "descript": 0, "descriptor": 0, "descriptor_rx": 1, "descriptor_tx": 1, "design": 1, "detail": 0, "detect": 0, "detector": 0, "devic": 0, "device_reset": 0, "device_statu": 0, "did": 0, "differ": 0, "direct": 0, "disabl": 0, "disec": 0, "doc": 0, "doe": 0, "done": 0, "drive": 0, "driven": 0, "driver": 1, "dure": 0, "dut": 0, "dynam": 0, "each": 0, "ed": 0, "edg": 0, "edge_detector": 1, "emit": 0, "empti": 0, "enabl": 0, "end": 0, "enec": 0, "ensur": 0, "enter": 1, "enthdr0": 0, "equal": 0, "error": 0, "escal": 0, "escalated_reset_o": 0, "event": 0, "exactli": 0, "examin": 0, "execut": 0, "exercis": 0, "exit": 1, "expect": 0, "fall": 0, "featur": 0, "feed": 0, "fiel": 0, "field": 0, "fifo": 0, "fill": 0, "final": 0, "finish": 0, "firmwar": 0, "first": 0, "fix": 0, "flow": 0, "flow_standby_i3c": 1, "follow": 0, "forc": 0, "free": 0, "from": 0, "fsm": 0, "gener": 0, "get": 0, "getbcr": 0, "getdcr": 0, "getmwl": 0, "getstatu": 0, "got": 0, "group": 0, "ha": 0, "handl": 1, "hardwar": 0, "have": 0, "hc_capabl": 0, "hci": 0, "hci_queu": 1, "hdr": 1, "high": 0, "how": 0, "i": 0, "i3c": 0, "i3c_bus_monitor": 1, "ibi": 0, "ibi_done_en": 0, "idl": 0, "idlehdr": 0, "imag": 0, "image_activated_o": 0, "implement": 0, "indirect": 0, "indirect_fifo_ctrl": 0, "indirect_fifo_data": 0, "indirect_fifo_statu": 0, "ing": 0, "initi": 0, "input": 0, "instanti": 0, "instruct": 0, "instuct": 0, "interfac": 0, "interrupt": 0, "interrupt_en": 0, "interrupt_statu": 0, "irq_o": 0, "issu": 0, "item": 0, "its": 0, "just": 0, "last": 0, "last_ibi_statu": 0, "lastli": 0, "length": 0, "level": 0, "limit": 0, "line": 0, "list": 0, "long": 0, "longer": 0, "loop": 0, "low": 0, "m": 0, "mai": 0, "mandatori": 0, "mani": 0, "match": 0, "mdb": 0, "met": 0, "middl": 0, "mileston": 0, "mimick": 0, "mode": 1, "model": 0, "modul": 0, "more": 0, "mrl": 0, "multipl": 0, "mwl": 0, "n": 0, "nack": 0, "name": 0, "next": 0, "non": 0, "number": 0, "obtain": 0, "od": 0, "onc": 0, "one": 0, "ones": 0, "onli": 0, "oper": 0, "organ": 0, "output": 0, "over": 0, "packet": 0, "pass": 0, "patterin": 0, "pattern": 0, "payload": 0, "pec": 1, "pending_interrupt": 0, "perform": 0, "period": 0, "peripher": 0, "peripheral_reset_o": 0, "phy": 0, "pid": 0, "pio_section_offset": 0, "plu": 0, "pointer": 0, "poll": 0, "possibl": 0, "pp": 0, "presenc": 0, "previou": 0, "privat": 0, "process": 0, "program": 0, "progress": 0, "properli": 0, "prot_cap": 0, "protocol": 0, "push": 0, "pushback": 0, "put": 0, "queue": 0, "queue_thld_ctrl": 0, "random": 0, "re": 0, "react": 0, "readabl": 0, "readi": 0, "receiv": 0, "recept": 0, "recoveri": 1, "recovery_ctrl": 0, "recovery_payload_available_o": 0, "recovery_pec": 0, "regardless": 0, "regist": 0, "relat": 0, "relev": 0, "repeat": 0, "report": 0, "request": 0, "requir": 0, "reset": 0, "reset_control": 0, "respond": 0, "respons": 0, "retri": 0, "retriev": 0, "return": 0, "right": 0, "rise": 0, "rstact": 0, "rstdaa": 0, "run": 0, "rx_data_thld_stat_en": 0, "rx_desc_stat_en": 0, "rx_desc_thld_stat_en": 0, "same": 0, "sampl": 0, "scl": 0, "sda": 0, "sdr": 0, "section": 0, "send": 0, "sent": 0, "sequenc": 0, "serivc": 0, "serv": 0, "servic": 0, "set": 0, "setaasa": 0, "setdasa": 0, "setmrl": 0, "setmwl": 0, "sever": 0, "shorter": 0, "should": 0, "side": 0, "signal": 0, "simul": 0, "simultan": 0, "sinc": 0, "sink_flush_i": 0, "softwar": 0, "some": 0, "source_flush_i": 0, "spawn": 0, "stabl": 0, "stage": 0, "start": 0, "state": 0, "static": 0, "statu": 0, "stby_cr_device_addr": 0, "steadi": 0, "step": 0, "stimuli": 0, "stop": 0, "store": 0, "stream": 0, "sub": 0, "succe": 0, "success": 0, "suffici": 0, "system": 0, "t": 0, "tag": 0, "take": 0, "target": 1, "target_interrupt": 1, "target_peripheral_reset": 1, "task": 0, "termin": 0, "test": 1, "test_bit_tx_high_level": 0, "test_bit_tx_low_level": 0, "test_bit_tx_negedg": 0, "test_bit_tx_pre_posedg": 0, "test_bus_monitor_hdr_exit": 0, "test_byte_tx": 0, "test_clear_on_nonempty_cmd_queu": 0, "test_clear_on_nonempty_ibi_queu": 0, "test_clear_on_nonempty_resp_queu": 0, "test_clear_on_nonempty_rx_queu": 0, "test_clear_on_nonempty_tx_queu": 0, "test_cmd_capacity_status_test": 0, "test_cmd_setup_threshold_test": 0, "test_cmd_should_raise_thld_trig": 0, "test_convert": 0, "test_descriptor_rx": 0, "test_descriptor_tx": 0, "test_flush": 0, "test_get_statu": 0, "test_ibi_capacity_status_test": 0, "test_ibi_setup_threshold_test": 0, "test_ibi_should_raise_thld_trig": 0, "test_multiple_bit_read": 0, "test_multiple_byte_read": 0, "test_pec": 0, "test_posttrigger_with_delai": 0, "test_posttrigger_with_no_delai": 0, "test_pretrigger_with_delai": 0, "test_pretrigger_with_no_delai": 0, "test_read_hci_version_csr": 0, "test_read_pio_section_offset": 0, "test_resp_capacity_status_test": 0, "test_resp_setup_threshold_test": 0, "test_resp_should_raise_thld_trig": 0, "test_rx": 0, "test_rx_capacity_status_test": 0, "test_rx_desc_should_raise_thld_trig": 0, "test_rx_setup_threshold_test": 0, "test_rx_should_raise_thld_trig": 0, "test_sequence_csr_read": 0, "test_sequence_csr_writ": 0, "test_target_reset_detect": 0, "test_trigger_with_delai": 0, "test_trigger_with_no_delai": 0, "test_tti_ibi_setup_threshold_test": 0, "test_tti_rx_capacity_status_test": 0, "test_tti_rx_desc_capacity_status_test": 0, "test_tti_rx_desc_setup_threshold_test": 0, "test_tti_rx_setup_threshold_test": 0, "test_tti_tx_capacity_status_test": 0, "test_tti_tx_desc_capacity_status_test": 0, "test_tti_tx_desc_setup_threshold_test": 0, "test_tti_tx_setup_threshold_test": 0, "test_tx_capacity_status_test": 0, "test_tx_desc_should_raise_thld_trig": 0, "test_tx_setup_threshold_test": 0, "test_tx_should_raise_thld_trig": 0, "test_write_should_not_affect_ro_csr": 0, "test_write_to_controller_device_addr": 0, "than": 0, "thee": 0, "thi": 0, "threshold": 0, "through": 0, "time": 0, "track": 0, "transact": 0, "transfer": 0, "transmiss": 0, "transmitt": 0, "trigger": 0, "tti": 0, "tti_queu": 1, "turn": 0, "two": 0, "tx": 0, "tx_desc_stat_en": 0, "typic": 0, "until": 0, "up": 0, "us": 0, "valid": 0, "valu": 0, "verifi": 0, "version": 0, "via": 0, "virtual": 0, "wa": 0, "wait": 0, "what": 0, "when": 0, "where": 0, "whether": 0, "which": 0, "while": 0, "width_converter_8ton": 1, "width_converter_nto8": 1, "wire": 0, "within": 0, "word": 0, "written": 0, "zero": 0}, "titles": ["Design verification", "I3C Core - testplan"], "titleterms": {"bit_tx_high_level": 0, "bit_tx_low_level": 0, "bit_tx_negedg": 0, "bit_tx_pre_posedg": 0, "block": 0, "bus_monitor": 0, "bus_monitor_hdr_exit": 0, "bus_rx_flow": 0, "bus_tim": 0, "bus_tx": 0, "bus_tx_flow": 0, "byte_tx": 0, "ccc": 0, "ccc_direct_multiple_rd": 0, "ccc_direct_multiple_wr": 0, "ccc_enec_disec_bcast": 0, "ccc_enec_disec_direct": 0, "ccc_getbcr": 0, "ccc_getdcr": 0, "ccc_getmrl": 0, "ccc_getmwl": 0, "ccc_getpid": 0, "ccc_getstatu": 0, "ccc_rstact_bcast": 0, "ccc_rstact_direct": 0, "ccc_rstdaa": 0, "ccc_setaasa": 0, "ccc_setdasa": 0, "ccc_setmrl_bcast": 0, "ccc_setmrl_direct": 0, "ccc_setmwl_bcast": 0, "ccc_setmwl_direct": 0, "clear_on_nonempty_cmd_queu": 0, "clear_on_nonempty_ibi_queu": 0, "clear_on_nonempty_resp_queu": 0, "clear_on_nonempty_rx_queu": 0, "clear_on_nonempty_tx_queu": 0, "cmd_capacity_status_test": 0, "cmd_setup_threshold_test": 0, "cmd_should_raise_thld_trig": 0, "convert": 0, "core": [0, 1], "csr_sw_access": 0, "descriptor_rx": 0, "descriptor_tx": 0, "design": 0, "driver": 0, "edge_detector": 0, "enter": 0, "exit": 0, "flow_standby_i3c": 0, "flush": 0, "get_statu": 0, "handl": 0, "hci_queu": 0, "hdr": 0, "i3c": 1, "i3c_bus_monitor": 0, "i3c_target_ibi": 0, "i3c_target_ibi_data": 0, "i3c_target_ibi_retri": 0, "i3c_target_read": 0, "i3c_target_writ": 0, "i3c_target_writes_and_read": 0, "ibi_capacity_status_test": 0, "ibi_don": 0, "ibi_setup_threshold_test": 0, "ibi_should_raise_thld_trig": 0, "image_activ": 0, "indirect_fifo_writ": 0, "individu": 0, "interrupt_forc": 0, "mode": 0, "multiple_bit_read": 0, "multiple_byte_read": 0, "payload_avail": 0, "pec": 0, "posttrigger_with_delai": 0, "posttrigger_with_no_delai": 0, "pretrigger_with_delai": 0, "pretrigger_with_no_delai": 0, "read": 0, "read_hci_version_csr": 0, "read_long": 0, "read_pio_section_offset": 0, "read_short": 0, "recoveri": 0, "recovery_flow": 0, "resp_capacity_status_test": 0, "resp_setup_threshold_test": 0, "resp_should_raise_thld_trig": 0, "rx": 0, "rx_capacity_status_test": 0, "rx_desc_should_raise_thld_trig": 0, "rx_desc_stat": 0, "rx_setup_threshold_test": 0, "rx_should_raise_thld_trig": 0, "sequence_csr_read": 0, "sequence_csr_writ": 0, "target": 0, "target_escalated_reset": 0, "target_interrupt": 0, "target_peripheral_reset": 0, "target_reset_detect": 0, "test": 0, "testplan": [0, 1], "testpoint": 0, "trigger_with_delai": 0, "trigger_with_no_delai": 0, "tti_ibi_setup_threshold_test": 0, "tti_queu": 0, "tti_rx_capacity_status_test": 0, "tti_rx_desc_capacity_status_test": 0, "tti_rx_desc_setup_threshold_test": 0, "tti_rx_setup_threshold_test": 0, "tti_tx_capacity_status_test": 0, "tti_tx_desc_capacity_status_test": 0, "tti_tx_desc_setup_threshold_test": 0, "tti_tx_setup_threshold_test": 0, "tx_capacity_status_test": 0, "tx_desc_should_raise_thld_trig": 0, "tx_desc_stat": 0, "tx_setup_threshold_test": 0, "tx_should_raise_thld_trig": 0, "verif": [0, 1], "virtual_read_altern": 0, "virtual_read_illeg": 0, "virtual_writ": 0, "virtual_write_altern": 0, "width_converter_8ton": 0, "width_converter_nto8": 0, "write": 0, "write_pec": 0, "write_should_not_affect_ro_csr": 0, "write_to_controller_device_addr": 0}})