git clone --depth 1 --no-tags https://github.com/GauravSingh789/Cascaded-SVM-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/457250753
git clone --depth 1 --no-tags https://github.com/angelo93109/16x16-Systolic-Array-by-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457721546
git clone --depth 1 --no-tags https://github.com/khaHesham/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/466209916
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/open_eFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/468384194
git clone --depth 1 --no-tags https://github.com/reglin2000/NCTU-ICLAB-2021-FALL.git f:/verilog_sva_gh_scraper/data/full_repos/458754705
git clone --depth 1 --no-tags https://github.com/Megumism/4K_60fps_ME.git f:/verilog_sva_gh_scraper/data/full_repos/462256454
git clone --depth 1 --no-tags https://github.com/hankshyu/TaskScheduler.git f:/verilog_sva_gh_scraper/data/full_repos/457319611
git clone --depth 1 --no-tags https://github.com/GasaiYU/UCAS-CA-LOONGARCH.git f:/verilog_sva_gh_scraper/data/full_repos/462516593
git clone --depth 1 --no-tags https://github.com/hankshyu/SnakeGame.git f:/verilog_sva_gh_scraper/data/full_repos/457322378
git clone --depth 1 --no-tags https://github.com/efabless/openrcx-calibration.git f:/verilog_sva_gh_scraper/data/full_repos/460558081
git clone --depth 1 --no-tags https://github.com/ykqiu/image-processing.git f:/verilog_sva_gh_scraper/data/full_repos/461926933
git clone --depth 1 --no-tags https://github.com/CSY-tvgo/Learn-Verilog-with-YADAN-Board.git f:/verilog_sva_gh_scraper/data/full_repos/460849608
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/XOR-XNOR-Gate.git f:/verilog_sva_gh_scraper/data/full_repos/465333316
git clone --depth 1 --no-tags https://github.com/umang-garg21/Unsupervised_SNN.git f:/verilog_sva_gh_scraper/data/full_repos/456078939
git clone --depth 1 --no-tags https://github.com/guillermofbriceno/bicantor.git f:/verilog_sva_gh_scraper/data/full_repos/458435600
git clone --depth 1 --no-tags https://github.com/H4de5-7/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/464813832
git clone --depth 1 --no-tags https://github.com/angl-dev/caravel_mpw5_prga.git f:/verilog_sva_gh_scraper/data/full_repos/462020556
git clone --depth 1 --no-tags https://github.com/Licheng-Guo/Lightweight-AXI-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/457530447
git clone --depth 1 --no-tags https://github.com/iamraufu/BRACUCSE460.git f:/verilog_sva_gh_scraper/data/full_repos/466931592
git clone --depth 1 --no-tags https://github.com/hohaicongthuan/RV64IF.git f:/verilog_sva_gh_scraper/data/full_repos/456850621
git clone --depth 1 --no-tags https://github.com/liuguangxi/ec_sec2.git f:/verilog_sva_gh_scraper/data/full_repos/459838989
git clone --depth 1 --no-tags https://github.com/steelerfan107/x86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/459832669
git clone --depth 1 --no-tags https://github.com/danodus/xgsoc.git f:/verilog_sva_gh_scraper/data/full_repos/460600765
git clone --depth 1 --no-tags https://github.com/yuyuranium/fpga-hw0.git f:/verilog_sva_gh_scraper/data/full_repos/462152611
git clone --depth 1 --no-tags https://github.com/chochain/eJsv32.git f:/verilog_sva_gh_scraper/data/full_repos/456347256
git clone --depth 1 --no-tags https://github.com/IObundle/iob-axi.git f:/verilog_sva_gh_scraper/data/full_repos/456524525
git clone --depth 1 --no-tags https://github.com/Kronowx/CREME_DIGITAL.git f:/verilog_sva_gh_scraper/data/full_repos/467128599
git clone --depth 1 --no-tags https://github.com/ATaylorCEngFIET/MZ_433.git f:/verilog_sva_gh_scraper/data/full_repos/465250920
git clone --depth 1 --no-tags https://github.com/navaneethans/NAND_FLASH.git f:/verilog_sva_gh_scraper/data/full_repos/463424086
git clone --depth 1 --no-tags https://github.com/santoslucas/Registrador-nao-bloqueante.git f:/verilog_sva_gh_scraper/data/full_repos/457975455
git clone --depth 1 --no-tags https://github.com/Ljfanny/SUSTech_CS207_2021_fall_proj.git f:/verilog_sva_gh_scraper/data/full_repos/456446089
git clone --depth 1 --no-tags https://github.com/xvalme/Arm-Legv8-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/457739884
git clone --depth 1 --no-tags https://github.com/Joposhnick/BSUIR.git f:/verilog_sva_gh_scraper/data/full_repos/461926094
git clone --depth 1 --no-tags https://github.com/mohanjan/Fagprojekt2022_Grp9.git f:/verilog_sva_gh_scraper/data/full_repos/456493528
git clone --depth 1 --no-tags https://github.com/Qian-Jiaxin/FPGA_FOC.git f:/verilog_sva_gh_scraper/data/full_repos/467913341
git clone --depth 1 --no-tags https://github.com/StoneXu0117/USC_EE457.git f:/verilog_sva_gh_scraper/data/full_repos/460093422
git clone --depth 1 --no-tags https://github.com/DigitalRabbit85/DualImageUpgradeMax10.git f:/verilog_sva_gh_scraper/data/full_repos/461831654
git clone --depth 1 --no-tags https://github.com/xiaowuzxc/Yduck-processor.git f:/verilog_sva_gh_scraper/data/full_repos/456528918
git clone --depth 1 --no-tags https://github.com/krutideepanpanda/RISC-V-based-micro-controller-using-OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/465720036
git clone --depth 1 --no-tags https://github.com/derekcom17/caravel_user_project_ddr3_sstl.git f:/verilog_sva_gh_scraper/data/full_repos/458958636
git clone --depth 1 --no-tags https://github.com/zgw598243565/MapTec4.git f:/verilog_sva_gh_scraper/data/full_repos/456762006
git clone --depth 1 --no-tags https://github.com/RafiMoldovsky/M152A_W22_FinalProject_Wordle.git f:/verilog_sva_gh_scraper/data/full_repos/463281659
git clone --depth 1 --no-tags https://github.com/russ-klein/ac_ml.git f:/verilog_sva_gh_scraper/data/full_repos/461361570
git clone --depth 1 --no-tags https://github.com/machdyne/krote.git f:/verilog_sva_gh_scraper/data/full_repos/461221366
git clone --depth 1 --no-tags https://github.com/IsharaNawa/CO224_Single_Cycle_Processor_Using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457435901
git clone --depth 1 --no-tags https://github.com/choucl/FPGA-TrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/467978359
git clone --depth 1 --no-tags https://github.com/krishnakumarbhat/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/459669927
git clone --depth 1 --no-tags https://github.com/MINEKING987/PUF-based-Random-Number-generator.git f:/verilog_sva_gh_scraper/data/full_repos/464367715
git clone --depth 1 --no-tags https://github.com/mqhuangGit/systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/464160784
git clone --depth 1 --no-tags https://github.com/sbaldzenka/venera_cpu_1.git f:/verilog_sva_gh_scraper/data/full_repos/459776294
git clone --depth 1 --no-tags https://github.com/ckswjd99-at-snu/ComputerArchitecture-2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/461141714
git clone --depth 1 --no-tags https://github.com/Wolf-Tungsten/hdlbits.01xz.net.git f:/verilog_sva_gh_scraper/data/full_repos/457184887
git clone --depth 1 --no-tags https://github.com/ali-mehrabi/ODESA.git f:/verilog_sva_gh_scraper/data/full_repos/465169776
git clone --depth 1 --no-tags https://github.com/NippunKumaar/19CSE211_COA.git f:/verilog_sva_gh_scraper/data/full_repos/456895697
git clone --depth 1 --no-tags https://github.com/tybliddell/PID_Ball_Balancer.git f:/verilog_sva_gh_scraper/data/full_repos/458294284
git clone --depth 1 --no-tags https://github.com/samin50/skribblnios.git f:/verilog_sva_gh_scraper/data/full_repos/462458675
git clone --depth 1 --no-tags https://github.com/Nick-Markels/32_Bit_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/466335333
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/Booth-Multiplier-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/465256838
git clone --depth 1 --no-tags https://github.com/ZiyingN/SIKE_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/458992205
git clone --depth 1 --no-tags https://github.com/canbozaci/FPGA---University-Classes.git f:/verilog_sva_gh_scraper/data/full_repos/458135267
git clone --depth 1 --no-tags https://github.com/g3gg0/CRSF_RevEng_SPILog.git f:/verilog_sva_gh_scraper/data/full_repos/457089417
git clone --depth 1 --no-tags https://github.com/scpcom/DkVideo.git f:/verilog_sva_gh_scraper/data/full_repos/466891497
git clone --depth 1 --no-tags https://github.com/padiyarsandesh/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/458138069
git clone --depth 1 --no-tags https://github.com/priyanka-p01/SoC-with-VerilogHDL-and-Verilog-conceptsheet.git f:/verilog_sva_gh_scraper/data/full_repos/457443052
git clone --depth 1 --no-tags https://github.com/dadwadw233/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/456176047
git clone --depth 1 --no-tags https://github.com/georgetoader/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/462895943
git clone --depth 1 --no-tags https://github.com/adhammo/mips.git f:/verilog_sva_gh_scraper/data/full_repos/462760228
git clone --depth 1 --no-tags https://github.com/qwerty-po/CSED331.git f:/verilog_sva_gh_scraper/data/full_repos/465681529
git clone --depth 1 --no-tags https://github.com/berkinanik/pos-terminal-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/461276507
git clone --depth 1 --no-tags https://github.com/vicky089f/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/467032837
git clone --depth 1 --no-tags https://github.com/wkxfudan/verilog_case.git f:/verilog_sva_gh_scraper/data/full_repos/458062276
git clone --depth 1 --no-tags https://github.com/tucanae47/ulx3s-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/458601671
git clone --depth 1 --no-tags https://github.com/yossibodek/ecc_enc_dec.git f:/verilog_sva_gh_scraper/data/full_repos/464156974
git clone --depth 1 --no-tags https://github.com/PAOK-2001/Verilog_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/460595298
git clone --depth 1 --no-tags https://github.com/J-oseph/RISC-Processor-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/461000256
git clone --depth 1 --no-tags https://github.com/GasaiYU/UCAS-COD.git f:/verilog_sva_gh_scraper/data/full_repos/462579618
git clone --depth 1 --no-tags https://github.com/InformationProcessing/Medusa_IO.git f:/verilog_sva_gh_scraper/data/full_repos/461533432
git clone --depth 1 --no-tags https://github.com/reneherrerac/RVfpgaSoC-Herrera-Arciniegas.git f:/verilog_sva_gh_scraper/data/full_repos/465795772
git clone --depth 1 --no-tags https://github.com/vicky089f/Approximate_Multiplier_Momeni_2015.git f:/verilog_sva_gh_scraper/data/full_repos/467145835
git clone --depth 1 --no-tags https://github.com/Sowbhagya-appalla/8-bit-MAC.git f:/verilog_sva_gh_scraper/data/full_repos/467331162
git clone --depth 1 --no-tags https://github.com/Hemanth432/Mixed-Signal-simulation-Hackathon.git f:/verilog_sva_gh_scraper/data/full_repos/467372728
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Layout-of-OR1200-based-SOC-implementation.-.git f:/verilog_sva_gh_scraper/data/full_repos/462608388
git clone --depth 1 --no-tags https://github.com/lslxcode/LC-3-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/463898770
git clone --depth 1 --no-tags https://github.com/Hadi80A/Morse-Code.git f:/verilog_sva_gh_scraper/data/full_repos/460422190
git clone --depth 1 --no-tags https://github.com/mostafamohsen99/PCI_SLAVE_MASTER.git f:/verilog_sva_gh_scraper/data/full_repos/462978580
git clone --depth 1 --no-tags https://github.com/angelo93109/DIC_HW3_Sequential-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/457684467
git clone --depth 1 --no-tags https://github.com/angelo93109/DIC_HW5_SRAM-Module-and-Merge-Sort-Algorithm-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457690847
git clone --depth 1 --no-tags https://github.com/rumia0601/ALU-DMAC.git f:/verilog_sva_gh_scraper/data/full_repos/467510260
git clone --depth 1 --no-tags https://github.com/armleo/armleo_gpio_mpw5.git f:/verilog_sva_gh_scraper/data/full_repos/466464687
git clone --depth 1 --no-tags https://github.com/xevozen/3bit-PWM-Generator-using-eSim.git f:/verilog_sva_gh_scraper/data/full_repos/466577924
git clone --depth 1 --no-tags https://github.com/szilagyigabor/logterv.git f:/verilog_sva_gh_scraper/data/full_repos/468084922
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/ahead_adder32.git f:/verilog_sva_gh_scraper/data/full_repos/461113087
git clone --depth 1 --no-tags https://github.com/Strawberry57/MMSE-detector-for-2x2-MIMO-receiver.git f:/verilog_sva_gh_scraper/data/full_repos/465758272
git clone --depth 1 --no-tags https://github.com/hlchen23/BUAA_CO.git f:/verilog_sva_gh_scraper/data/full_repos/463078653
git clone --depth 1 --no-tags https://github.com/nargesi-gholami/DLD-LAB-projects.git f:/verilog_sva_gh_scraper/data/full_repos/457267501
git clone --depth 1 --no-tags https://github.com/tmct-web/hdmi_demo_tmct.git f:/verilog_sva_gh_scraper/data/full_repos/464047355
git clone --depth 1 --no-tags https://github.com/mihaelanego/Maze-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/464626309
git clone --depth 1 --no-tags https://github.com/YiminGao0113/UART_TX.git f:/verilog_sva_gh_scraper/data/full_repos/464002812
git clone --depth 1 --no-tags https://github.com/yuktaa21/Hexadecimal-Keypad-Scanner-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/458343243
git clone --depth 1 --no-tags https://github.com/asadian98/802.11a-PHY.git f:/verilog_sva_gh_scraper/data/full_repos/461237707
