// Seed: 111267289
module module_0;
endmodule
macromodule module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    output logic id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input tri id_9,
    output tri0 id_10,
    input wire id_11,
    input supply0 id_12,
    input uwire id_13
);
  assign id_6 = 1'b0;
  initial id_4 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0
    , id_3,
    input supply1 id_1
);
  always begin : LABEL_0
    `define pp_4 0
  end
  module_0 modCall_1 ();
endmodule
