Analysis & Synthesis report for final_v2
Sun Apr  3 13:34:59 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|monitor_top:t1|state
 11. State Machine - |top|monitor_top:t1|uart_tx:transmitter|state
 12. State Machine - |top|monitor_top:t1|uart_rx:receiver|state
 13. State Machine - |top|SPI_Master_With_Single_CS:u1|r_SM_CS
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Top-level Entity: |top
 21. Parameter Settings for User Entity Instance: PLL_200MHz:p1|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: SPI_Master_With_Single_CS:u1
 23. Parameter Settings for User Entity Instance: SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst
 24. Parameter Settings for User Entity Instance: monitor_top:t1|baud_generator:baud_gen_tx
 25. Parameter Settings for User Entity Instance: monitor_top:t1|baud_generator:baud_gen_rx
 26. Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg0
 27. Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg1
 28. Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg2
 29. Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg3
 30. Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg4
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. altpll Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "monitor_top:t1|register:inst_reg3"
 34. Port Connectivity Checks: "monitor_top:t1|register:inst_reg2"
 35. Port Connectivity Checks: "monitor_top:t1|register:inst_reg1"
 36. Port Connectivity Checks: "monitor_top:t1|register:inst_reg0"
 37. Port Connectivity Checks: "monitor_top:t1|uart_tx:transmitter"
 38. Port Connectivity Checks: "monitor_top:t1|uart_rx:receiver"
 39. Port Connectivity Checks: "monitor_top:t1|baud_generator:baud_gen_rx"
 40. Port Connectivity Checks: "monitor_top:t1|baud_generator:baud_gen_tx"
 41. Port Connectivity Checks: "monitor_top:t1"
 42. Port Connectivity Checks: "SPI_Master_With_Single_CS:u1"
 43. Port Connectivity Checks: "PLL_200MHz:p1"
 44. Signal Tap Logic Analyzer Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 47. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 48. Elapsed Time Per Partition
 49. Connections to In-System Debugging Instance "auto_signaltap_0"
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr  3 13:34:59 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; final_v2                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,337                                       ;
;     Total combinational functions  ; 2,114                                       ;
;     Dedicated logic registers      ; 3,370                                       ;
; Total registers                    ; 3370                                        ;
; Total pins                         ; 427                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 102,912                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; final_v2           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+---------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; ../final/IP/PLL_200MHz.v                                            ; yes             ; User Wizard-Generated File                   ; /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v                                                       ;             ;
; ../../monitor/fpga/src/uart_tx.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv                                                          ;             ;
; ../../monitor/fpga/src/uart_rx.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv                                                          ;             ;
; ../../monitor/fpga/src/register.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/tim/Documents/CME495/CME495/monitor/fpga/src/register.sv                                                         ;             ;
; ../../monitor/fpga/src/monitor_top.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv                                                      ;             ;
; ../../monitor/fpga/src/baud_generator.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv                                                   ;             ;
; ../spi_master/source/SPI_Master.v                                   ; yes             ; User Verilog HDL File                        ; /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v                                              ;             ;
; ../spi_master/source/SPI_Master_With_Single_CS.v                    ; yes             ; User Verilog HDL File                        ; /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v                               ;             ;
; top.v                                                               ; yes             ; User Verilog HDL File                        ; /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v                                                              ;             ;
; /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_globals.svh ; yes             ; Auto-Found Unspecified File                  ; /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_globals.svh                                                    ;             ;
; altpll.tdf                                                          ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                               ;             ;
; aglobal211.inc                                                      ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                           ;             ;
; stratix_pll.inc                                                     ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                          ;             ;
; stratixii_pll.inc                                                   ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                        ;             ;
; cycloneii_pll.inc                                                   ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                        ;             ;
; db/PLL_200MHz_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/PLL_200MHz_altpll.v                                             ;             ;
; sld_signaltap.vhd                                                   ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                              ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                 ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                    ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; lpm_constant.inc                                                    ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; dffeea.inc                                                          ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; sld_mbpmg.vhd                                                       ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                        ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                              ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; altsyncram.tdf                                                      ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                               ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                         ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                      ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; a_rdenreg.inc                                                       ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                          ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                          ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                        ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_q724.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/altsyncram_q724.tdf                                             ;             ;
; altdpram.tdf                                                        ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                        ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                         ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                 ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                      ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                         ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                          ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; bypassff.inc                                                        ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                        ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mux_0tc.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                      ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                          ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; lpm_compare.inc                                                     ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; db/decode_dvf.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                     ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; lpm_add_sub.inc                                                     ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; cmpconst.inc                                                        ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; lpm_counter.inc                                                     ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; alt_counter_stratix.inc                                             ; yes             ; Megafunction                                 ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_vhi.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_vhi.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                   ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_hub.vhd                                                         ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld2ca21af5/alt_sld_fab.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                    ; yes             ; Encrypted Megafunction                       ; /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
+---------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,337                                                                                   ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 2114                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 1054                                                                                    ;
;     -- 3 input functions                    ; 578                                                                                     ;
;     -- <=2 input functions                  ; 482                                                                                     ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 1785                                                                                    ;
;     -- arithmetic mode                      ; 329                                                                                     ;
;                                             ;                                                                                         ;
; Total registers                             ; 3370                                                                                    ;
;     -- Dedicated logic registers            ; 3370                                                                                    ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 427                                                                                     ;
; Total memory bits                           ; 102912                                                                                  ;
;                                             ;                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; PLL_200MHz:p1|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2162                                                                                    ;
; Total fan-out                               ; 21663                                                                                   ;
; Average fan-out                             ; 3.31                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 2114 (549)          ; 3370 (309)                ; 102912      ; 0            ; 0       ; 0         ; 427  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |PLL_200MHz:p1|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL_200MHz:p1                                                                                                                                                                                                                                                                                                                              ; PLL_200MHz                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL_200MHz:p1|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |PLL_200MHz_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL_200MHz:p1|altpll:altpll_component|PLL_200MHz_altpll:auto_generated                                                                                                                                                                                                                                                                     ; PLL_200MHz_altpll                 ; work         ;
;    |SPI_Master_With_Single_CS:u1|                                                                                                       ; 48 (12)             ; 35 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SPI_Master_With_Single_CS:u1                                                                                                                                                                                                                                                                                                               ; SPI_Master_With_Single_CS         ; work         ;
;       |SPI_Master:SPI_Master_Inst|                                                                                                      ; 36 (36)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst                                                                                                                                                                                                                                                                                    ; SPI_Master                        ; work         ;
;    |monitor_top:t1|                                                                                                                     ; 396 (224)           ; 210 (67)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1                                                                                                                                                                                                                                                                                                                             ; monitor_top                       ; work         ;
;       |baud_generator:baud_gen_rx|                                                                                                      ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|baud_generator:baud_gen_rx                                                                                                                                                                                                                                                                                                  ; baud_generator                    ; work         ;
;       |baud_generator:baud_gen_tx|                                                                                                      ; 16 (16)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|baud_generator:baud_gen_tx                                                                                                                                                                                                                                                                                                  ; baud_generator                    ; work         ;
;       |register:inst_reg0|                                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|register:inst_reg0                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:inst_reg1|                                                                                                              ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|register:inst_reg1                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:inst_reg2|                                                                                                              ; 12 (12)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|register:inst_reg2                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:inst_reg3|                                                                                                              ; 15 (15)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|register:inst_reg3                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |register:inst_reg4|                                                                                                              ; 22 (22)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|register:inst_reg4                                                                                                                                                                                                                                                                                                          ; register                          ; work         ;
;       |uart_rx:receiver|                                                                                                                ; 58 (58)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|uart_rx:receiver                                                                                                                                                                                                                                                                                                            ; uart_rx                           ; work         ;
;       |uart_tx:transmitter|                                                                                                             ; 33 (33)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|monitor_top:t1|uart_tx:transmitter                                                                                                                                                                                                                                                                                                         ; uart_tx                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 997 (2)             ; 2726 (402)                ; 102912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 995 (0)             ; 2324 (0)                  ; 102912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 995 (88)            ; 2324 (882)                ; 102912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 102912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_q724:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 102912      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q724:auto_generated                                                                                                                                                 ; altsyncram_q724                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 472 (1)             ; 1021 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 402 (0)             ; 1005 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 603 (603)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 402 (0)             ; 402 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 69 (69)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 279 (11)            ; 262 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vhi:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vhi:auto_generated                                                             ; cntr_vhi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 201 (201)           ; 201 (201)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q724:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 201          ; 512          ; 201          ; 102912 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top|monitor_top:t1|state                             ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000 ; state.100 ;
+-----------+-----------+-----------+-----------+-----------+-----------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ;
; state.001 ; 0         ; 0         ; 1         ; 1         ; 0         ;
; state.010 ; 0         ; 1         ; 0         ; 1         ; 0         ;
; state.011 ; 1         ; 0         ; 0         ; 1         ; 0         ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |top|monitor_top:t1|uart_tx:transmitter|state ;
+----------+----------+----------+----------+-------------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00          ;
+----------+----------+----------+----------+-------------------+
; state.00 ; 0        ; 0        ; 0        ; 0                 ;
; state.01 ; 0        ; 0        ; 1        ; 1                 ;
; state.10 ; 0        ; 1        ; 0        ; 1                 ;
; state.11 ; 1        ; 0        ; 0        ; 1                 ;
+----------+----------+----------+----------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |top|monitor_top:t1|uart_rx:receiver|state ;
+----------+----------+----------+----------+----------------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00       ;
+----------+----------+----------+----------+----------------+
; state.00 ; 0        ; 0        ; 0        ; 0              ;
; state.01 ; 0        ; 0        ; 1        ; 1              ;
; state.10 ; 0        ; 1        ; 0        ; 1              ;
; state.11 ; 1        ; 0        ; 0        ; 1              ;
+----------+----------+----------+----------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |top|SPI_Master_With_Single_CS:u1|r_SM_CS                   ;
+---------------------+--------------+---------------------+------------------+
; Name                ; r_SM_CS.IDLE ; r_SM_CS.CS_INACTIVE ; r_SM_CS.TRANSFER ;
+---------------------+--------------+---------------------+------------------+
; r_SM_CS.IDLE        ; 0            ; 0                   ; 0                ;
; r_SM_CS.TRANSFER    ; 1            ; 0                   ; 1                ;
; r_SM_CS.CS_INACTIVE ; 1            ; 1                   ; 0                ;
+---------------------+--------------+---------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phase_err[11]~reg0                                                                                                                                                                     ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[12]~reg0                                                                                                                                                                     ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[13]~reg0                                                                                                                                                                     ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[14]~reg0                                                                                                                                                                     ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[15]~reg0                                                                                                                                                                     ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[4]~reg0                                                                                                                                                                      ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[5]~reg0                                                                                                                                                                      ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[6]~reg0                                                                                                                                                                      ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[7]~reg0                                                                                                                                                                      ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[8]~reg0                                                                                                                                                                      ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; phase_err[9]~reg0                                                                                                                                                                      ; Merged with phase_err[10]~reg0                                                                                                                                                                     ;
; monitor_top:t1|state~7                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; monitor_top:t1|state~8                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                        ;
; monitor_top:t1|uart_tx:transmitter|state~6                                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; monitor_top:t1|uart_tx:transmitter|state~7                                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; monitor_top:t1|uart_rx:receiver|state~6                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; monitor_top:t1|uart_rx:receiver|state~7                                                                                                                                                ; Lost fanout                                                                                                                                                                                        ;
; SPI_Master_With_Single_CS:u1|r_CS_Inactive_Count[-1]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 18                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 22                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3370  ;
; Number of registers using Synchronous Clear  ; 253   ;
; Number of registers using Synchronous Load   ; 93    ;
; Number of registers using Asynchronous Clear ; 985   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1275  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI_Master_With_Single_CS:u1|r_CS_n                                                                                                                                                                                                                                                                                             ; 5       ;
; DAC_val[0]~reg0                                                                                                                                                                                                                                                                                                                 ; 5       ;
; DAC_val[1]~reg0                                                                                                                                                                                                                                                                                                                 ; 5       ;
; DAC_val[5]~reg0                                                                                                                                                                                                                                                                                                                 ; 5       ;
; DAC_val[9]~reg0                                                                                                                                                                                                                                                                                                                 ; 5       ;
; DAC_val[10]~reg0                                                                                                                                                                                                                                                                                                                ; 5       ;
; DAC_val[11]~reg0                                                                                                                                                                                                                                                                                                                ; 5       ;
; DAC_val[12]~reg0                                                                                                                                                                                                                                                                                                                ; 5       ;
; DAC_val[15]~reg0                                                                                                                                                                                                                                                                                                                ; 5       ;
; SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst|r_TX_Bit_Count[1]                                                                                                                                                                                                                                                       ; 6       ;
; SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst|r_TX_Bit_Count[0]                                                                                                                                                                                                                                                       ; 5       ;
; SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst|r_TX_Bit_Count[2]                                                                                                                                                                                                                                                       ; 2       ;
; SPI_Master_With_Single_CS:u1|r_CS_Inactive_Count[0]                                                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|ref_posedge_hold[13]~reg0                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|phase_err[0]~reg0                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|err_change[14]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top|int_sum[4]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pid_out[15]~reg0                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|DAC_val[13]~reg0                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|SPI_byte[5]~reg0                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|data_size[3]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|cmd[1]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|uart_tx:transmitter|data_reg[0]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|err_hold_2[14]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|err_hold_1[1]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|uart_rx:receiver|data[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst|r_SPI_Clk_Edges[4]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|register:inst_reg1|data[1]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|monitor_top:t1|register:inst_reg2|data[2]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|monitor_top:t1|register:inst_reg3|data[3]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|monitor_top:t1|register:inst_reg4|data[16]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|total_error[0]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|total_error[11]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|tx_byte[1]                                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|SPI_Master_With_Single_CS:u1|r_TX_Count[1]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |top|clk_err[11]~reg0                                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top|monitor_top:t1|uart_tx:transmitter|data_idx[2]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |top|monitor_top:t1|uart_rx:receiver|data_buffer[2]                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |top|monitor_top:t1|cmd_data_idx[0]                                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|monitor_top:t1|uart_rx:receiver|oversample_idx[1]                                                                                                                                                                                                                                                                                                        ;
; 135:1              ; 7 bits    ; 630 LEs       ; 42 LEs               ; 588 LEs                ; Yes        ; |top|monitor_top:t1|cmd_data[12]                                                                                                                                                                                                                                                                                                                              ;
; 135:1              ; 7 bits    ; 630 LEs       ; 21 LEs               ; 609 LEs                ; Yes        ; |top|monitor_top:t1|cmd_data[18]                                                                                                                                                                                                                                                                                                                              ;
; 135:1              ; 8 bits    ; 720 LEs       ; 16 LEs               ; 704 LEs                ; Yes        ; |top|monitor_top:t1|cmd_data[24]                                                                                                                                                                                                                                                                                                                              ;
; 135:1              ; 7 bits    ; 630 LEs       ; 42 LEs               ; 588 LEs                ; Yes        ; |top|monitor_top:t1|cmd_data[4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|DAC_val[0]~reg0                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst|r_TX_Bit_Count[1]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|SPI_Master_With_Single_CS:u1|Selector3                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|monitor_top:t1|uart_tx:transmitter|state                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|monitor_top:t1|uart_rx:receiver|state                                                                                                                                                                                                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|monitor_top:t1|uart_rx:receiver|state                                                                                                                                                                                                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|monitor_top:t1|state                                                                                                                                                                                                                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |top|monitor_top:t1|state                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+------------------+---------------------------------+
; Parameter Name ; Value            ; Type                            ;
+----------------+------------------+---------------------------------+
; DAC_reset      ; 1001111000100011 ; Unsigned Binary                 ;
+----------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_200MHz:p1|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------+
; Parameter Name                ; Value                        ; Type                ;
+-------------------------------+------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped             ;
; PLL_TYPE                      ; AUTO                         ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_200MHz ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped             ;
; SCAN_CHAIN                    ; LONG                         ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped             ;
; LOCK_HIGH                     ; 1                            ; Untyped             ;
; LOCK_LOW                      ; 1                            ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped             ;
; SKIP_VCO                      ; OFF                          ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped             ;
; BANDWIDTH                     ; 0                            ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped             ;
; DOWN_SPREAD                   ; 0                            ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 4                            ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped             ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped             ;
; DPA_DIVIDER                   ; 0                            ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped             ;
; VCO_MIN                       ; 0                            ; Untyped             ;
; VCO_MAX                       ; 0                            ; Untyped             ;
; VCO_CENTER                    ; 0                            ; Untyped             ;
; PFD_MIN                       ; 0                            ; Untyped             ;
; PFD_MAX                       ; 0                            ; Untyped             ;
; M_INITIAL                     ; 0                            ; Untyped             ;
; M                             ; 0                            ; Untyped             ;
; N                             ; 1                            ; Untyped             ;
; M2                            ; 1                            ; Untyped             ;
; N2                            ; 1                            ; Untyped             ;
; SS                            ; 1                            ; Untyped             ;
; C0_HIGH                       ; 0                            ; Untyped             ;
; C1_HIGH                       ; 0                            ; Untyped             ;
; C2_HIGH                       ; 0                            ; Untyped             ;
; C3_HIGH                       ; 0                            ; Untyped             ;
; C4_HIGH                       ; 0                            ; Untyped             ;
; C5_HIGH                       ; 0                            ; Untyped             ;
; C6_HIGH                       ; 0                            ; Untyped             ;
; C7_HIGH                       ; 0                            ; Untyped             ;
; C8_HIGH                       ; 0                            ; Untyped             ;
; C9_HIGH                       ; 0                            ; Untyped             ;
; C0_LOW                        ; 0                            ; Untyped             ;
; C1_LOW                        ; 0                            ; Untyped             ;
; C2_LOW                        ; 0                            ; Untyped             ;
; C3_LOW                        ; 0                            ; Untyped             ;
; C4_LOW                        ; 0                            ; Untyped             ;
; C5_LOW                        ; 0                            ; Untyped             ;
; C6_LOW                        ; 0                            ; Untyped             ;
; C7_LOW                        ; 0                            ; Untyped             ;
; C8_LOW                        ; 0                            ; Untyped             ;
; C9_LOW                        ; 0                            ; Untyped             ;
; C0_INITIAL                    ; 0                            ; Untyped             ;
; C1_INITIAL                    ; 0                            ; Untyped             ;
; C2_INITIAL                    ; 0                            ; Untyped             ;
; C3_INITIAL                    ; 0                            ; Untyped             ;
; C4_INITIAL                    ; 0                            ; Untyped             ;
; C5_INITIAL                    ; 0                            ; Untyped             ;
; C6_INITIAL                    ; 0                            ; Untyped             ;
; C7_INITIAL                    ; 0                            ; Untyped             ;
; C8_INITIAL                    ; 0                            ; Untyped             ;
; C9_INITIAL                    ; 0                            ; Untyped             ;
; C0_MODE                       ; BYPASS                       ; Untyped             ;
; C1_MODE                       ; BYPASS                       ; Untyped             ;
; C2_MODE                       ; BYPASS                       ; Untyped             ;
; C3_MODE                       ; BYPASS                       ; Untyped             ;
; C4_MODE                       ; BYPASS                       ; Untyped             ;
; C5_MODE                       ; BYPASS                       ; Untyped             ;
; C6_MODE                       ; BYPASS                       ; Untyped             ;
; C7_MODE                       ; BYPASS                       ; Untyped             ;
; C8_MODE                       ; BYPASS                       ; Untyped             ;
; C9_MODE                       ; BYPASS                       ; Untyped             ;
; C0_PH                         ; 0                            ; Untyped             ;
; C1_PH                         ; 0                            ; Untyped             ;
; C2_PH                         ; 0                            ; Untyped             ;
; C3_PH                         ; 0                            ; Untyped             ;
; C4_PH                         ; 0                            ; Untyped             ;
; C5_PH                         ; 0                            ; Untyped             ;
; C6_PH                         ; 0                            ; Untyped             ;
; C7_PH                         ; 0                            ; Untyped             ;
; C8_PH                         ; 0                            ; Untyped             ;
; C9_PH                         ; 0                            ; Untyped             ;
; L0_HIGH                       ; 1                            ; Untyped             ;
; L1_HIGH                       ; 1                            ; Untyped             ;
; G0_HIGH                       ; 1                            ; Untyped             ;
; G1_HIGH                       ; 1                            ; Untyped             ;
; G2_HIGH                       ; 1                            ; Untyped             ;
; G3_HIGH                       ; 1                            ; Untyped             ;
; E0_HIGH                       ; 1                            ; Untyped             ;
; E1_HIGH                       ; 1                            ; Untyped             ;
; E2_HIGH                       ; 1                            ; Untyped             ;
; E3_HIGH                       ; 1                            ; Untyped             ;
; L0_LOW                        ; 1                            ; Untyped             ;
; L1_LOW                        ; 1                            ; Untyped             ;
; G0_LOW                        ; 1                            ; Untyped             ;
; G1_LOW                        ; 1                            ; Untyped             ;
; G2_LOW                        ; 1                            ; Untyped             ;
; G3_LOW                        ; 1                            ; Untyped             ;
; E0_LOW                        ; 1                            ; Untyped             ;
; E1_LOW                        ; 1                            ; Untyped             ;
; E2_LOW                        ; 1                            ; Untyped             ;
; E3_LOW                        ; 1                            ; Untyped             ;
; L0_INITIAL                    ; 1                            ; Untyped             ;
; L1_INITIAL                    ; 1                            ; Untyped             ;
; G0_INITIAL                    ; 1                            ; Untyped             ;
; G1_INITIAL                    ; 1                            ; Untyped             ;
; G2_INITIAL                    ; 1                            ; Untyped             ;
; G3_INITIAL                    ; 1                            ; Untyped             ;
; E0_INITIAL                    ; 1                            ; Untyped             ;
; E1_INITIAL                    ; 1                            ; Untyped             ;
; E2_INITIAL                    ; 1                            ; Untyped             ;
; E3_INITIAL                    ; 1                            ; Untyped             ;
; L0_MODE                       ; BYPASS                       ; Untyped             ;
; L1_MODE                       ; BYPASS                       ; Untyped             ;
; G0_MODE                       ; BYPASS                       ; Untyped             ;
; G1_MODE                       ; BYPASS                       ; Untyped             ;
; G2_MODE                       ; BYPASS                       ; Untyped             ;
; G3_MODE                       ; BYPASS                       ; Untyped             ;
; E0_MODE                       ; BYPASS                       ; Untyped             ;
; E1_MODE                       ; BYPASS                       ; Untyped             ;
; E2_MODE                       ; BYPASS                       ; Untyped             ;
; E3_MODE                       ; BYPASS                       ; Untyped             ;
; L0_PH                         ; 0                            ; Untyped             ;
; L1_PH                         ; 0                            ; Untyped             ;
; G0_PH                         ; 0                            ; Untyped             ;
; G1_PH                         ; 0                            ; Untyped             ;
; G2_PH                         ; 0                            ; Untyped             ;
; G3_PH                         ; 0                            ; Untyped             ;
; E0_PH                         ; 0                            ; Untyped             ;
; E1_PH                         ; 0                            ; Untyped             ;
; E2_PH                         ; 0                            ; Untyped             ;
; E3_PH                         ; 0                            ; Untyped             ;
; M_PH                          ; 0                            ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped             ;
; CLK0_COUNTER                  ; G0                           ; Untyped             ;
; CLK1_COUNTER                  ; G0                           ; Untyped             ;
; CLK2_COUNTER                  ; G0                           ; Untyped             ;
; CLK3_COUNTER                  ; G0                           ; Untyped             ;
; CLK4_COUNTER                  ; G0                           ; Untyped             ;
; CLK5_COUNTER                  ; G0                           ; Untyped             ;
; CLK6_COUNTER                  ; E0                           ; Untyped             ;
; CLK7_COUNTER                  ; E1                           ; Untyped             ;
; CLK8_COUNTER                  ; E2                           ; Untyped             ;
; CLK9_COUNTER                  ; E3                           ; Untyped             ;
; L0_TIME_DELAY                 ; 0                            ; Untyped             ;
; L1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G0_TIME_DELAY                 ; 0                            ; Untyped             ;
; G1_TIME_DELAY                 ; 0                            ; Untyped             ;
; G2_TIME_DELAY                 ; 0                            ; Untyped             ;
; G3_TIME_DELAY                 ; 0                            ; Untyped             ;
; E0_TIME_DELAY                 ; 0                            ; Untyped             ;
; E1_TIME_DELAY                 ; 0                            ; Untyped             ;
; E2_TIME_DELAY                 ; 0                            ; Untyped             ;
; E3_TIME_DELAY                 ; 0                            ; Untyped             ;
; M_TIME_DELAY                  ; 0                            ; Untyped             ;
; N_TIME_DELAY                  ; 0                            ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped             ;
; ENABLE0_COUNTER               ; L0                           ; Untyped             ;
; ENABLE1_COUNTER               ; L0                           ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped             ;
; LOOP_FILTER_C                 ; 5                            ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped             ;
; VCO_POST_SCALE                ; 0                            ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped             ;
; M_TEST_SOURCE                 ; 5                            ; Untyped             ;
; C0_TEST_SOURCE                ; 5                            ; Untyped             ;
; C1_TEST_SOURCE                ; 5                            ; Untyped             ;
; C2_TEST_SOURCE                ; 5                            ; Untyped             ;
; C3_TEST_SOURCE                ; 5                            ; Untyped             ;
; C4_TEST_SOURCE                ; 5                            ; Untyped             ;
; C5_TEST_SOURCE                ; 5                            ; Untyped             ;
; C6_TEST_SOURCE                ; 5                            ; Untyped             ;
; C7_TEST_SOURCE                ; 5                            ; Untyped             ;
; C8_TEST_SOURCE                ; 5                            ; Untyped             ;
; C9_TEST_SOURCE                ; 5                            ; Untyped             ;
; CBXI_PARAMETER                ; PLL_200MHz_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped             ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE      ;
+-------------------------------+------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_Master_With_Single_CS:u1 ;
+-------------------+-------+-----------------------------------------------+
; Parameter Name    ; Value ; Type                                          ;
+-------------------+-------+-----------------------------------------------+
; SPI_MODE          ; 0     ; Signed Integer                                ;
; CLKS_PER_HALF_BIT ; 25    ; Signed Integer                                ;
; MAX_BYTES_PER_CS  ; 2     ; Signed Integer                                ;
; CS_INACTIVE_CLKS  ; 1     ; Signed Integer                                ;
+-------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst ;
+-------------------+-------+--------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------+
; SPI_MODE          ; 0     ; Signed Integer                                                           ;
; CLKS_PER_HALF_BIT ; 25    ; Signed Integer                                                           ;
+-------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|baud_generator:baud_gen_tx ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLK_FRQ        ; 50000000 ; Signed Integer                                             ;
; BAUD_RATE      ; 115200   ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|baud_generator:baud_gen_rx ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; CLK_FRQ        ; 50000000 ; Signed Integer                                             ;
; BAUD_RATE      ; 1843200  ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_BITS      ; 1     ; Signed Integer                                        ;
; RESET_VALUE    ; 1     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg1 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; DATA_BITS      ; 8        ; Signed Integer                                     ;
; RESET_VALUE    ; 11111111 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg2 ;
+----------------+------------------+--------------------------------------------+
; Parameter Name ; Value            ; Type                                       ;
+----------------+------------------+--------------------------------------------+
; DATA_BITS      ; 16               ; Signed Integer                             ;
; RESET_VALUE    ; 1111000111110010 ; Unsigned Binary                            ;
+----------------+------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg3 ;
+----------------+--------------------------+------------------------------------+
; Parameter Name ; Value                    ; Type                               ;
+----------------+--------------------------+------------------------------------+
; DATA_BITS      ; 24                       ; Signed Integer                     ;
; RESET_VALUE    ; 000001100000011100001000 ; Unsigned Binary                    ;
+----------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: monitor_top:t1|register:inst_reg4 ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; DATA_BITS      ; 32                               ; Signed Integer             ;
; RESET_VALUE    ; 10101010101110111100110011011101 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 626                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL_200MHz:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|register:inst_reg3"                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|register:inst_reg2"                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|register:inst_reg1"                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|register:inst_reg0"                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|uart_tx:transmitter"                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|uart_rx:receiver"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|baud_generator:baud_gen_rx"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1|baud_generator:baud_gen_tx"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "monitor_top:t1"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reg1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; reg2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; reg3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; reg4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SPI_Master_With_Single_CS:u1"                                                                                                                                                               ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_TX_Count    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_TX_Count[1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; i_TX_Count[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_TX_Ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_RX_Count    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; o_RX_DV       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; o_RX_Byte     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; i_SPI_MISO    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_200MHz:p1"                                                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 201                 ; 201              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 427                         ;
; cycloneiii_ff         ; 554                         ;
;     CLR               ; 12                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 233                         ;
;     ENA CLR           ; 17                          ;
;     ENA CLR SLD       ; 5                           ;
;     ENA SCLR          ; 110                         ;
;     ENA SCLR SLD      ; 15                          ;
;     SCLR              ; 79                          ;
;     SLD               ; 4                           ;
;     plain             ; 78                          ;
; cycloneiii_lcell_comb ; 1001                        ;
;     arith             ; 243                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 101                         ;
;     normal            ; 758                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 150                         ;
;         3 data inputs ; 150                         ;
;         4 data inputs ; 429                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.07                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 1089                                                   ;
; cycloneiii_ff         ; 2726                                                   ;
;     CLR               ; 243                                                    ;
;     ENA               ; 117                                                    ;
;     ENA CLR           ; 670                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 10                                                     ;
;     SLD               ; 13                                                     ;
;     plain             ; 1637                                                   ;
; cycloneiii_lcell_comb ; 997                                                    ;
;     arith             ; 78                                                     ;
;         2 data inputs ; 77                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 919                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 45                                                     ;
;         3 data inputs ; 291                                                    ;
;         4 data inputs ; 572                                                    ;
; cycloneiii_ram_block  ; 201                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 1.47                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 124                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 116                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.78                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:04     ;
; Top                            ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                            ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                       ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                ; N/A     ;
; CLOCK_50             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                ; N/A     ;
; DAC_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[0]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[0]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[10]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[10]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[11]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[11]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[12]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[12]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[13]~reg0                                                                        ; N/A     ;
; DAC_val[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[13]~reg0                                                                        ; N/A     ;
; DAC_val[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[14]~reg0                                                                        ; N/A     ;
; DAC_val[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[14]~reg0                                                                        ; N/A     ;
; DAC_val[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[15]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[15]~reg0_wirecell                                                               ; N/A     ;
; DAC_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[1]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[1]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[2]~reg0                                                                         ; N/A     ;
; DAC_val[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[2]~reg0                                                                         ; N/A     ;
; DAC_val[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[3]~reg0                                                                         ; N/A     ;
; DAC_val[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[3]~reg0                                                                         ; N/A     ;
; DAC_val[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[4]~reg0                                                                         ; N/A     ;
; DAC_val[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[4]~reg0                                                                         ; N/A     ;
; DAC_val[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[5]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[5]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[6]~reg0                                                                         ; N/A     ;
; DAC_val[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[6]~reg0                                                                         ; N/A     ;
; DAC_val[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[7]~reg0                                                                         ; N/A     ;
; DAC_val[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[7]~reg0                                                                         ; N/A     ;
; DAC_val[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[8]~reg0                                                                         ; N/A     ;
; DAC_val[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[8]~reg0                                                                         ; N/A     ;
; DAC_val[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[9]~reg0_wirecell                                                                ; N/A     ;
; DAC_val[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DAC_val[9]~reg0_wirecell                                                                ; N/A     ;
; RECV_pps             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RECV_pps                                                                                ; N/A     ;
; RECV_pps             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RECV_pps                                                                                ; N/A     ;
; SMA_CLKIN            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SMA_CLKIN                                                                               ; N/A     ;
; SMA_CLKIN            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SMA_CLKIN                                                                               ; N/A     ;
; clk_200              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_200MHz:p1|altpll:altpll_component|PLL_200MHz_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; clk_count[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[0]~reg0                                                                       ; N/A     ;
; clk_count[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[0]~reg0                                                                       ; N/A     ;
; clk_count[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[10]~reg0                                                                      ; N/A     ;
; clk_count[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[10]~reg0                                                                      ; N/A     ;
; clk_count[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[11]~reg0                                                                      ; N/A     ;
; clk_count[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[11]~reg0                                                                      ; N/A     ;
; clk_count[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[12]~reg0                                                                      ; N/A     ;
; clk_count[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[12]~reg0                                                                      ; N/A     ;
; clk_count[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[13]~reg0                                                                      ; N/A     ;
; clk_count[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[13]~reg0                                                                      ; N/A     ;
; clk_count[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[14]~reg0                                                                      ; N/A     ;
; clk_count[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[14]~reg0                                                                      ; N/A     ;
; clk_count[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[15]~reg0                                                                      ; N/A     ;
; clk_count[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[15]~reg0                                                                      ; N/A     ;
; clk_count[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[16]~reg0                                                                      ; N/A     ;
; clk_count[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[16]~reg0                                                                      ; N/A     ;
; clk_count[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[17]~reg0                                                                      ; N/A     ;
; clk_count[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[17]~reg0                                                                      ; N/A     ;
; clk_count[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[18]~reg0                                                                      ; N/A     ;
; clk_count[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[18]~reg0                                                                      ; N/A     ;
; clk_count[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[19]~reg0                                                                      ; N/A     ;
; clk_count[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[19]~reg0                                                                      ; N/A     ;
; clk_count[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[1]~reg0                                                                       ; N/A     ;
; clk_count[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[1]~reg0                                                                       ; N/A     ;
; clk_count[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[20]~reg0                                                                      ; N/A     ;
; clk_count[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[20]~reg0                                                                      ; N/A     ;
; clk_count[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[21]~reg0                                                                      ; N/A     ;
; clk_count[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[21]~reg0                                                                      ; N/A     ;
; clk_count[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[22]~reg0                                                                      ; N/A     ;
; clk_count[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[22]~reg0                                                                      ; N/A     ;
; clk_count[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[23]~reg0                                                                      ; N/A     ;
; clk_count[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[23]~reg0                                                                      ; N/A     ;
; clk_count[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[24]~reg0                                                                      ; N/A     ;
; clk_count[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[24]~reg0                                                                      ; N/A     ;
; clk_count[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[2]~reg0                                                                       ; N/A     ;
; clk_count[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[2]~reg0                                                                       ; N/A     ;
; clk_count[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[3]~reg0                                                                       ; N/A     ;
; clk_count[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[3]~reg0                                                                       ; N/A     ;
; clk_count[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[4]~reg0                                                                       ; N/A     ;
; clk_count[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[4]~reg0                                                                       ; N/A     ;
; clk_count[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[5]~reg0                                                                       ; N/A     ;
; clk_count[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[5]~reg0                                                                       ; N/A     ;
; clk_count[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[6]~reg0                                                                       ; N/A     ;
; clk_count[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[6]~reg0                                                                       ; N/A     ;
; clk_count[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[7]~reg0                                                                       ; N/A     ;
; clk_count[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[7]~reg0                                                                       ; N/A     ;
; clk_count[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[8]~reg0                                                                       ; N/A     ;
; clk_count[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[8]~reg0                                                                       ; N/A     ;
; clk_count[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[9]~reg0                                                                       ; N/A     ;
; clk_count[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count[9]~reg0                                                                       ; N/A     ;
; clk_count_neg[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[0]~reg0                                                                   ; N/A     ;
; clk_count_neg[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[0]~reg0                                                                   ; N/A     ;
; clk_count_neg[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[10]~reg0                                                                  ; N/A     ;
; clk_count_neg[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[10]~reg0                                                                  ; N/A     ;
; clk_count_neg[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[11]~reg0                                                                  ; N/A     ;
; clk_count_neg[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[11]~reg0                                                                  ; N/A     ;
; clk_count_neg[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[12]~reg0                                                                  ; N/A     ;
; clk_count_neg[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[12]~reg0                                                                  ; N/A     ;
; clk_count_neg[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[13]~reg0                                                                  ; N/A     ;
; clk_count_neg[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[13]~reg0                                                                  ; N/A     ;
; clk_count_neg[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[14]~reg0                                                                  ; N/A     ;
; clk_count_neg[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[14]~reg0                                                                  ; N/A     ;
; clk_count_neg[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[15]~reg0                                                                  ; N/A     ;
; clk_count_neg[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[15]~reg0                                                                  ; N/A     ;
; clk_count_neg[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[16]~reg0                                                                  ; N/A     ;
; clk_count_neg[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[16]~reg0                                                                  ; N/A     ;
; clk_count_neg[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[17]~reg0                                                                  ; N/A     ;
; clk_count_neg[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[17]~reg0                                                                  ; N/A     ;
; clk_count_neg[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[18]~reg0                                                                  ; N/A     ;
; clk_count_neg[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[18]~reg0                                                                  ; N/A     ;
; clk_count_neg[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[19]~reg0                                                                  ; N/A     ;
; clk_count_neg[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[19]~reg0                                                                  ; N/A     ;
; clk_count_neg[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[1]~reg0                                                                   ; N/A     ;
; clk_count_neg[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[1]~reg0                                                                   ; N/A     ;
; clk_count_neg[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[20]~reg0                                                                  ; N/A     ;
; clk_count_neg[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[20]~reg0                                                                  ; N/A     ;
; clk_count_neg[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[21]~reg0                                                                  ; N/A     ;
; clk_count_neg[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[21]~reg0                                                                  ; N/A     ;
; clk_count_neg[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[22]~reg0                                                                  ; N/A     ;
; clk_count_neg[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[22]~reg0                                                                  ; N/A     ;
; clk_count_neg[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[23]~reg0                                                                  ; N/A     ;
; clk_count_neg[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[23]~reg0                                                                  ; N/A     ;
; clk_count_neg[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[24]~reg0                                                                  ; N/A     ;
; clk_count_neg[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[24]~reg0                                                                  ; N/A     ;
; clk_count_neg[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[2]~reg0                                                                   ; N/A     ;
; clk_count_neg[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[2]~reg0                                                                   ; N/A     ;
; clk_count_neg[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[3]~reg0                                                                   ; N/A     ;
; clk_count_neg[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[3]~reg0                                                                   ; N/A     ;
; clk_count_neg[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[4]~reg0                                                                   ; N/A     ;
; clk_count_neg[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[4]~reg0                                                                   ; N/A     ;
; clk_count_neg[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[5]~reg0                                                                   ; N/A     ;
; clk_count_neg[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[5]~reg0                                                                   ; N/A     ;
; clk_count_neg[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[6]~reg0                                                                   ; N/A     ;
; clk_count_neg[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[6]~reg0                                                                   ; N/A     ;
; clk_count_neg[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[7]~reg0                                                                   ; N/A     ;
; clk_count_neg[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[7]~reg0                                                                   ; N/A     ;
; clk_count_neg[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[8]~reg0                                                                   ; N/A     ;
; clk_count_neg[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[8]~reg0                                                                   ; N/A     ;
; clk_count_neg[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[9]~reg0                                                                   ; N/A     ;
; clk_count_neg[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_count_neg[9]~reg0                                                                   ; N/A     ;
; clk_err[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[0]~reg0                                                                         ; N/A     ;
; clk_err[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[0]~reg0                                                                         ; N/A     ;
; clk_err[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[10]~reg0                                                                        ; N/A     ;
; clk_err[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[10]~reg0                                                                        ; N/A     ;
; clk_err[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[11]~reg0                                                                        ; N/A     ;
; clk_err[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[11]~reg0                                                                        ; N/A     ;
; clk_err[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[12]~reg0                                                                        ; N/A     ;
; clk_err[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[12]~reg0                                                                        ; N/A     ;
; clk_err[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[13]~reg0                                                                        ; N/A     ;
; clk_err[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[13]~reg0                                                                        ; N/A     ;
; clk_err[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[14]~reg0                                                                        ; N/A     ;
; clk_err[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[14]~reg0                                                                        ; N/A     ;
; clk_err[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[15]~reg0                                                                        ; N/A     ;
; clk_err[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[15]~reg0                                                                        ; N/A     ;
; clk_err[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[1]~reg0                                                                         ; N/A     ;
; clk_err[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[1]~reg0                                                                         ; N/A     ;
; clk_err[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[2]~reg0                                                                         ; N/A     ;
; clk_err[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[2]~reg0                                                                         ; N/A     ;
; clk_err[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[3]~reg0                                                                         ; N/A     ;
; clk_err[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[3]~reg0                                                                         ; N/A     ;
; clk_err[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[4]~reg0                                                                         ; N/A     ;
; clk_err[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[4]~reg0                                                                         ; N/A     ;
; clk_err[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[5]~reg0                                                                         ; N/A     ;
; clk_err[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[5]~reg0                                                                         ; N/A     ;
; clk_err[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[6]~reg0                                                                         ; N/A     ;
; clk_err[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[6]~reg0                                                                         ; N/A     ;
; clk_err[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[7]~reg0                                                                         ; N/A     ;
; clk_err[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[7]~reg0                                                                         ; N/A     ;
; clk_err[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[8]~reg0                                                                         ; N/A     ;
; clk_err[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[8]~reg0                                                                         ; N/A     ;
; clk_err[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[9]~reg0                                                                         ; N/A     ;
; clk_err[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_err[9]~reg0                                                                         ; N/A     ;
; err_change[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[0]~reg0                                                                      ; N/A     ;
; err_change[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[0]~reg0                                                                      ; N/A     ;
; err_change[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[10]~reg0                                                                     ; N/A     ;
; err_change[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[10]~reg0                                                                     ; N/A     ;
; err_change[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[11]~reg0                                                                     ; N/A     ;
; err_change[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[11]~reg0                                                                     ; N/A     ;
; err_change[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[12]~reg0                                                                     ; N/A     ;
; err_change[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[12]~reg0                                                                     ; N/A     ;
; err_change[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[13]~reg0                                                                     ; N/A     ;
; err_change[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[13]~reg0                                                                     ; N/A     ;
; err_change[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[14]~reg0                                                                     ; N/A     ;
; err_change[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[14]~reg0                                                                     ; N/A     ;
; err_change[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[15]~reg0                                                                     ; N/A     ;
; err_change[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[15]~reg0                                                                     ; N/A     ;
; err_change[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[1]~reg0                                                                      ; N/A     ;
; err_change[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[1]~reg0                                                                      ; N/A     ;
; err_change[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[2]~reg0                                                                      ; N/A     ;
; err_change[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[2]~reg0                                                                      ; N/A     ;
; err_change[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[3]~reg0                                                                      ; N/A     ;
; err_change[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[3]~reg0                                                                      ; N/A     ;
; err_change[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[4]~reg0                                                                      ; N/A     ;
; err_change[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[4]~reg0                                                                      ; N/A     ;
; err_change[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[5]~reg0                                                                      ; N/A     ;
; err_change[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[5]~reg0                                                                      ; N/A     ;
; err_change[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[6]~reg0                                                                      ; N/A     ;
; err_change[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[6]~reg0                                                                      ; N/A     ;
; err_change[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[7]~reg0                                                                      ; N/A     ;
; err_change[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[7]~reg0                                                                      ; N/A     ;
; err_change[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[8]~reg0                                                                      ; N/A     ;
; err_change[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[8]~reg0                                                                      ; N/A     ;
; err_change[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[9]~reg0                                                                      ; N/A     ;
; err_change[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_change[9]~reg0                                                                      ; N/A     ;
; err_dir              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_dir~reg0                                                                            ; N/A     ;
; err_dir              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; err_dir~reg0                                                                            ; N/A     ;
; int_sum[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[0]~reg0                                                                         ; N/A     ;
; int_sum[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[0]~reg0                                                                         ; N/A     ;
; int_sum[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[10]~reg0                                                                        ; N/A     ;
; int_sum[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[10]~reg0                                                                        ; N/A     ;
; int_sum[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[11]~reg0                                                                        ; N/A     ;
; int_sum[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[11]~reg0                                                                        ; N/A     ;
; int_sum[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[12]~reg0                                                                        ; N/A     ;
; int_sum[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[12]~reg0                                                                        ; N/A     ;
; int_sum[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[13]~reg0                                                                        ; N/A     ;
; int_sum[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[13]~reg0                                                                        ; N/A     ;
; int_sum[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[14]~reg0                                                                        ; N/A     ;
; int_sum[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[14]~reg0                                                                        ; N/A     ;
; int_sum[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[15]~reg0                                                                        ; N/A     ;
; int_sum[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[15]~reg0                                                                        ; N/A     ;
; int_sum[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[16]~reg0                                                                        ; N/A     ;
; int_sum[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[16]~reg0                                                                        ; N/A     ;
; int_sum[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[17]~reg0                                                                        ; N/A     ;
; int_sum[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[17]~reg0                                                                        ; N/A     ;
; int_sum[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[18]~reg0                                                                        ; N/A     ;
; int_sum[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[18]~reg0                                                                        ; N/A     ;
; int_sum[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[19]~reg0                                                                        ; N/A     ;
; int_sum[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[19]~reg0                                                                        ; N/A     ;
; int_sum[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[1]~reg0                                                                         ; N/A     ;
; int_sum[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[1]~reg0                                                                         ; N/A     ;
; int_sum[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[20]~reg0                                                                        ; N/A     ;
; int_sum[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[20]~reg0                                                                        ; N/A     ;
; int_sum[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[21]~reg0                                                                        ; N/A     ;
; int_sum[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[21]~reg0                                                                        ; N/A     ;
; int_sum[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[22]~reg0                                                                        ; N/A     ;
; int_sum[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[22]~reg0                                                                        ; N/A     ;
; int_sum[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[23]~reg0                                                                        ; N/A     ;
; int_sum[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[23]~reg0                                                                        ; N/A     ;
; int_sum[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[24]~reg0                                                                        ; N/A     ;
; int_sum[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[24]~reg0                                                                        ; N/A     ;
; int_sum[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[25]~reg0                                                                        ; N/A     ;
; int_sum[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[25]~reg0                                                                        ; N/A     ;
; int_sum[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[26]~reg0                                                                        ; N/A     ;
; int_sum[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[26]~reg0                                                                        ; N/A     ;
; int_sum[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[27]~reg0                                                                        ; N/A     ;
; int_sum[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[27]~reg0                                                                        ; N/A     ;
; int_sum[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[28]~reg0                                                                        ; N/A     ;
; int_sum[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[28]~reg0                                                                        ; N/A     ;
; int_sum[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[29]~reg0                                                                        ; N/A     ;
; int_sum[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[29]~reg0                                                                        ; N/A     ;
; int_sum[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[2]~reg0                                                                         ; N/A     ;
; int_sum[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[2]~reg0                                                                         ; N/A     ;
; int_sum[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[30]~reg0                                                                        ; N/A     ;
; int_sum[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[30]~reg0                                                                        ; N/A     ;
; int_sum[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[31]~reg0                                                                        ; N/A     ;
; int_sum[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[31]~reg0                                                                        ; N/A     ;
; int_sum[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[3]~reg0                                                                         ; N/A     ;
; int_sum[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[3]~reg0                                                                         ; N/A     ;
; int_sum[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[4]~reg0                                                                         ; N/A     ;
; int_sum[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[4]~reg0                                                                         ; N/A     ;
; int_sum[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[5]~reg0                                                                         ; N/A     ;
; int_sum[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[5]~reg0                                                                         ; N/A     ;
; int_sum[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[6]~reg0                                                                         ; N/A     ;
; int_sum[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[6]~reg0                                                                         ; N/A     ;
; int_sum[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[7]~reg0                                                                         ; N/A     ;
; int_sum[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[7]~reg0                                                                         ; N/A     ;
; int_sum[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[8]~reg0                                                                         ; N/A     ;
; int_sum[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[8]~reg0                                                                         ; N/A     ;
; int_sum[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[9]~reg0                                                                         ; N/A     ;
; int_sum[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; int_sum[9]~reg0                                                                         ; N/A     ;
; phase_err[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[0]~reg0                                                                       ; N/A     ;
; phase_err[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[0]~reg0                                                                       ; N/A     ;
; phase_err[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[1]~reg0                                                                       ; N/A     ;
; phase_err[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[1]~reg0                                                                       ; N/A     ;
; phase_err[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[2]~reg0                                                                       ; N/A     ;
; phase_err[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[2]~reg0                                                                       ; N/A     ;
; phase_err[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[3]~reg0                                                                       ; N/A     ;
; phase_err[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[3]~reg0                                                                       ; N/A     ;
; phase_err[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; phase_err[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; phase_err[10]~reg0                                                                      ; N/A     ;
; pid_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[0]~reg0                                                                         ; N/A     ;
; pid_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[0]~reg0                                                                         ; N/A     ;
; pid_out[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[10]~reg0                                                                        ; N/A     ;
; pid_out[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[10]~reg0                                                                        ; N/A     ;
; pid_out[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[11]~reg0                                                                        ; N/A     ;
; pid_out[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[11]~reg0                                                                        ; N/A     ;
; pid_out[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[12]~reg0                                                                        ; N/A     ;
; pid_out[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[12]~reg0                                                                        ; N/A     ;
; pid_out[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[13]~reg0                                                                        ; N/A     ;
; pid_out[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[13]~reg0                                                                        ; N/A     ;
; pid_out[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[14]~reg0                                                                        ; N/A     ;
; pid_out[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[14]~reg0                                                                        ; N/A     ;
; pid_out[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[15]~reg0                                                                        ; N/A     ;
; pid_out[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[15]~reg0                                                                        ; N/A     ;
; pid_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[1]~reg0                                                                         ; N/A     ;
; pid_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[1]~reg0                                                                         ; N/A     ;
; pid_out[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[2]~reg0                                                                         ; N/A     ;
; pid_out[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[2]~reg0                                                                         ; N/A     ;
; pid_out[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[3]~reg0                                                                         ; N/A     ;
; pid_out[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[3]~reg0                                                                         ; N/A     ;
; pid_out[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[4]~reg0                                                                         ; N/A     ;
; pid_out[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[4]~reg0                                                                         ; N/A     ;
; pid_out[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[5]~reg0                                                                         ; N/A     ;
; pid_out[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[5]~reg0                                                                         ; N/A     ;
; pid_out[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[6]~reg0                                                                         ; N/A     ;
; pid_out[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[6]~reg0                                                                         ; N/A     ;
; pid_out[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[7]~reg0                                                                         ; N/A     ;
; pid_out[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[7]~reg0                                                                         ; N/A     ;
; pid_out[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[8]~reg0                                                                         ; N/A     ;
; pid_out[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[8]~reg0                                                                         ; N/A     ;
; pid_out[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[9]~reg0                                                                         ; N/A     ;
; pid_out[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pid_out[9]~reg0                                                                         ; N/A     ;
; pps_reset            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pps_reset~reg0                                                                          ; N/A     ;
; pps_reset            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pps_reset~reg0                                                                          ; N/A     ;
; recov_pps            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; recov_pps~reg0                                                                          ; N/A     ;
; recov_pps            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; recov_pps~reg0                                                                          ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; monitor_top:t1|register:inst_reg0|data[0]                                               ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; monitor_top:t1|register:inst_reg0|data[0]                                               ; N/A     ;
; smpl_count[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[0]~reg0                                                                      ; N/A     ;
; smpl_count[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[0]~reg0                                                                      ; N/A     ;
; smpl_count[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[10]~reg0                                                                     ; N/A     ;
; smpl_count[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[10]~reg0                                                                     ; N/A     ;
; smpl_count[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[11]~reg0                                                                     ; N/A     ;
; smpl_count[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[11]~reg0                                                                     ; N/A     ;
; smpl_count[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[12]~reg0                                                                     ; N/A     ;
; smpl_count[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[12]~reg0                                                                     ; N/A     ;
; smpl_count[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[13]~reg0                                                                     ; N/A     ;
; smpl_count[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[13]~reg0                                                                     ; N/A     ;
; smpl_count[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[14]~reg0                                                                     ; N/A     ;
; smpl_count[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[14]~reg0                                                                     ; N/A     ;
; smpl_count[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[15]~reg0                                                                     ; N/A     ;
; smpl_count[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[15]~reg0                                                                     ; N/A     ;
; smpl_count[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[1]~reg0                                                                      ; N/A     ;
; smpl_count[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[1]~reg0                                                                      ; N/A     ;
; smpl_count[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[2]~reg0                                                                      ; N/A     ;
; smpl_count[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[2]~reg0                                                                      ; N/A     ;
; smpl_count[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[3]~reg0                                                                      ; N/A     ;
; smpl_count[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[3]~reg0                                                                      ; N/A     ;
; smpl_count[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[4]~reg0                                                                      ; N/A     ;
; smpl_count[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[4]~reg0                                                                      ; N/A     ;
; smpl_count[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[5]~reg0                                                                      ; N/A     ;
; smpl_count[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[5]~reg0                                                                      ; N/A     ;
; smpl_count[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[6]~reg0                                                                      ; N/A     ;
; smpl_count[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[6]~reg0                                                                      ; N/A     ;
; smpl_count[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[7]~reg0                                                                      ; N/A     ;
; smpl_count[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[7]~reg0                                                                      ; N/A     ;
; smpl_count[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[8]~reg0                                                                      ; N/A     ;
; smpl_count[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[8]~reg0                                                                      ; N/A     ;
; smpl_count[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[9]~reg0                                                                      ; N/A     ;
; smpl_count[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; smpl_count[9]~reg0                                                                      ; N/A     ;
; total_error[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[0]~reg0                                                                     ; N/A     ;
; total_error[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[0]~reg0                                                                     ; N/A     ;
; total_error[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[10]~reg0                                                                    ; N/A     ;
; total_error[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[10]~reg0                                                                    ; N/A     ;
; total_error[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[11]~reg0                                                                    ; N/A     ;
; total_error[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[11]~reg0                                                                    ; N/A     ;
; total_error[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[12]~reg0                                                                    ; N/A     ;
; total_error[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[12]~reg0                                                                    ; N/A     ;
; total_error[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[13]~reg0                                                                    ; N/A     ;
; total_error[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[13]~reg0                                                                    ; N/A     ;
; total_error[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[14]~reg0                                                                    ; N/A     ;
; total_error[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[14]~reg0                                                                    ; N/A     ;
; total_error[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[15]~reg0                                                                    ; N/A     ;
; total_error[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[15]~reg0                                                                    ; N/A     ;
; total_error[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[1]~reg0                                                                     ; N/A     ;
; total_error[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[1]~reg0                                                                     ; N/A     ;
; total_error[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[2]~reg0                                                                     ; N/A     ;
; total_error[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[2]~reg0                                                                     ; N/A     ;
; total_error[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[3]~reg0                                                                     ; N/A     ;
; total_error[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[3]~reg0                                                                     ; N/A     ;
; total_error[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[4]~reg0                                                                     ; N/A     ;
; total_error[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[4]~reg0                                                                     ; N/A     ;
; total_error[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[5]~reg0                                                                     ; N/A     ;
; total_error[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[5]~reg0                                                                     ; N/A     ;
; total_error[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[6]~reg0                                                                     ; N/A     ;
; total_error[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[6]~reg0                                                                     ; N/A     ;
; total_error[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[7]~reg0                                                                     ; N/A     ;
; total_error[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[7]~reg0                                                                     ; N/A     ;
; total_error[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[8]~reg0                                                                     ; N/A     ;
; total_error[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[8]~reg0                                                                     ; N/A     ;
; total_error[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[9]~reg0                                                                     ; N/A     ;
; total_error[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; total_error[9]~reg0                                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Apr  3 13:34:30 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_v2 -c final_v2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v
    Info (12023): Found entity 1: PLL_200MHz File: /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/register.sv
    Info (12023): Found entity 1: register File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/register.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv
    Info (12023): Found entity 1: monitor_top File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv
    Info (12023): Found entity 1: baud_generator File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v
    Info (12023): Found entity 1: SPI_Master File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v
    Info (12023): Found entity 1: SPI_Master_With_Single_CS File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 35
Warning (10463): Verilog HDL Declaration warning at top.v(59): "int" is SystemVerilog-2005 keyword File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.v(355): created implicit net for "wclk_200" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 355
Warning (10236): Verilog HDL Implicit Net warning at top.v(364): created implicit net for "TX_Ready" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 364
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(227): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 227
Warning (10230): Verilog HDL assignment warning at top.v(228): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 228
Warning (10230): Verilog HDL assignment warning at top.v(229): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 229
Warning (10230): Verilog HDL assignment warning at top.v(230): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 230
Warning (10230): Verilog HDL assignment warning at top.v(231): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 231
Warning (10230): Verilog HDL assignment warning at top.v(232): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 232
Warning (10230): Verilog HDL assignment warning at top.v(233): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 233
Warning (10230): Verilog HDL assignment warning at top.v(234): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 234
Warning (10230): Verilog HDL assignment warning at top.v(235): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 235
Info (10264): Verilog HDL Case Statement information at top.v(215): all case item expressions in this case statement are onehot File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 215
Warning (10230): Verilog HDL assignment warning at top.v(261): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 261
Warning (10230): Verilog HDL assignment warning at top.v(262): truncated value with size 32 to match size of target (16) File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 262
Warning (10030): Net "int[15..8]" at top.v(59) has no driver or initial value, using a default initial value '0' File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
Warning (10034): Output port "LEDR[17..2]" at top.v(6) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
Warning (10034): Output port "LEDG" at top.v(7) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
Warning (10034): Output port "clk_err_lst" at top.v(45) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
Warning (10034): Output port "int[7..0]" at top.v(59) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
Warning (10034): Output port "dummy_1" at top.v(36) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 36
Warning (10034): Output port "dummy_2" at top.v(36) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 36
Warning (10034): Output port "dummy_3" at top.v(36) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 36
Warning (10034): Output port "clk_err_dir" at top.v(60) has no driver File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 60
Info (12128): Elaborating entity "PLL_200MHz" for hierarchy "PLL_200MHz:p1" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 356
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_200MHz:p1|altpll:altpll_component" File: /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL_200MHz:p1|altpll:altpll_component" File: /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v Line: 104
Info (12133): Instantiated megafunction "PLL_200MHz:p1|altpll:altpll_component" with the following parameter: File: /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_200MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_200MHz_altpll.v
    Info (12023): Found entity 1: PLL_200MHz_altpll File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/PLL_200MHz_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_200MHz_altpll" for hierarchy "PLL_200MHz:p1|altpll:altpll_component|PLL_200MHz_altpll:auto_generated" File: /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SPI_Master_With_Single_CS" for hierarchy "SPI_Master_With_Single_CS:u1" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 368
Warning (10230): Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(107): truncated value with size 32 to match size of target (2) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 107
Warning (10230): Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(117): truncated value with size 32 to match size of target (2) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 117
Warning (10230): Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(132): truncated value with size 32 to match size of target (2) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 132
Warning (10230): Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(138): truncated value with size 32 to match size of target (2) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 138
Info (12128): Elaborating entity "SPI_Master" for hierarchy "SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst" File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 96
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(115): truncated value with size 32 to match size of target (5) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 115
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(122): truncated value with size 32 to match size of target (5) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 122
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(124): truncated value with size 32 to match size of target (6) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 124
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(129): truncated value with size 32 to match size of target (6) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 129
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(186): truncated value with size 32 to match size of target (3) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 186
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(215): truncated value with size 32 to match size of target (3) File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master.v Line: 215
Info (12128): Elaborating entity "monitor_top" for hierarchy "monitor_top:t1" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 383
Warning (10230): Verilog HDL assignment warning at monitor_top.sv(226): truncated value with size 32 to match size of target (2) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 226
Warning (10230): Verilog HDL assignment warning at monitor_top.sv(241): truncated value with size 32 to match size of target (2) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 241
Info (12128): Elaborating entity "baud_generator" for hierarchy "monitor_top:t1|baud_generator:baud_gen_tx" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 96
Warning (10230): Verilog HDL assignment warning at baud_generator.sv(33): truncated value with size 32 to match size of target (8) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv Line: 33
Info (12128): Elaborating entity "baud_generator" for hierarchy "monitor_top:t1|baud_generator:baud_gen_rx" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 102
Warning (10230): Verilog HDL assignment warning at baud_generator.sv(33): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv Line: 33
Info (12128): Elaborating entity "uart_rx" for hierarchy "monitor_top:t1|uart_rx:receiver" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 113
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(96): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 96
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(108): truncated value with size 32 to match size of target (3) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 108
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(109): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 109
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(117): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 117
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(124): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 124
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(136): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 136
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(147): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 147
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(150): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 150
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(166): truncated value with size 32 to match size of target (4) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv Line: 166
Info (12128): Elaborating entity "uart_tx" for hierarchy "monitor_top:t1|uart_tx:transmitter" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 124
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(80): truncated value with size 32 to match size of target (3) File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv Line: 80
Info (12128): Elaborating entity "register" for hierarchy "monitor_top:t1|register:inst_reg0" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 265
Info (12128): Elaborating entity "register" for hierarchy "monitor_top:t1|register:inst_reg1" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 274
Info (12128): Elaborating entity "register" for hierarchy "monitor_top:t1|register:inst_reg2" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 283
Info (12128): Elaborating entity "register" for hierarchy "monitor_top:t1|register:inst_reg3" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 292
Info (12128): Elaborating entity "register" for hierarchy "monitor_top:t1|register:inst_reg4" File: /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q724.tdf
    Info (12023): Found entity 1: altsyncram_q724 File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/altsyncram_q724.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vhi.tdf
    Info (12023): Found entity 1: cntr_vhi File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_vhi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.03.13:34:43 Progress: Loading sld2ca21af5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/tim/Documents/CME495/CME495/hardware/final_v2/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/tim/Documents/CME495/CME495/hardware/spi_master/source/SPI_Master_With_Single_CS.v Line: 112
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 6
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 7
    Warning (13410): Pin "RECV_rx_sdi" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 21
    Warning (13410): Pin "RECV_sck" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 22
    Warning (13410): Pin "RECV_scl" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 23
    Warning (13410): Pin "RECV_sda" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 24
    Warning (13410): Pin "RECV_int" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 25
    Warning (13410): Pin "RECV_rst_n" is stuck at VCC File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 26
    Warning (13410): Pin "dummy_1" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 36
    Warning (13410): Pin "dummy_2" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 36
    Warning (13410): Pin "dummy_3" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 36
    Warning (13410): Pin "clk_err_lst[0]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[1]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[2]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[3]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[4]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[5]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[6]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[7]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[8]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[9]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[10]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[11]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[12]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[13]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[14]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "clk_err_lst[15]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 45
    Warning (13410): Pin "int[0]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[1]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[2]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[3]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[4]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[5]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[6]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[7]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[8]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[9]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[10]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[11]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[12]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[13]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[14]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "int[15]" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 59
    Warning (13410): Pin "clk_err_dir" is stuck at GND File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 60
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/tim/Documents/CME495/CME495/hardware/final_v2/output_files/final_v2.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 435 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[4]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[5]" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 5
    Warning (15610): No output dependent on input pin "RECV_tx_sdo" File: /home/tim/Documents/CME495/CME495/hardware/final_v2/top.v Line: 15
Info (21057): Implemented 5025 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 398 output pins
    Info (21061): Implemented 4391 logic cells
    Info (21064): Implemented 201 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 591 megabytes
    Info: Processing ended: Sun Apr  3 13:34:59 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/tim/Documents/CME495/CME495/hardware/final_v2/output_files/final_v2.map.smsg.


