
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
Ò
-Reading design checkpoint '%s' for cell '%s'
275*project2g
SC:/project/picoblaze_example/picoblaze_example.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp2default:default2!
instance_name2default:defaultZ1-454
]
-Analyzing %s Unisim elements for replacement
17*netlist2
592default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479

Loading clock regions from %s
13*device2f
RE:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml2default:defaultZ21-13
ž
Loading clock buffers from %s
11*device2g
SE:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml2default:defaultZ21-11
š
&Loading clock placement rules from %s
318*place2Z
FE:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml2default:defaultZ30-318
˜
)Loading package pin functions from %s...
17*device2V
BE:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml2default:defaultZ21-17
š
Loading package from %s
16*device2i
UE:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml2default:defaultZ21-16

Loading io standards from %s
15*device2W
CE:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml2default:defaultZ21-15
™
+Loading device configuration modes from %s
14*device2U
AE:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
12default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
Ø
$Parsing XDC File [%s] for cell '%s'
848*designutils2l
Xc:/project/picoblaze_example/picoblaze_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2&
instance_name/inst2default:defaultZ20-848
Ê
%Done setting XDC timing constraints.
35*timing2n
Xc:/project/picoblaze_example/picoblaze_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-35
½
Deriving generated clocks
2*timing2n
Xc:/project/picoblaze_example/picoblaze_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2
562default:default8@Z38-2
ú
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:322default:default2
00:00:392default:default2
930.8672default:default2
448.6642default:defaultZ17-268
á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2l
Xc:/project/picoblaze_example/picoblaze_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc2default:default2&
instance_name/inst2default:defaultZ20-847
Þ
$Parsing XDC File [%s] for cell '%s'
848*designutils2r
^c:/project/picoblaze_example/picoblaze_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2&
instance_name/inst2default:defaultZ20-848
ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2r
^c:/project/picoblaze_example/picoblaze_example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc2default:default2&
instance_name/inst2default:defaultZ20-847
™
Parsing XDC File [%s]
179*designutils2c
OC:/project/picoblaze_example/picoblaze_example.srcs/constrs_1/new/my_constr.xdc2default:defaultZ20-179
¢
Finished Parsing XDC File [%s]
178*designutils2c
OC:/project/picoblaze_example/picoblaze_example.srcs/constrs_1/new/my_constr.xdc2default:defaultZ20-178
£
!Ignoring constraints in dcp '%s'
325*project2g
SC:/project/picoblaze_example/picoblaze_example.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp2default:defaultZ1-538
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
Ò
!Unisim Transformation Summary:
%s111*project2•
€  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:442default:default2
00:00:592default:default2
930.8672default:default2
748.6642default:defaultZ17-268


End Record