#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000235418403f0 .scope module, "uart_tx" "uart_tx" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "busy";
P_000002354194a480 .param/l "SAMPLING_TICKS" 0 2 7, +C4<00000000000000000000000000010000>;
P_000002354194a4b8 .param/l "WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
L_0000023541857530 .functor NOT 1, L_00000235418bbfa0, C4<0>, C4<0>, C4<0>;
o0000023541869788 .functor BUFZ 1, C4<z>; HiZ drive
L_0000023541857680 .functor AND 1, o0000023541869788, L_0000023541857530, C4<1>, C4<1>;
L_0000023541857140 .functor NOT 1, v00000235418bc0e0_0, C4<0>, C4<0>, C4<0>;
L_0000023541857ae0 .functor AND 1, L_0000023541857680, L_0000023541857140, C4<1>, C4<1>;
v00000235418bc860_0 .net *"_ivl_0", 0 0, L_0000023541857530;  1 drivers
v00000235418bbf00_0 .net *"_ivl_2", 0 0, L_0000023541857680;  1 drivers
v00000235418bc2c0_0 .net *"_ivl_4", 0 0, L_0000023541857140;  1 drivers
v00000235418bcc20_0 .net "baud_tick", 0 0, v0000023541842d90_0;  1 drivers
v00000235418bb6e0_0 .net "busy", 0 0, v00000235418bc0e0_0;  1 drivers
o0000023541869008 .functor BUFZ 1, C4<z>; HiZ drive
v00000235418bc540_0 .net "clk", 0 0, o0000023541869008;  0 drivers
v00000235418bc5e0_0 .net "d_out", 7 0, v00000235418422f0_0;  1 drivers
o0000023541869368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000235418bccc0_0 .net "data_in", 7 0, o0000023541869368;  0 drivers
v00000235418bb780_0 .net "empty", 0 0, L_00000235418bbfa0;  1 drivers
v00000235418bb820_0 .net "full", 0 0, L_00000235418bc720;  1 drivers
v00000235418bb8c0_0 .net "rd_en", 0 0, L_0000023541857ae0;  1 drivers
o0000023541869068 .functor BUFZ 1, C4<z>; HiZ drive
v00000235418bc360_0 .net "rst_n", 0 0, o0000023541869068;  0 drivers
v00000235418bb960_0 .net "start", 0 0, o0000023541869788;  0 drivers
v00000235418bba00_0 .net "tx", 0 0, v00000235418bbe60_0;  1 drivers
o0000023541869488 .functor BUFZ 1, C4<z>; HiZ drive
v00000235418bc680_0 .net "wr_en", 0 0, o0000023541869488;  0 drivers
S_0000023541860d00 .scope module, "baud_gen_inst" "baud_gen" 2 43, 3 1 0, S_00000235418403f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_0000023541840580 .param/l "BAUD_RATE" 0 3 3, +C4<00000000000000011100001000000000>;
P_00000235418405b8 .param/l "BAUD_TICK" 1 3 11, +C4<0000000000000000000000000000000000000000000000000000000000110110>;
P_00000235418405f0 .param/l "CLOCK_FREQ" 0 3 2, +C4<00000101111101011110000100000000>;
P_0000023541840628 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0000023541842d90_0 .var "baud_tick", 0 0;
v0000023541842430_0 .net "clk", 0 0, o0000023541869008;  alias, 0 drivers
v0000023541842a70_0 .var "counter", 5 0;
v0000023541842ed0_0 .net "rst_n", 0 0, o0000023541869068;  alias, 0 drivers
E_000002354183d230/0 .event negedge, v0000023541842ed0_0;
E_000002354183d230/1 .event posedge, v0000023541842430_0;
E_000002354183d230 .event/or E_000002354183d230/0, E_000002354183d230/1;
S_0000023541860e90 .scope module, "fifo_inst" "fifo" 2 28, 4 1 0, S_00000235418403f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "d_in";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 8 "d_out";
P_000002354194a400 .param/l "DEPTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_000002354194a438 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
L_00000235418571b0 .functor XOR 1, L_00000235418bbaa0, L_00000235418bcd60, C4<0>, C4<0>;
L_00000235418570d0 .functor AND 1, L_00000235418571b0, L_00000235418bbdc0, C4<1>, C4<1>;
v0000023541842f70_0 .net *"_ivl_1", 0 0, L_00000235418bbaa0;  1 drivers
v0000023541842750_0 .net *"_ivl_10", 0 0, L_00000235418bbdc0;  1 drivers
v0000023541842c50_0 .net *"_ivl_13", 0 0, L_00000235418570d0;  1 drivers
L_0000023541950088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000235418424d0_0 .net/2u *"_ivl_14", 0 0, L_0000023541950088;  1 drivers
L_00000235419500d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023541842110_0 .net/2u *"_ivl_16", 0 0, L_00000235419500d0;  1 drivers
v0000023541842890_0 .net *"_ivl_20", 0 0, L_00000235418bcea0;  1 drivers
L_0000023541950118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000235418427f0_0 .net/2u *"_ivl_22", 0 0, L_0000023541950118;  1 drivers
L_0000023541950160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023541842930_0 .net/2u *"_ivl_24", 0 0, L_0000023541950160;  1 drivers
v0000023541842b10_0 .net *"_ivl_3", 0 0, L_00000235418bcd60;  1 drivers
v00000235418429d0_0 .net *"_ivl_4", 0 0, L_00000235418571b0;  1 drivers
v0000023541842e30_0 .net *"_ivl_7", 3 0, L_00000235418bb1e0;  1 drivers
v0000023541842070_0 .net *"_ivl_9", 3 0, L_00000235418bbbe0;  1 drivers
v00000235418421b0_0 .net "clk", 0 0, o0000023541869008;  alias, 0 drivers
v0000023541842250_0 .net "d_in", 7 0, o0000023541869368;  alias, 0 drivers
v00000235418422f0_0 .var "d_out", 7 0;
v0000023541842390_0 .net "empty", 0 0, L_00000235418bbfa0;  alias, 1 drivers
v0000023541842610_0 .net "full", 0 0, L_00000235418bc720;  alias, 1 drivers
v00000235418bc040 .array "mem", 15 0, 7 0;
v00000235418bb280_0 .net "rd_en", 0 0, L_0000023541857ae0;  alias, 1 drivers
v00000235418bc7c0_0 .var "rd_ptr", 4 0;
v00000235418bb5a0_0 .net "rst_n", 0 0, o0000023541869068;  alias, 0 drivers
v00000235418bbb40_0 .net "wr_en", 0 0, o0000023541869488;  alias, 0 drivers
v00000235418bc220_0 .var "wr_ptr", 4 0;
L_00000235418bbaa0 .part v00000235418bc220_0, 4, 1;
L_00000235418bcd60 .part v00000235418bc7c0_0, 4, 1;
L_00000235418bb1e0 .part v00000235418bc220_0, 0, 4;
L_00000235418bbbe0 .part v00000235418bc7c0_0, 0, 4;
L_00000235418bbdc0 .cmp/eq 4, L_00000235418bb1e0, L_00000235418bbbe0;
L_00000235418bc720 .functor MUXZ 1, L_00000235419500d0, L_0000023541950088, L_00000235418570d0, C4<>;
L_00000235418bcea0 .cmp/eq 5, v00000235418bc220_0, v00000235418bc7c0_0;
L_00000235418bbfa0 .functor MUXZ 1, L_0000023541950160, L_0000023541950118, L_00000235418bcea0, C4<>;
S_0000023541853c40 .scope module, "tx_core_inst" "tx_core" 2 54, 5 1 0, S_00000235418403f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0000023541853dd0 .param/l "DATA" 1 5 18, C4<10>;
P_0000023541853e08 .param/l "IDLE" 1 5 16, C4<00>;
P_0000023541853e40 .param/l "SAMPLING_TICKS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0000023541853e78 .param/l "START" 1 5 17, C4<01>;
P_0000023541853eb0 .param/l "STOP" 1 5 19, C4<11>;
P_0000023541853ee8 .param/l "STOP_BITS" 0 5 4, +C4<00000000000000000000000000000001>;
P_0000023541853f20 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v00000235418bc400_0 .var "baud_cnt", 3 0;
v00000235418bc4a0_0 .net "baud_tick", 0 0, v0000023541842d90_0;  alias, 1 drivers
v00000235418bb640_0 .var "bit_cnt", 2 0;
v00000235418bbc80_0 .net "clk", 0 0, o0000023541869008;  alias, 0 drivers
v00000235418bb140_0 .net "rst_n", 0 0, o0000023541869068;  alias, 0 drivers
v00000235418bbd20_0 .var "shift_reg", 7 0;
v00000235418bce00_0 .var "state", 1 0;
v00000235418bbe60_0 .var "tx", 0 0;
v00000235418bc0e0_0 .var "tx_busy", 0 0;
v00000235418bcb80_0 .net "tx_data_in", 7 0, v00000235418422f0_0;  alias, 1 drivers
v00000235418bc180_0 .net "tx_start", 0 0, o0000023541869788;  alias, 0 drivers
    .scope S_0000023541860e90;
T_0 ;
    %wait E_000002354183d230;
    %load/vec4 v00000235418bb5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000235418bc220_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000235418bc7c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000235418bbb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000023541842610_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023541842250_0;
    %load/vec4 v00000235418bc220_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000235418bc040, 0, 4;
    %load/vec4 v00000235418bc220_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000235418bc220_0, 0;
T_0.2 ;
    %load/vec4 v00000235418bb280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0000023541842390_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v00000235418bc7c0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000235418bc040, 4;
    %assign/vec4 v00000235418422f0_0, 0;
    %load/vec4 v00000235418bc7c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000235418bc7c0_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023541860d00;
T_1 ;
    %wait E_000002354183d230;
    %load/vec4 v0000023541842ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023541842a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023541842d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023541842a70_0;
    %pad/u 64;
    %cmpi/e 53, 0, 64;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023541842d90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000023541842a70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000023541842a70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000023541842a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023541842d90_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023541853c40;
T_2 ;
    %wait E_000002354183d230;
    %load/vec4 v00000235418bb140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000235418bce00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000235418bbd20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235418bc0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235418bbe60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000235418bce00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235418bbe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235418bc0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
    %load/vec4 v00000235418bc180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000235418bce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235418bc0e0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000235418bbe60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235418bc0e0_0, 0;
    %load/vec4 v00000235418bc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v00000235418bc400_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
    %load/vec4 v00000235418bcb80_0;
    %assign/vec4 v00000235418bbd20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000235418bce00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v00000235418bc400_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
T_2.12 ;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000235418bbd20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000235418bbe60_0, 0;
    %load/vec4 v00000235418bc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v00000235418bc400_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
    %load/vec4 v00000235418bbd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000235418bbd20_0, 0;
    %load/vec4 v00000235418bb640_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000235418bce00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v00000235418bb640_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
T_2.18 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v00000235418bc400_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
T_2.16 ;
T_2.13 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000235418bbe60_0, 0;
    %load/vec4 v00000235418bc4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v00000235418bc400_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
    %load/vec4 v00000235418bb640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000235418bce00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v00000235418bb640_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000235418bb640_0, 0;
T_2.24 ;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v00000235418bc400_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000235418bc400_0, 0;
T_2.22 ;
T_2.19 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d:\CTWIntern\Training\UART_ME\TX\uart_tx.v";
    "./baud_gen.v";
    "./fifo.v";
    "./TXcore/tx_core.v";
