<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>
defines: 
time_elapsed: 1.532s
ram usage: 43084 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpeks34iwh/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_CPU --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:9</a>: No timescale set for &#34;CPU&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:30</a>: No timescale set for &#34;BENCH&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:30</a>: Compile module &#34;work@BENCH&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:9</a>: Compile module &#34;work@CPU&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:30</a>: Top level module &#34;work@BENCH&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_CPU --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_BENCH of type 32 (module) @ 30
Object:  of type 24 (initial) @ 0
Object: work_BENCH of type 4 (begin) @ 37
Object:  of type 3 (assignment) @ 38
Object:  of type 7 (constant) @ 38
Object: clock of type 608 (ref_obj) @ 38
Object:  of type 3 (assignment) @ 39
Object:  of type 7 (constant) @ 39
Object: reset of type 608 (ref_obj) @ 39
Object:  of type 11 (delay_control) @ 40
%Error: 	! Unhandled type: 11
Object: $finish of type 56 (sys_func_call) @ 41
%Error: 	! Encountered unhandled SysFuncCall: $finish
Object:  of type 1 (always) @ 44
VPI ERROR: Bad usage of vpi_handle
VPI ERROR: Bad usage of vpi_handle
Object: work_CPU of type 32 (module) @ 9
Object:  of type 1 (always) @ 20
Object:  of type 39 (operation) @ 20
Object: clock of type 608 (ref_obj) @ 20
Object: work_CPU of type 4 (begin) @ 20
Object:  of type 3 (assignment) @ 21
Object:  of type 7 (constant) @ 21
Object: rw of type 608 (ref_obj) @ 21
Object:  of type 1 (always) @ 24
Object:  of type 39 (operation) @ 24
Object: clock of type 608 (ref_obj) @ 24
Object: work_CPU of type 4 (begin) @ 24
Object:  of type 3 (assignment) @ 25
Object:  of type 7 (constant) @ 25
Object: rw of type 608 (ref_obj) @ 25
Object: builtin of type 600 (package) @ 0
Object: work_BENCH of type 32 (module) @ 30
Object: fm of type 32 (module) @ 35
Object: data of type 44 (port) @ 9
Object:  of type 115 (range) @ 16
Object:  of type 7 (constant) @ 16
Object:  of type 7 (constant) @ 16
Object: address of type 44 (port) @ 9
Object:  of type 115 (range) @ 16
Object:  of type 7 (constant) @ 16
Object:  of type 7 (constant) @ 16
Object: rw of type 44 (port) @ 9
Object: clock of type 44 (port) @ 9
Object: reset of type 44 (port) @ 9
Object: data of type 36 (logic_net) @ 16
Object: address of type 36 (logic_net) @ 16
Object:  of type 115 (range) @ 16
Object:  of type 7 (constant) @ 16
Object:  of type 7 (constant) @ 16
Object: rw of type 36 (logic_net) @ 17
Object: clock of type 36 (logic_net) @ 9
Object: reset of type 36 (logic_net) @ 9
Object: address of type 608 (ref_obj) @ 0
Object: data of type 608 (ref_obj) @ 0
Object: rw of type 608 (ref_obj) @ 0
Object: clock of type 608 (ref_obj) @ 0
Object: reset of type 608 (ref_obj) @ 0
Object: address of type 36 (logic_net) @ 32
Object:  of type 115 (range) @ 32
Object:  of type 7 (constant) @ 32
Object:  of type 7 (constant) @ 32
Object: data of type 36 (logic_net) @ 32
Object:  of type 115 (range) @ 32
Object:  of type 7 (constant) @ 32
Object:  of type 7 (constant) @ 32
Object: rw of type 36 (logic_net) @ 33
Object: clock of type 36 (logic_net) @ 33
Object: reset of type 36 (logic_net) @ 33
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_CPU --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>