# Pipelined SIMD Multimedia Unit

## Objective
To use VHDL/Verilog hardware description language and modern CAD tools for the structural and behavioral design of a four-stage pipelined multimedia unit with a reduced set of multimedia instructions similar to those in the Sony Cell SPU and Intel SSE architectures.

![image002](https://github.com/HaoRanYuan0/Pipelined-SIMD-Multimedia-Unit/assets/121404407/38ef0a7f-161d-4880-9bf4-7afec1fc9130)
