

/TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:21: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_Design/chain_of_thought_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:1: error: Syntax error in variable list.


/TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:13: syntax error
/TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:1: error: Syntax error in variable list.



/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:16: error: 'q_a' is not a valid l-value for a procedural assignment.
/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:9:      : 'q_a' is declared here as a wire.
/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:20: error: 'q_b' is not a valid l-value for a procedural assignment.
/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int4_llama3_8b/true_dual_port_ram_with_a_single_clock_design_6_.v:10:      : 'q_b' is declared here as a wire.
2 error(s) during elaboration.










