DATA_MGR_LOGIC.v,verilog,xil_defaultlib,../../../../Eink_controller_V1.0.gen/sources_1/ip/DATA_MGR_LOGIC/sim/DATA_MGR_LOGIC.v,incdir="../../../../Eink_controller_V1.0.gen/sources_1/ip/DATA_MGR_LOGIC/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
