0.7
2020.2
May 22 2024
19:03:11
C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/LFSR.sv,1736857724,systemVerilog,,C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/P_bit.sv,,LFSR,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/P_bit.sv,1736862150,systemVerilog,,C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/Probabilistic_Circuit.sv,,P_bit,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/Probabilistic_Circuit.sv,1739355418,systemVerilog,,C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/Tanh_LUT.sv,,AND_OR_gate,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/Probabilistic_Circuit_tb.sv,1739357266,systemVerilog,,,,AND_OR_gate_tb,,uvm,,,,,,
C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/Tanh_LUT.sv,1736860032,systemVerilog,,C:/Users/thoma/Desktop/Vivado/AND_OR_gate/AND_OR_gate.srcs/sources_1/imports/Standard Sources/Probabilistic_Circuit_tb.sv,,Tanh_LUT,,uvm,,,,,,
