Genesys Virtex-5 1-gigabit ethernet (TCP) control board
--------------------------------------------------------------------------------
Run the entire synthesis / build on command line:
Create a top-level directory, in parallel to src and ipcore_dir, cd
into it, then type:
/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xtclsh ../src/V5TCP.tcl rebuild_project
IP cores can be regenerated by
coregen -b xxx.xco
--------------------------------------------------------------------------------
Generating a PROM file (MCS):
In iMPACT, select BPI Flash Configure Single FPGA
Virtex5 32M, MCS, x16, no extra data
BPI PROM, 28F256P30, 16 bit
Erase before programming

Mode switch: M2 M1 M0
0 1 1 BPID
0 1 0 BPIU <- use this one
1 0 1 JTAG
--------------------------------------------------------------------------------
EMAC TCP:
    Set FULL_DUPLEX_ONLY => true in client_side_fifo_emac0
    When built-in FIFO is used in control_interface (data_fifo : fifo36x512),
    Its size should be no smaller than the FIFO read request size (NBASK)
    in the TCP read program.  Changing the fifo to BRAM type (512 writes)
    eliminated the problem.
