

================================================================
== Vitis HLS Report for 'conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2'
================================================================
* Date:           Tue Oct 28 14:00:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      388|      388|  3.880 us|  3.880 us|  388|  388|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_2  |      386|      386|         9|          6|          6|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c1 = alloca i32 1"   --->   Operation 13 'alloca' 'c1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wrow_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_63_reload"   --->   Operation 14 'read' 'wrow_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wrow_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_62_reload"   --->   Operation 15 'read' 'wrow_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wrow_61_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_61_reload"   --->   Operation 16 'read' 'wrow_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wrow_60_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_60_reload"   --->   Operation 17 'read' 'wrow_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wrow_59_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_59_reload"   --->   Operation 18 'read' 'wrow_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wrow_58_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_58_reload"   --->   Operation 19 'read' 'wrow_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wrow_57_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_57_reload"   --->   Operation 20 'read' 'wrow_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wrow_56_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_56_reload"   --->   Operation 21 'read' 'wrow_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wrow_55_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_55_reload"   --->   Operation 22 'read' 'wrow_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wrow_54_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_54_reload"   --->   Operation 23 'read' 'wrow_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wrow_53_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_53_reload"   --->   Operation 24 'read' 'wrow_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wrow_52_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_52_reload"   --->   Operation 25 'read' 'wrow_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wrow_51_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_51_reload"   --->   Operation 26 'read' 'wrow_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wrow_50_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_50_reload"   --->   Operation 27 'read' 'wrow_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%wrow_49_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_49_reload"   --->   Operation 28 'read' 'wrow_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%wrow_48_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_48_reload"   --->   Operation 29 'read' 'wrow_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%wrow_47_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_47_reload"   --->   Operation 30 'read' 'wrow_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wrow_46_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_46_reload"   --->   Operation 31 'read' 'wrow_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wrow_45_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_45_reload"   --->   Operation 32 'read' 'wrow_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wrow_44_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_44_reload"   --->   Operation 33 'read' 'wrow_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%wrow_43_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_43_reload"   --->   Operation 34 'read' 'wrow_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%wrow_42_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_42_reload"   --->   Operation 35 'read' 'wrow_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%wrow_41_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_41_reload"   --->   Operation 36 'read' 'wrow_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%wrow_40_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_40_reload"   --->   Operation 37 'read' 'wrow_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%wrow_39_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_39_reload"   --->   Operation 38 'read' 'wrow_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%wrow_38_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_38_reload"   --->   Operation 39 'read' 'wrow_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%wrow_37_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_37_reload"   --->   Operation 40 'read' 'wrow_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wrow_36_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_36_reload"   --->   Operation 41 'read' 'wrow_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wrow_35_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_35_reload"   --->   Operation 42 'read' 'wrow_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%wrow_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_34_reload"   --->   Operation 43 'read' 'wrow_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%wrow_33_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_33_reload"   --->   Operation 44 'read' 'wrow_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%wrow_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_32_reload"   --->   Operation 45 'read' 'wrow_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%wrow_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_31_reload"   --->   Operation 46 'read' 'wrow_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%wrow_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_30_reload"   --->   Operation 47 'read' 'wrow_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%wrow_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_29_reload"   --->   Operation 48 'read' 'wrow_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%wrow_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_28_reload"   --->   Operation 49 'read' 'wrow_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%wrow_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_27_reload"   --->   Operation 50 'read' 'wrow_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%wrow_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_26_reload"   --->   Operation 51 'read' 'wrow_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%wrow_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_25_reload"   --->   Operation 52 'read' 'wrow_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%wrow_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_24_reload"   --->   Operation 53 'read' 'wrow_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%wrow_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_23_reload"   --->   Operation 54 'read' 'wrow_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%wrow_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_22_reload"   --->   Operation 55 'read' 'wrow_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%wrow_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_21_reload"   --->   Operation 56 'read' 'wrow_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%wrow_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_20_reload"   --->   Operation 57 'read' 'wrow_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%wrow_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_19_reload"   --->   Operation 58 'read' 'wrow_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%wrow_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_18_reload"   --->   Operation 59 'read' 'wrow_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%wrow_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_17_reload"   --->   Operation 60 'read' 'wrow_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%wrow_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_16_reload"   --->   Operation 61 'read' 'wrow_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%wrow_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_15_reload"   --->   Operation 62 'read' 'wrow_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%wrow_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_14_reload"   --->   Operation 63 'read' 'wrow_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wrow_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_13_reload"   --->   Operation 64 'read' 'wrow_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%wrow_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_12_reload"   --->   Operation 65 'read' 'wrow_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%wrow_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_11_reload"   --->   Operation 66 'read' 'wrow_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%wrow_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_10_reload"   --->   Operation 67 'read' 'wrow_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%wrow_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_9_reload"   --->   Operation 68 'read' 'wrow_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%wrow_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_8_reload"   --->   Operation 69 'read' 'wrow_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wrow_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_7_reload"   --->   Operation 70 'read' 'wrow_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%wrow_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_6_reload"   --->   Operation 71 'read' 'wrow_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%wrow_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_5_reload"   --->   Operation 72 'read' 'wrow_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%wrow_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_4_reload"   --->   Operation 73 'read' 'wrow_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%wrow_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_3_reload"   --->   Operation 74 'read' 'wrow_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%wrow_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_2_reload"   --->   Operation 75 'read' 'wrow_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%wrow_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_1_reload"   --->   Operation 76 'read' 'wrow_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%wrow_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %wrow_reload"   --->   Operation 77 'read' 'wrow_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%acc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc"   --->   Operation 78 'read' 'acc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_3 = alloca i64 1"   --->   Operation 79 'alloca' 'p_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %c1"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc_read, i32 %acc_1"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c1_1 = load i7 %c1" [src/srcnn.cpp:107]   --->   Operation 83 'load' 'c1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.77ns)   --->   "%icmp_ln108 = icmp_eq  i7 %c1_1, i7 64" [src/srcnn.cpp:108]   --->   Operation 84 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln108 = add i7 %c1_1, i7 1" [src/srcnn.cpp:108]   --->   Operation 85 'add' 'add_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc18.split, void %for.end20_ifconv.exitStub" [src/srcnn.cpp:108]   --->   Operation 86 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i7 %c1_1" [src/srcnn.cpp:108]   --->   Operation 87 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i7 %c1_1" [src/srcnn.cpp:107]   --->   Operation 88 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.85ns)   --->   "%a_assign = mux i32 @_ssdm_op_Mux.ap_auto.64f32.i6, i32 %wrow_reload_read, i32 %wrow_1_reload_read, i32 %wrow_2_reload_read, i32 %wrow_3_reload_read, i32 %wrow_4_reload_read, i32 %wrow_5_reload_read, i32 %wrow_6_reload_read, i32 %wrow_7_reload_read, i32 %wrow_8_reload_read, i32 %wrow_9_reload_read, i32 %wrow_10_reload_read, i32 %wrow_11_reload_read, i32 %wrow_12_reload_read, i32 %wrow_13_reload_read, i32 %wrow_14_reload_read, i32 %wrow_15_reload_read, i32 %wrow_16_reload_read, i32 %wrow_17_reload_read, i32 %wrow_18_reload_read, i32 %wrow_19_reload_read, i32 %wrow_20_reload_read, i32 %wrow_21_reload_read, i32 %wrow_22_reload_read, i32 %wrow_23_reload_read, i32 %wrow_24_reload_read, i32 %wrow_25_reload_read, i32 %wrow_26_reload_read, i32 %wrow_27_reload_read, i32 %wrow_28_reload_read, i32 %wrow_29_reload_read, i32 %wrow_30_reload_read, i32 %wrow_31_reload_read, i32 %wrow_32_reload_read, i32 %wrow_33_reload_read, i32 %wrow_34_reload_read, i32 %wrow_35_reload_read, i32 %wrow_36_reload_read, i32 %wrow_37_reload_read, i32 %wrow_38_reload_read, i32 %wrow_39_reload_read, i32 %wrow_40_reload_read, i32 %wrow_41_reload_read, i32 %wrow_42_reload_read, i32 %wrow_43_reload_read, i32 %wrow_44_reload_read, i32 %wrow_45_reload_read, i32 %wrow_46_reload_read, i32 %wrow_47_reload_read, i32 %wrow_48_reload_read, i32 %wrow_49_reload_read, i32 %wrow_50_reload_read, i32 %wrow_51_reload_read, i32 %wrow_52_reload_read, i32 %wrow_53_reload_read, i32 %wrow_54_reload_read, i32 %wrow_55_reload_read, i32 %wrow_56_reload_read, i32 %wrow_57_reload_read, i32 %wrow_58_reload_read, i32 %wrow_59_reload_read, i32 %wrow_60_reload_read, i32 %wrow_61_reload_read, i32 %wrow_62_reload_read, i32 %wrow_63_reload_read, i6 %trunc_ln107" [src/srcnn.cpp:110]   --->   Operation 89 'mux' 'a_assign' <Predicate = (!icmp_ln108)> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%c1_vec_addr = getelementptr i32 %c1_vec, i64 0, i64 %zext_ln108" [src/srcnn.cpp:110]   --->   Operation 90 'getelementptr' 'c1_vec_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%c1_vec_load = load i6 %c1_vec_addr" [src/srcnn.cpp:110]   --->   Operation 91 'load' 'c1_vec_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln108 = store i7 %add_ln108, i7 %c1" [src/srcnn.cpp:108]   --->   Operation 92 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%c1_vec_load = load i6 %c1_vec_addr" [src/srcnn.cpp:110]   --->   Operation 93 'load' 'c1_vec_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (0.47ns)   --->   Input mux for Operation 94 '%p = fmul i32 %a_assign, i32 %c1_vec_load'
ST_3 : Operation 94 [3/3] (6.54ns)   --->   "%p = fmul i32 %a_assign, i32 %c1_vec_load" [src/srcnn.cpp:31->src/srcnn.cpp:110]   --->   Operation 94 'fmul' 'p' <Predicate = (!icmp_ln108)> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%acc_1_load_1 = load i32 %acc_1"   --->   Operation 109 'load' 'acc_1_load_1' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_1_out, i32 %acc_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 95 [2/3] (7.01ns)   --->   "%p = fmul i32 %a_assign, i32 %c1_vec_load" [src/srcnn.cpp:31->src/srcnn.cpp:110]   --->   Operation 95 'fmul' 'p' <Predicate = (!icmp_ln108)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 96 [1/3] (7.01ns)   --->   "%p = fmul i32 %a_assign, i32 %c1_vec_load" [src/srcnn.cpp:31->src/srcnn.cpp:110]   --->   Operation 96 'fmul' 'p' <Predicate = (!icmp_ln108)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln31 = store i32 %p, i32 %p_3" [src/srcnn.cpp:31->src/srcnn.cpp:110]   --->   Operation 97 'store' 'store_ln31' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [src/srcnn.cpp:32->src/srcnn.cpp:110]   --->   Operation 98 'load' 'acc_1_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_3_load = load i32 %p_3" [src/srcnn.cpp:32->src/srcnn.cpp:110]   --->   Operation 99 'load' 'p_3_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 100 '%acc_2 = fadd i32 %acc_1_load, i32 %p_3_load'
ST_6 : Operation 100 [4/4] (5.96ns)   --->   "%acc_2 = fadd i32 %acc_1_load, i32 %p_3_load" [src/srcnn.cpp:32->src/srcnn.cpp:110]   --->   Operation 100 'fadd' 'acc_2' <Predicate = (!icmp_ln108)> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 101 [3/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_1_load, i32 %p_3_load" [src/srcnn.cpp:32->src/srcnn.cpp:110]   --->   Operation 101 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 102 [2/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_1_load, i32 %p_3_load" [src/srcnn.cpp:32->src/srcnn.cpp:110]   --->   Operation 102 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [src/srcnn.cpp:109]   --->   Operation 103 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:107]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/srcnn.cpp:108]   --->   Operation 105 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_1_load, i32 %p_3_load" [src/srcnn.cpp:32->src/srcnn.cpp:110]   --->   Operation 106 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln108 = store i32 %acc_2, i32 %acc_1" [src/srcnn.cpp:108]   --->   Operation 107 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc18" [src/srcnn.cpp:108]   --->   Operation 108 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('c1') [69]  (0.000 ns)
	'load' operation ('c1', src/srcnn.cpp:107) on local variable 'c1' [140]  (0.000 ns)
	'getelementptr' operation ('c1_vec_addr', src/srcnn.cpp:110) [152]  (0.000 ns)
	'load' operation ('b', src/srcnn.cpp:110) on array 'c1_vec' [153]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('b', src/srcnn.cpp:110) on array 'c1_vec' [153]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('p', src/srcnn.cpp:31->src/srcnn.cpp:110) [154]  (6.540 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('p', src/srcnn.cpp:31->src/srcnn.cpp:110) [154]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('p', src/srcnn.cpp:31->src/srcnn.cpp:110) [154]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'load' operation ('acc_1_load', src/srcnn.cpp:32->src/srcnn.cpp:110) on local variable 's' [145]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc', src/srcnn.cpp:32->src/srcnn.cpp:110) [157]  (5.961 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/srcnn.cpp:32->src/srcnn.cpp:110) [157]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/srcnn.cpp:32->src/srcnn.cpp:110) [157]  (6.437 ns)

 <State 9>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('acc', src/srcnn.cpp:32->src/srcnn.cpp:110) [157]  (6.437 ns)
	'store' operation ('store_ln108', src/srcnn.cpp:108) of variable 'acc', src/srcnn.cpp:32->src/srcnn.cpp:110 on local variable 's' [159]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
