Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/escaper_new/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto b7593a84731c466ebbf13730e3d413af --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_hs_dual_ad_behav xil_defaultlib.tb_hs_dual_ad xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ila_0_bindec
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.ila_0_blk_mem_gen_mux__parameter...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_wrapper__...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.ila_0_blk_mem_gen_top
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_3_6_synth
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_3_6
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_trace_memor...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6__para...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut7
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut7_33
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut4_40
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5_41
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6_42
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay...
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_cap_sample_...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut4
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5_34
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay...
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_cap_window_...
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_cap_addrgen
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_cap_ctrl_le...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_xsdbs
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_31
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_30
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_29
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_28
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_27
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_25
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_24
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_22
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_21
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_20
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_19
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_18
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_17
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_32
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_16
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stream
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stream__p...
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_register
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_rising_edge_d...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_rising_edge_d...
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_reset_ctrl
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_10
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_8
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_trig_match
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_trigger
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_generic_memrd
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila_core
Compiling module xil_defaultlib.ila_0_ila_v6_2_8_ila
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.hs_dual_ad
Compiling module xil_defaultlib.tb_hs_dual_ad
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hs_dual_ad_behav
