CADENCE IHNL01070
$model
16nm/10T_DUAL_SRAM_CompDetect/schematic 16nm/10T_DUAL_SRAM_CompDetect/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub0
16nm/10T_DUAL_SRAM_RPrecharge/schematic 16nm/10T_DUAL_SRAM_RPrecharge/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub6
16nm/nand_1x/schematic 16nm/nand_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 nand_1x
16nm/nor_1x/schematic 16nm/nor_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 nor_1x
16nm/TH44/schematic 16nm/TH44/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 TH44
16nm/10T/schematic 16nm/10T/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub1
16nm/Decode_4to16/schematic 16nm/Decode_4to16/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 Decode_4to16
16nm/10T_4x/schematic 16nm/10T_4x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub2
16nm/TH22/schematic 16nm/TH22/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 TH22
16nm/inv_1x/schematic 16nm/inv_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 inv_1x
16nm/and3/schematic 16nm/and3/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 and3
16nm/and2/schematic 16nm/and2/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 and2
16nm/Decode_2to4/schematic 16nm/Decode_2to4/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 Decode_2to4
16nm_Tests/10T_TagMem_Test/schematic 16nm_Tests/10T_TagMem_Test/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/1 _sub8
16nm/10T_DUAL_SRAM_REGFILE/schematic 16nm/10T_DUAL_SRAM_REGFILE/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub7
16nm/or2_1x/schematic 16nm/or2_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 or2_1x
16nm/Dcache_TagMem/schematic 16nm/Dcache_TagMem/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 Dcache_TagMem
16nm/10T_32x32/schematic 16nm/10T_32x32/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub3
16nm/nand3_1x/schematic 16nm/nand3_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 nand3_1x
16nm/10T_DUAL_SRAM_AddrCtrl_aValid/schematic 16nm/10T_DUAL_SRAM_AddrCtrl_aValid/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub4
16nm/10T_RPrecharge/schematic 16nm/10T_RPrecharge/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 _sub5
16nm/inv_1xt/schematic 16nm/inv_1xt/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 inv_1xt
16nm/nand4_1x/schematic 16nm/nand4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 nand4_1x
16nm/Mux_128to32/schematic 16nm/Mux_128to32/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 Mux_128to32
16nm/and4_1x/schematic 16nm/and4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 and4_1x
16nm/nor4_1x/schematic 16nm/nor4_1x/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 nor4_1x
16nm/Decode_1to2/schematic 16nm/Decode_1to2/schematic/spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl/16nm_Tests_10T_TagMem_Test_config/0 Decode_1to2
$endmodel
$net
vdd! vdd!
gnd! 0
vcc! vcc!
$endnet
$param
vdd vdd
vcc vcc
$endparam
