<stg><name>conv2d_3x3_4chan_rev</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="3">
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="4">
<condition id="32">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="2">
<condition id="47">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="4" to="5">
<condition id="33">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="3">
<condition id="45">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="8">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="8" to="9">
<condition id="38">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="8" to="10">
<condition id="39">
<or_exp><and_exp><literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="4">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="48" op_0_bw="32">
<![CDATA[
:0  %p_Val2_10 = alloca i48

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %k = phi i3 [ 0, %0 ], [ %k_5, %7 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp = icmp eq i3 %k, -4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %k_5 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %8, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str636) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str636)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
:2  %tmp_s = zext i3 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="3">
<![CDATA[
:3  %tmp_cast = zext i3 %k to i7

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4  %tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %k, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="6">
<![CDATA[
:5  %p_shl2_cast = zext i6 %tmp_67 to i7

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp_68 = add i7 %tmp_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:7  %tmp_69 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
:8  %p_shl_cast = zext i7 %tmp_69 to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:9  %tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
:10  %p_shl1_cast = zext i4 %tmp_70 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_71 = sub i8 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="8">
<![CDATA[
:12  %tmp_81_cast = sext i8 %tmp_71 to i34

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %bias_V_addr = getelementptr [4 x i48]* %bias_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %2 ], [ %i_8, %6 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %x = phi i32 [ 0, %2 ], [ %x_1, %6 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %y = phi i32 [ 0, %2 ], [ %y_1, %6 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_46 = icmp eq i9 %i, -256

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %i_8 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_46, label %7, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str737) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str737)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
:2  %tmp_47_cast = zext i9 %i to i11

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str636, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge49:0  %j = phi i4 [ 0, %4 ], [ %j_7, %._crit_edge49.backedge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge49:1  %x_1 = phi i32 [ %x, %4 ], [ %x_1_be, %._crit_edge49.backedge ]

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge49:2  %y_1 = phi i32 [ %y, %4 ], [ %y_1_be, %._crit_edge49.backedge ]

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge49:3  %phi_mul = phi i11 [ 0, %4 ], [ %next_mul, %._crit_edge49.backedge ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge49:4  %tmp_48 = icmp eq i4 %j, -7

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge49:5  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge49:6  %j_7 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge49:7  br i1 %tmp_48, label %6, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:2  %tmp_49 = icmp eq i4 %j, 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge:4  %tmp_50_cast = zext i4 %j to i7

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:5  %next_mul = add i11 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:6  %tmp_72 = add i11 %tmp_47_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:7  %tmp_83_cast = zext i11 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %in_image_V_addr = getelementptr [1764 x i25]* %in_image_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="in_image_V_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:9  %tmp_73 = add i7 %tmp_50_cast, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge:10  %tmp_84_cast = zext i7 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:11  %kernel_V_addr = getelementptr [36 x i18]* %kernel_V, i64 0, i64 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="kernel_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge:12  %kernel_V_load = load i18* %kernel_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_V_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="11">
<![CDATA[
._crit_edge:14  %in_image_V_load = load i25* %in_image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_V_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:19  %tmp_52 = icmp eq i4 %j, -8

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str737, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="6">
<![CDATA[
._crit_edge:12  %kernel_V_load = load i18* %kernel_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_V_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="25" op_0_bw="11">
<![CDATA[
._crit_edge:14  %in_image_V_load = load i25* %in_image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="41" op_0_bw="18">
<![CDATA[
._crit_edge:13  %OP1_V = sext i18 %kernel_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="41" op_0_bw="25">
<![CDATA[
._crit_edge:15  %OP2_V = sext i25 %in_image_V_load to i41

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:16  %p_Val2_9 = mul i41 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:16  %p_Val2_9 = mul i41 %OP2_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="48" op_0_bw="48">
<![CDATA[
._crit_edge:0  %p_Val2_10_load = load i48* %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_10_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str838) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge:3  %p_Val2_s = select i1 %tmp_49, i48 0, i48 %p_Val2_10_load

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
._crit_edge:17  %tmp_51 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge:18  %acc_V = add i48 %p_Val2_s, %tmp_51

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:20  br i1 %tmp_52, label %5, label %._crit_edge49.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="32">
<![CDATA[
:0  %tmp_4 = trunc i32 %y_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="34" op_0_bw="32">
<![CDATA[
:1  %tmp_54_cast = zext i32 %x_1 to i34

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:2  %tmp_74 = add i34 %tmp_81_cast, %tmp_54_cast

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="34">
<![CDATA[
:3  %tmp_5 = trunc i34 %tmp_74 to i7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:4  %p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_5, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="34">
<![CDATA[
:5  %tmp_6 = trunc i34 %tmp_74 to i10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
:6  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_6, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_75 = sub i11 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %tmp_76 = add i11 %tmp_75, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="2">
<![CDATA[
:12  %p_Val2_13 = load i48* %bias_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="2">
<![CDATA[
:12  %p_Val2_13 = load i48* %bias_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_89_cast = zext i11 %tmp_76 to i64

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %out_image_V_addr = getelementptr [784 x i48]* %out_image_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="out_image_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="50" op_0_bw="50" op_1_bw="48" op_2_bw="2">
<![CDATA[
:11  %tmp_55 = call i50 @_ssdm_op_BitConcatenate.i50.i48.i2(i48 %acc_V, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="50" op_0_bw="48">
<![CDATA[
:13  %tmp_70_cast = sext i48 %p_Val2_13 to i50

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:14  %p_Val2_2 = add i50 %tmp_70_cast, %tmp_55

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="48" op_0_bw="48" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_56 = call i48 @_ssdm_op_PartSelect.i48.i50.i32.i32(i50 %p_Val2_2, i32 2, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="48" op_1_bw="10">
<![CDATA[
:16  store i48 %tmp_56, i48* %out_image_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %y_2 = add i32 1, %y_1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_57 = icmp eq i32 %y_2, 14

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %x_2 = add i32 1, %x_1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %p_x_1 = select i1 %tmp_57, i32 %x_2, i32 %x_1

]]></Node>
<StgValue><ssdm name="p_x_1"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_s = select i1 %tmp_57, i32 0, i32 %y_2

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %._crit_edge49.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge49.backedge:0  %x_1_be = phi i32 [ %p_x_1, %5 ], [ %x_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="x_1_be"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge49.backedge:1  %y_1_be = phi i32 [ %p_s, %5 ], [ %y_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="y_1_be"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge49.backedge:2  store i48 %acc_V, i48* %p_Val2_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge49.backedge:3  br label %._crit_edge49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
