    #
    # Copyright (c) 2005-2020 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32I Base Integer Instruction Set:
    48 test source files
    10 different instruction categories
    64 different instructions
    34,790 total instructions

Instruction category: arithmetic 
  auipc : 2,692
  addi : 10,729
  lui : 5,366
  sub : 292
  add : 1,358
Instruction category: logical 
  andi : 170
  ori : 147
  xori : 145
  xor : 147
  or : 147
  and : 147
Instruction category: branch 
  beq : 292
  blt : 147
  bltu : 149
  bge : 147
  bne : 148
  bgeu : 149
Instruction category: OPI_IMN 
  ecall : 49
  ebreak : 1
Instruction category: synch 
  fence : 48
Instruction category: jump 
  jalr : 145
  jal : 145
Instruction category: load 
  lb : 147
  lw : 599
  lh : 151
  lhu : 152
  lbu : 152
Instruction category: store 
  sw : 5,812
  sb : 146
  sh : 150
Instruction category: shift 
  slli : 226
  srli : 147
  srai : 147
  sll : 147
  srl : 147
  sra : 147
Instruction category: compare 
  slti : 147
  sltiu : 145
  slt : 145
  sltu : 146

Other instructions (those not the focus of this suite)
  j : 433
  csrr : 217
  bnez : 49
  csrw : 365
  csrwi : 240
  mv : 1,570
  bltz : 80
  beqz : 49
  csrs : 48
  mret : 73
  jr : 9
  bgtz : 1
  bgez : 1
  blez : 1
  nop : 26
  seqz : 2
  not : 2
  neg : 2
  sltz : 1
  sgtz : 1
  snez : 1
  csrrw : 4
  csrci : 1
  ret : 1

