/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_sdi_v3_0_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_smpte_sdi_v3_0_8 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_sdi_v3_0_8
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work v_smpte_sdi_v3_0_8 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_sdi_v3_0_8/.cxl.verilog.v_smpte_sdi_v3_0_8.v_smpte_sdi_v3_0_8.lin64.cmf
