<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RecognizableInstr.cpp source code [llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='X86RecognizableInstr.cpp.html'>X86RecognizableInstr.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86RecognizableInstr.cpp - Disassembler instruction spec --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file is part of the X86 Disassembler Emitter.</i></td></tr>
<tr><th id="10">10</th><td><i>// It contains the implementation of a single recognizable instruction.</i></td></tr>
<tr><th id="11">11</th><td><i>// Documentation for the disassembler emitter in general can be found in</i></td></tr>
<tr><th id="12">12</th><td><i>//  X86DisassemblerEmitter.h.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86RecognizableInstr.h.html">"X86RecognizableInstr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86DisassemblerShared.h.html">"X86DisassemblerShared.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86ModRMFilters.h.html">"X86ModRMFilters.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">X86Disassembler</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc" data-doc="_ZL16byteFromBitsInitRN4llvm8BitsInitE">/// byteFromBitsInit - Extracts a value at most 8 bits in width from a BitsInit.</i></td></tr>
<tr><th id="26">26</th><td><i class="doc" data-doc="_ZL16byteFromBitsInitRN4llvm8BitsInitE">///   Useful for switch statements and the like.</i></td></tr>
<tr><th id="27">27</th><td><i class="doc" data-doc="_ZL16byteFromBitsInitRN4llvm8BitsInitE">///</i></td></tr>
<tr><th id="28">28</th><td><i class="doc" data-doc="_ZL16byteFromBitsInitRN4llvm8BitsInitE">/// <span class="command">@param</span> <span class="arg">init</span> - A reference to the BitsInit to be decoded.</i></td></tr>
<tr><th id="29">29</th><td><i class="doc" data-doc="_ZL16byteFromBitsInitRN4llvm8BitsInitE">/// <span class="command">@return</span>     - The field, with the first bit in the BitsInit as the lowest</i></td></tr>
<tr><th id="30">30</th><td><i class="doc" data-doc="_ZL16byteFromBitsInitRN4llvm8BitsInitE">///               order bit.</i></td></tr>
<tr><th id="31">31</th><td><em>static</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="_ZL16byteFromBitsInitRN4llvm8BitsInitE" title='byteFromBitsInit' data-type='uint8_t byteFromBitsInit(llvm::BitsInit &amp; init)' data-ref="_ZL16byteFromBitsInitRN4llvm8BitsInitE">byteFromBitsInit</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitsInit" title='llvm::BitsInit' data-ref="llvm::BitsInit">BitsInit</a> &amp;<dfn class="local col1 decl" id="1init" title='init' data-type='llvm::BitsInit &amp;' data-ref="1init">init</dfn>) {</td></tr>
<tr><th id="32">32</th><td>  <em>int</em> <dfn class="local col2 decl" id="2width" title='width' data-type='int' data-ref="2width">width</dfn> = <a class="local col1 ref" href="#1init" title='init' data-ref="1init">init</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8BitsInit10getNumBitsEv" title='llvm::BitsInit::getNumBits' data-ref="_ZNK4llvm8BitsInit10getNumBitsEv">getNumBits</a>();</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (width &lt;= 8 &amp;&amp; &quot;Field is too large for uint8_t!&quot;) ? void (0) : __assert_fail (&quot;width &lt;= 8 &amp;&amp; \&quot;Field is too large for uint8_t!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 34, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#2width" title='width' data-ref="2width">width</a> &lt;= <var>8</var> &amp;&amp; <q>"Field is too large for uint8_t!"</q>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <em>int</em>     <dfn class="local col3 decl" id="3index" title='index' data-type='int' data-ref="3index">index</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="4mask" title='mask' data-type='uint8_t' data-ref="4mask">mask</dfn> = <var>0x01</var>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="5ret" title='ret' data-type='uint8_t' data-ref="5ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <b>for</b> (<a class="local col3 ref" href="#3index" title='index' data-ref="3index">index</a> = <var>0</var>; <a class="local col3 ref" href="#3index" title='index' data-ref="3index">index</a> &lt; <a class="local col2 ref" href="#2width" title='width' data-ref="2width">width</a>; <a class="local col3 ref" href="#3index" title='index' data-ref="3index">index</a>++) {</td></tr>
<tr><th id="42">42</th><td>    <b>if</b> (<a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitInit" title='llvm::BitInit' data-ref="llvm::BitInit">BitInit</a>&gt;(<a class="local col1 ref" href="#1init" title='init' data-ref="1init">init</a>.<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8BitsInit6getBitEj" title='llvm::BitsInit::getBit' data-ref="_ZNK4llvm8BitsInit6getBitEj">getBit</a>(<a class="local col3 ref" href="#3index" title='index' data-ref="3index">index</a>))-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7BitInit8getValueEv" title='llvm::BitInit::getValue' data-ref="_ZNK4llvm7BitInit8getValueEv">getValue</a>())</td></tr>
<tr><th id="43">43</th><td>      <a class="local col5 ref" href="#5ret" title='ret' data-ref="5ret">ret</a> |= <a class="local col4 ref" href="#4mask" title='mask' data-ref="4mask">mask</a>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <a class="local col4 ref" href="#4mask" title='mask' data-ref="4mask">mask</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="46">46</th><td>  }</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>return</b> <a class="local col5 ref" href="#5ret" title='ret' data-ref="5ret">ret</a>;</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">/// byteFromRec - Extract a value at most 8 bits in with from a Record given the</i></td></tr>
<tr><th id="52">52</th><td><i class="doc" data-doc="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">///   name of the field.</i></td></tr>
<tr><th id="53">53</th><td><i class="doc" data-doc="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">///</i></td></tr>
<tr><th id="54">54</th><td><i class="doc" data-doc="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">/// <span class="command">@param</span> <span class="arg">rec</span>  - The record from which to extract the value.</i></td></tr>
<tr><th id="55">55</th><td><i class="doc" data-doc="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">/// <span class="command">@param</span> <span class="arg">name</span> - The name of the field in the record.</i></td></tr>
<tr><th id="56">56</th><td><i class="doc" data-doc="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">/// <span class="command">@return</span>     - The field, as translated by byteFromBitsInit().</i></td></tr>
<tr><th id="57">57</th><td><em>static</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-type='uint8_t byteFromRec(const llvm::Record * rec, const std::string &amp; name)' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>* <dfn class="local col6 decl" id="6rec" title='rec' data-type='const llvm::Record *' data-ref="6rec">rec</dfn>, <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col7 decl" id="7name" title='name' data-type='const std::string &amp;' data-ref="7name">name</dfn>) {</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitsInit" title='llvm::BitsInit' data-ref="llvm::BitsInit">BitsInit</a>* <dfn class="local col8 decl" id="8bits" title='bits' data-type='llvm::BitsInit *' data-ref="8bits">bits</dfn> = <a class="local col6 ref" href="#6rec" title='rec' data-ref="6rec">rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE" title='llvm::Record::getValueAsBitsInit' data-ref="_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE">getValueAsBitsInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col7 ref" href="#7name" title='name' data-ref="7name">name</a>);</td></tr>
<tr><th id="59">59</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16byteFromBitsInitRN4llvm8BitsInitE" title='byteFromBitsInit' data-use='c' data-ref="_ZL16byteFromBitsInitRN4llvm8BitsInitE">byteFromBitsInit</a>(<span class='refarg'>*<a class="local col8 ref" href="#8bits" title='bits' data-ref="8bits">bits</a></span>);</td></tr>
<tr><th id="60">60</th><td>}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt" title='llvm::X86Disassembler::RecognizableInstr::RecognizableInstr' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt">RecognizableInstr</dfn>(<a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> &amp;<dfn class="local col9 decl" id="9tables" title='tables' data-type='llvm::X86Disassembler::DisassemblerTables &amp;' data-ref="9tables">tables</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                     <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col0 decl" id="10insn" title='insn' data-type='const llvm::CodeGenInstruction &amp;' data-ref="10insn">insn</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                     <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col1 decl" id="11uid" title='uid' data-type='InstrUID' data-ref="11uid">uid</dfn>) {</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::UID" title='llvm::X86Disassembler::RecognizableInstr::UID' data-ref="llvm::X86Disassembler::RecognizableInstr::UID">UID</a> = <a class="local col1 ref" href="#11uid" title='uid' data-ref="11uid">uid</a>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a> = <a class="local col0 ref" href="#10insn" title='insn' data-ref="10insn">insn</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>;</td></tr>
<tr><th id="68">68</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="69">69</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a> = &amp;<a class="local col9 ref" href="#9tables" title='tables' data-ref="9tables">tables</a>.<a class="ref" href="X86DisassemblerTables.h.html#_ZN4llvm15X86Disassembler18DisassemblerTables10specForUIDEt" title='llvm::X86Disassembler::DisassemblerTables::specForUID' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables10specForUIDEt">specForUID</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::UID" title='llvm::X86Disassembler::RecognizableInstr::UID' data-ref="llvm::X86Disassembler::RecognizableInstr::UID">UID</a>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>if</b> (!<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86Inst"</q>)) {</td></tr>
<tr><th id="72">72</th><td>    <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted" title='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' data-ref="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted">ShouldBeEmitted</a> = <b>false</b>;</td></tr>
<tr><th id="73">73</th><td>    <b>return</b>;</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"OpPrefixBits"</q>);</td></tr>
<tr><th id="77">77</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpMap" title='llvm::X86Disassembler::RecognizableInstr::OpMap' data-ref="llvm::X86Disassembler::RecognizableInstr::OpMap">OpMap</a>    = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"OpMapBits"</q>);</td></tr>
<tr><th id="78">78</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Opcode" title='llvm::X86Disassembler::RecognizableInstr::Opcode' data-ref="llvm::X86Disassembler::RecognizableInstr::Opcode">Opcode</a>   = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"Opcode"</q>);</td></tr>
<tr><th id="79">79</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a>     = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"FormBits"</q>);</td></tr>
<tr><th id="80">80</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Encoding" title='llvm::X86Disassembler::RecognizableInstr::Encoding' data-ref="llvm::X86Disassembler::RecognizableInstr::Encoding">Encoding</a> = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"OpEncBits"</q>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a>             = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"OpSizeBits"</q>);</td></tr>
<tr><th id="83">83</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a>             = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"AdSizeBits"</q>);</td></tr>
<tr><th id="84">84</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a>     = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasREX_WPrefix"</q>);</td></tr>
<tr><th id="85">85</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>          = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_4V"</q>);</td></tr>
<tr><th id="86">86</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a>           = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"HasVEX_W"</q>);</td></tr>
<tr><th id="87">87</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W">IgnoresVEX_W</a>       = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"IgnoresVEX_W"</q>);</td></tr>
<tr><th id="88">88</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L">IgnoresVEX_L</a>       = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ignoresVEX_L"</q>);</td></tr>
<tr><th id="89">89</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix">HasEVEX_L2Prefix</a>   = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_L2"</q>);</td></tr>
<tr><th id="90">90</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>          = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_K"</q>);</td></tr>
<tr><th id="91">91</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ">HasEVEX_KZ</a>         = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_Z"</q>);</td></tr>
<tr><th id="92">92</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_B" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B">HasEVEX_B</a>          = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_B"</q>);</td></tr>
<tr><th id="93">93</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly" title='llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly' data-ref="llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly">IsCodeGenOnly</a>      = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"isCodeGenOnly"</q>);</td></tr>
<tr><th id="94">94</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::ForceDisassemble" title='llvm::X86Disassembler::RecognizableInstr::ForceDisassemble' data-ref="llvm::X86Disassembler::RecognizableInstr::ForceDisassemble">ForceDisassemble</a>   = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ForceDisassemble"</q>);</td></tr>
<tr><th id="95">95</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::CD8_Scale" title='llvm::X86Disassembler::RecognizableInstr::CD8_Scale' data-ref="llvm::X86Disassembler::RecognizableInstr::CD8_Scale">CD8_Scale</a>          = <a class="tu ref" href="#_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='byteFromRec' data-use='c' data-ref="_ZL11byteFromRecPKN4llvm6RecordERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">byteFromRec</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>, <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_"></a><q>"CD8_Scale"</q>);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a>      <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Operands" title='llvm::X86Disassembler::RecognizableInstr::Operands' data-ref="llvm::X86Disassembler::RecognizableInstr::Operands">Operands</a> = &amp;<a class="local col0 ref" href="#10insn" title='insn' data-ref="10insn">insn</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandList" title='llvm::CGIOperandList::OperandList' data-ref="llvm::CGIOperandList::OperandList">OperandList</a>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a>   = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_L"</q>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a> = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_B" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B">HasEVEX_B</a> &amp;&amp;</td></tr>
<tr><th id="104">104</th><td>             (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMDestReg" title='llvm::X86Local::MRMDestReg' data-ref="llvm::X86Local::MRMDestReg">MRMDestReg</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcReg" title='llvm::X86Local::MRMSrcReg' data-ref="llvm::X86Local::MRMSrcReg">MRMSrcReg</a>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i>// Check for 64-bit inst which does not require REX</i></td></tr>
<tr><th id="107">107</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is32Bit" title='llvm::X86Disassembler::RecognizableInstr::Is32Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is32Bit">Is32Bit</a> = <b>false</b>;</td></tr>
<tr><th id="108">108</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is64Bit" title='llvm::X86Disassembler::RecognizableInstr::Is64Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="109">109</th><td>  <i>// FIXME: Is there some better way to check for In64BitMode?</i></td></tr>
<tr><th id="110">110</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a>*&gt; <dfn class="local col2 decl" id="12Predicates" title='Predicates' data-type='std::vector&lt;Record *&gt;' data-ref="12Predicates">Predicates</dfn> = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Rec" title='llvm::X86Disassembler::RecognizableInstr::Rec' data-ref="llvm::X86Disassembler::RecognizableInstr::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Predicates"</q>);</td></tr>
<tr><th id="111">111</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="13i" title='i' data-type='unsigned int' data-ref="13i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="14e" title='e' data-type='unsigned int' data-ref="14e">e</dfn> = <a class="local col2 ref" href="#12Predicates" title='Predicates' data-ref="12Predicates">Predicates</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a> != <a class="local col4 ref" href="#14e" title='e' data-ref="14e">e</a>; ++<a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a>) {</td></tr>
<tr><th id="112">112</th><td>    <b>if</b> (<a class="local col2 ref" href="#12Predicates" title='Predicates' data-ref="12Predicates">Predicates</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4findES0_m" title='llvm::StringRef::find' data-ref="_ZNK4llvm9StringRef4findES0_m">find</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Not64Bit"</q>) != <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#std::__cxx11::basic_string::npos" title='std::__cxx11::basic_string::npos' data-ref="std::__cxx11::basic_string::npos">npos</a> ||</td></tr>
<tr><th id="113">113</th><td>        <a class="local col2 ref" href="#12Predicates" title='Predicates' data-ref="12Predicates">Predicates</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4findES0_m" title='llvm::StringRef::find' data-ref="_ZNK4llvm9StringRef4findES0_m">find</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"In32Bit"</q>) != <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#std::__cxx11::basic_string::npos" title='std::__cxx11::basic_string::npos' data-ref="std::__cxx11::basic_string::npos">npos</a>) {</td></tr>
<tr><th id="114">114</th><td>      <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is32Bit" title='llvm::X86Disassembler::RecognizableInstr::Is32Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is32Bit">Is32Bit</a> = <b>true</b>;</td></tr>
<tr><th id="115">115</th><td>      <b>break</b>;</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="local col2 ref" href="#12Predicates" title='Predicates' data-ref="12Predicates">Predicates</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#13i" title='i' data-ref="13i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4findES0_m" title='llvm::StringRef::find' data-ref="_ZNK4llvm9StringRef4findES0_m">find</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"In64Bit"</q>) != <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#std::__cxx11::basic_string::npos" title='std::__cxx11::basic_string::npos' data-ref="std::__cxx11::basic_string::npos">npos</a>) {</td></tr>
<tr><th id="118">118</th><td>      <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is64Bit" title='llvm::X86Disassembler::RecognizableInstr::Is64Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is64Bit">Is64Bit</a> = <b>true</b>;</td></tr>
<tr><th id="119">119</th><td>      <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>    }</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::Pseudo" title='llvm::X86Local::Pseudo' data-ref="llvm::X86Local::Pseudo">Pseudo</a> || (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly" title='llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly' data-ref="llvm::X86Disassembler::RecognizableInstr::IsCodeGenOnly">IsCodeGenOnly</a> &amp;&amp; !<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::ForceDisassemble" title='llvm::X86Disassembler::RecognizableInstr::ForceDisassemble' data-ref="llvm::X86Disassembler::RecognizableInstr::ForceDisassemble">ForceDisassemble</a>)) {</td></tr>
<tr><th id="124">124</th><td>    <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted" title='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' data-ref="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted">ShouldBeEmitted</a> = <b>false</b>;</td></tr>
<tr><th id="125">125</th><td>    <b>return</b>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// Special case since there is no attribute class for 64-bit and VEX</i></td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> <q>"VMASKMOVDQU64"</q>) {</td></tr>
<tr><th id="130">130</th><td>    <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted" title='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' data-ref="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted">ShouldBeEmitted</a> = <b>false</b>;</td></tr>
<tr><th id="131">131</th><td>    <b>return</b>;</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted" title='llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted' data-ref="llvm::X86Disassembler::RecognizableInstr::ShouldBeEmitted">ShouldBeEmitted</a>  = <b>true</b>;</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>void</em> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt" title='llvm::X86Disassembler::RecognizableInstr::processInstr' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr12processInstrERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt">processInstr</dfn>(<a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> &amp;<dfn class="local col5 decl" id="15tables" title='tables' data-type='llvm::X86Disassembler::DisassemblerTables &amp;' data-ref="15tables">tables</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                     <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col6 decl" id="16insn" title='insn' data-type='const llvm::CodeGenInstruction &amp;' data-ref="16insn">insn</dfn>,</td></tr>
<tr><th id="139">139</th><td>                                     <a class="typedef" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstrUID" title='llvm::X86Disassembler::InstrUID' data-type='uint16_t' data-ref="llvm::X86Disassembler::InstrUID">InstrUID</a> <dfn class="local col7 decl" id="17uid" title='uid' data-type='InstrUID' data-ref="17uid">uid</dfn>)</td></tr>
<tr><th id="140">140</th><td>{</td></tr>
<tr><th id="141">141</th><td>  <i>// Ignore "asm parser only" instructions.</i></td></tr>
<tr><th id="142">142</th><td>  <b>if</b> (<a class="local col6 ref" href="#16insn" title='insn' data-ref="16insn">insn</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"isAsmParserOnly"</q>))</td></tr>
<tr><th id="143">143</th><td>    <b>return</b>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a> <dfn class="local col8 decl" id="18recogInstr" title='recogInstr' data-type='llvm::X86Disassembler::RecognizableInstr' data-ref="18recogInstr">recogInstr</dfn><a class="ref" href="#_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt" title='llvm::X86Disassembler::RecognizableInstr::RecognizableInstr' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstrC1ERNS0_18DisassemblerTablesERKNS_18CodeGenInstructionEt">(</a><a class="local col5 ref" href="#15tables" title='tables' data-ref="15tables">tables</a>, <a class="local col6 ref" href="#16insn" title='insn' data-ref="16insn">insn</a>, <a class="local col7 ref" href="#17uid" title='uid' data-ref="17uid">uid</a>);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col8 ref" href="#18recogInstr" title='recogInstr' data-ref="18recogInstr">recogInstr</a>.<a class="member" href="X86RecognizableInstr.h.html#_ZNK4llvm15X86Disassembler17RecognizableInstr15shouldBeEmittedEv" title='llvm::X86Disassembler::RecognizableInstr::shouldBeEmitted' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr15shouldBeEmittedEv">shouldBeEmitted</a>()) {</td></tr>
<tr><th id="148">148</th><td>    <a class="local col8 ref" href="#18recogInstr" title='recogInstr' data-ref="18recogInstr">recogInstr</a>.<a class="member" href="#_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv" title='llvm::X86Disassembler::RecognizableInstr::emitInstructionSpecifier' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv">emitInstructionSpecifier</a>();</td></tr>
<tr><th id="149">149</th><td>    <a class="local col8 ref" href="#18recogInstr" title='recogInstr' data-ref="18recogInstr">recogInstr</a>.<a class="member" href="#_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE" title='llvm::X86Disassembler::RecognizableInstr::emitDecodePath' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE">emitDecodePath</a>(<span class='refarg'><a class="local col5 ref" href="#15tables" title='tables' data-ref="15tables">tables</a></span>);</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/EVEX_KB" data-ref="_M/EVEX_KB">EVEX_KB</dfn>(n) (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ">HasEVEX_KZ</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_B" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B">HasEVEX_B</a> ? n##_KZ_B : \</u></td></tr>
<tr><th id="154">154</th><td><u>                    (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_B" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B">HasEVEX_B</a> ? n##_K_B : \</u></td></tr>
<tr><th id="155">155</th><td><u>                    (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_KZ">HasEVEX_KZ</a> ? n##_KZ : \</u></td></tr>
<tr><th id="156">156</th><td><u>                    (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>? n##_K : (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_B" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_B' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_B">HasEVEX_B</a> ? n##_B : n)))))</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv" title='llvm::X86Disassembler::RecognizableInstr::insnContext' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv">insnContext</dfn>() <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::InstructionContext" title='llvm::X86Disassembler::InstructionContext' data-ref="llvm::X86Disassembler::InstructionContext">InstructionContext</a> <dfn class="local col9 decl" id="19insnContext" title='insnContext' data-type='llvm::X86Disassembler::InstructionContext' data-ref="19insnContext">insnContext</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Encoding" title='llvm::X86Disassembler::RecognizableInstr::Encoding' data-ref="llvm::X86Disassembler::RecognizableInstr::Encoding">Encoding</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::EVEX" title='llvm::X86Local::EVEX' data-ref="llvm::X86Local::EVEX">EVEX</a>) {</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix">HasEVEX_L2Prefix</a>) {</td></tr>
<tr><th id="163">163</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Don't support VEX.L if EVEX_L2 is enabled: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="164">164</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Don&apos;t support VEX.L if EVEX_L2 is enabled&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 164)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't support VEX.L if EVEX_L2 is enabled"</q>);</td></tr>
<tr><th id="165">165</th><td>    }</td></tr>
<tr><th id="166">166</th><td>    <i>// VEX_L &amp; VEX_W</i></td></tr>
<tr><th id="167">167</th><td>    <b>if</b> (!<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a>) {</td></tr>
<tr><th id="168">168</th><td>      <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="169">169</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_OPSIZE_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_OPSIZE_K_B : (HasEVEX_KZ ? IC_EVEX_L_W_OPSIZE_KZ : (HasEVEX_K? IC_EVEX_L_W_OPSIZE_K : (HasEVEX_B ? IC_EVEX_L_W_OPSIZE_B : IC_EVEX_L_W_OPSIZE)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_OPSIZE">IC_EVEX_L_W_OPSIZE</a>);</td></tr>
<tr><th id="170">170</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="171">171</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_XS_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_XS_K_B : (HasEVEX_KZ ? IC_EVEX_L_W_XS_KZ : (HasEVEX_K? IC_EVEX_L_W_XS_K : (HasEVEX_B ? IC_EVEX_L_W_XS_B : IC_EVEX_L_W_XS)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XS">IC_EVEX_L_W_XS</a>);</td></tr>
<tr><th id="172">172</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="173">173</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_XD_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_XD_K_B : (HasEVEX_KZ ? IC_EVEX_L_W_XD_KZ : (HasEVEX_K? IC_EVEX_L_W_XD_K : (HasEVEX_B ? IC_EVEX_L_W_XD_B : IC_EVEX_L_W_XD)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W_XD">IC_EVEX_L_W_XD</a>);</td></tr>
<tr><th id="174">174</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="175">175</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_W_K_B : (HasEVEX_KZ ? IC_EVEX_L_W_KZ : (HasEVEX_K? IC_EVEX_L_W_K : (HasEVEX_B ? IC_EVEX_L_W_B : IC_EVEX_L_W)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_W">IC_EVEX_L_W</a>);</td></tr>
<tr><th id="176">176</th><td>      <b>else</b> {</td></tr>
<tr><th id="177">177</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="178">178</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 178)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="179">179</th><td>      }</td></tr>
<tr><th id="180">180</th><td>    } <b>else</b> <b>if</b> (!<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a>) {</td></tr>
<tr><th id="181">181</th><td>      <i>// VEX_L</i></td></tr>
<tr><th id="182">182</th><td>      <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="183">183</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_OPSIZE_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_OPSIZE_K_B : (HasEVEX_KZ ? IC_EVEX_L_OPSIZE_KZ : (HasEVEX_K? IC_EVEX_L_OPSIZE_K : (HasEVEX_B ? IC_EVEX_L_OPSIZE_B : IC_EVEX_L_OPSIZE)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_OPSIZE">IC_EVEX_L_OPSIZE</a>);</td></tr>
<tr><th id="184">184</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="185">185</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_XS_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_XS_K_B : (HasEVEX_KZ ? IC_EVEX_L_XS_KZ : (HasEVEX_K? IC_EVEX_L_XS_K : (HasEVEX_B ? IC_EVEX_L_XS_B : IC_EVEX_L_XS)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XS">IC_EVEX_L_XS</a>);</td></tr>
<tr><th id="186">186</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="187">187</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_XD_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_XD_K_B : (HasEVEX_KZ ? IC_EVEX_L_XD_KZ : (HasEVEX_K? IC_EVEX_L_XD_K : (HasEVEX_B ? IC_EVEX_L_XD_B : IC_EVEX_L_XD)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L_XD">IC_EVEX_L_XD</a>);</td></tr>
<tr><th id="188">188</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="189">189</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L_K_B : (HasEVEX_KZ ? IC_EVEX_L_KZ : (HasEVEX_K? IC_EVEX_L_K : (HasEVEX_B ? IC_EVEX_L_B : IC_EVEX_L)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L">IC_EVEX_L</a>);</td></tr>
<tr><th id="190">190</th><td>      <b>else</b> {</td></tr>
<tr><th id="191">191</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="192">192</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 192)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="193">193</th><td>      }</td></tr>
<tr><th id="194">194</th><td>    } <b>else</b> <b>if</b> (!<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix">HasEVEX_L2Prefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a>) {</td></tr>
<tr><th id="195">195</th><td>      <i>// EVEX_L2 &amp; VEX_W</i></td></tr>
<tr><th id="196">196</th><td>      <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="197">197</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_OPSIZE_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_OPSIZE_K_B : (HasEVEX_KZ ? IC_EVEX_L2_W_OPSIZE_KZ : (HasEVEX_K? IC_EVEX_L2_W_OPSIZE_K : (HasEVEX_B ? IC_EVEX_L2_W_OPSIZE_B : IC_EVEX_L2_W_OPSIZE)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_OPSIZE">IC_EVEX_L2_W_OPSIZE</a>);</td></tr>
<tr><th id="198">198</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="199">199</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_XS_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_XS_K_B : (HasEVEX_KZ ? IC_EVEX_L2_W_XS_KZ : (HasEVEX_K? IC_EVEX_L2_W_XS_K : (HasEVEX_B ? IC_EVEX_L2_W_XS_B : IC_EVEX_L2_W_XS)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XS">IC_EVEX_L2_W_XS</a>);</td></tr>
<tr><th id="200">200</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="201">201</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_XD_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_XD_K_B : (HasEVEX_KZ ? IC_EVEX_L2_W_XD_KZ : (HasEVEX_K? IC_EVEX_L2_W_XD_K : (HasEVEX_B ? IC_EVEX_L2_W_XD_B : IC_EVEX_L2_W_XD)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W_XD">IC_EVEX_L2_W_XD</a>);</td></tr>
<tr><th id="202">202</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="203">203</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_W_K_B : (HasEVEX_KZ ? IC_EVEX_L2_W_KZ : (HasEVEX_K? IC_EVEX_L2_W_K : (HasEVEX_B ? IC_EVEX_L2_W_B : IC_EVEX_L2_W)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_W">IC_EVEX_L2_W</a>);</td></tr>
<tr><th id="204">204</th><td>      <b>else</b> {</td></tr>
<tr><th id="205">205</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="206">206</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 206)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="207">207</th><td>      }</td></tr>
<tr><th id="208">208</th><td>    } <b>else</b> <b>if</b> (!<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_L2Prefix">HasEVEX_L2Prefix</a>) {</td></tr>
<tr><th id="209">209</th><td>      <i>// EVEX_L2</i></td></tr>
<tr><th id="210">210</th><td>      <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="211">211</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_OPSIZE_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_OPSIZE_K_B : (HasEVEX_KZ ? IC_EVEX_L2_OPSIZE_KZ : (HasEVEX_K? IC_EVEX_L2_OPSIZE_K : (HasEVEX_B ? IC_EVEX_L2_OPSIZE_B : IC_EVEX_L2_OPSIZE)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_OPSIZE">IC_EVEX_L2_OPSIZE</a>);</td></tr>
<tr><th id="212">212</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="213">213</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_XD_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_XD_K_B : (HasEVEX_KZ ? IC_EVEX_L2_XD_KZ : (HasEVEX_K? IC_EVEX_L2_XD_K : (HasEVEX_B ? IC_EVEX_L2_XD_B : IC_EVEX_L2_XD)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XD">IC_EVEX_L2_XD</a>);</td></tr>
<tr><th id="214">214</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="215">215</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_XS_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_XS_K_B : (HasEVEX_KZ ? IC_EVEX_L2_XS_KZ : (HasEVEX_K? IC_EVEX_L2_XS_K : (HasEVEX_B ? IC_EVEX_L2_XS_B : IC_EVEX_L2_XS)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2_XS">IC_EVEX_L2_XS</a>);</td></tr>
<tr><th id="216">216</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="217">217</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_L2_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_L2_K_B : (HasEVEX_KZ ? IC_EVEX_L2_KZ : (HasEVEX_K? IC_EVEX_L2_K : (HasEVEX_B ? IC_EVEX_L2_B : IC_EVEX_L2)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_L2' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_L2">IC_EVEX_L2</a>);</td></tr>
<tr><th id="218">218</th><td>      <b>else</b> {</td></tr>
<tr><th id="219">219</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="220">220</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 220)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="221">221</th><td>      }</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a>) {</td></tr>
<tr><th id="224">224</th><td>      <i>// VEX_W</i></td></tr>
<tr><th id="225">225</th><td>      <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="226">226</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_W_OPSIZE_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_W_OPSIZE_K_B : (HasEVEX_KZ ? IC_EVEX_W_OPSIZE_KZ : (HasEVEX_K? IC_EVEX_W_OPSIZE_K : (HasEVEX_B ? IC_EVEX_W_OPSIZE_B : IC_EVEX_W_OPSIZE)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_OPSIZE">IC_EVEX_W_OPSIZE</a>);</td></tr>
<tr><th id="227">227</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="228">228</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_W_XS_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_W_XS_K_B : (HasEVEX_KZ ? IC_EVEX_W_XS_KZ : (HasEVEX_K? IC_EVEX_W_XS_K : (HasEVEX_B ? IC_EVEX_W_XS_B : IC_EVEX_W_XS)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XS">IC_EVEX_W_XS</a>);</td></tr>
<tr><th id="229">229</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="230">230</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_W_XD_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_W_XD_K_B : (HasEVEX_KZ ? IC_EVEX_W_XD_KZ : (HasEVEX_K? IC_EVEX_W_XD_K : (HasEVEX_B ? IC_EVEX_W_XD_B : IC_EVEX_W_XD)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W_XD">IC_EVEX_W_XD</a>);</td></tr>
<tr><th id="231">231</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="232">232</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_W_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_W_K_B : (HasEVEX_KZ ? IC_EVEX_W_KZ : (HasEVEX_K? IC_EVEX_W_K : (HasEVEX_B ? IC_EVEX_W_B : IC_EVEX_W)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_W">IC_EVEX_W</a>);</td></tr>
<tr><th id="233">233</th><td>      <b>else</b> {</td></tr>
<tr><th id="234">234</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="235">235</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 235)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="236">236</th><td>      }</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td>    <i>// No L, no W</i></td></tr>
<tr><th id="239">239</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="240">240</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_OPSIZE_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_OPSIZE_K_B : (HasEVEX_KZ ? IC_EVEX_OPSIZE_KZ : (HasEVEX_K? IC_EVEX_OPSIZE_K : (HasEVEX_B ? IC_EVEX_OPSIZE_B : IC_EVEX_OPSIZE)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_OPSIZE">IC_EVEX_OPSIZE</a>);</td></tr>
<tr><th id="241">241</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="242">242</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_XD_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_XD_K_B : (HasEVEX_KZ ? IC_EVEX_XD_KZ : (HasEVEX_K? IC_EVEX_XD_K : (HasEVEX_B ? IC_EVEX_XD_B : IC_EVEX_XD)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XD">IC_EVEX_XD</a>);</td></tr>
<tr><th id="243">243</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="244">244</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_XS_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_XS_K_B : (HasEVEX_KZ ? IC_EVEX_XS_KZ : (HasEVEX_K? IC_EVEX_XS_K : (HasEVEX_B ? IC_EVEX_XS_B : IC_EVEX_XS)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX_XS">IC_EVEX_XS</a>);</td></tr>
<tr><th id="245">245</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="246">246</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="macro" href="#153" title="(HasEVEX_KZ &amp;&amp; HasEVEX_B ? IC_EVEX_KZ_B : (HasEVEX_K &amp;&amp; HasEVEX_B ? IC_EVEX_K_B : (HasEVEX_KZ ? IC_EVEX_KZ : (HasEVEX_K? IC_EVEX_K : (HasEVEX_B ? IC_EVEX_B : IC_EVEX)))))" data-ref="_M/EVEX_KB">EVEX_KB</a>(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_EVEX' data-ref="llvm::X86Disassembler::InstructionContext::IC_EVEX">IC_EVEX</a>);</td></tr>
<tr><th id="247">247</th><td>    <b>else</b> {</td></tr>
<tr><th id="248">248</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="249">249</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 249)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="250">250</th><td>    }</td></tr>
<tr><th id="251">251</th><td>    <i class="doc">/// eof EVEX</i></td></tr>
<tr><th id="252">252</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Encoding" title='llvm::X86Disassembler::RecognizableInstr::Encoding' data-ref="llvm::X86Disassembler::RecognizableInstr::Encoding">Encoding</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::VEX" title='llvm::X86Local::VEX' data-ref="llvm::X86Local::VEX">VEX</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Encoding" title='llvm::X86Disassembler::RecognizableInstr::Encoding' data-ref="llvm::X86Disassembler::RecognizableInstr::Encoding">Encoding</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XOP" title='llvm::X86Local::XOP' data-ref="llvm::X86Local::XOP">XOP</a>) {</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a>) {</td></tr>
<tr><th id="254">254</th><td>      <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="255">255</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_OPSIZE">IC_VEX_L_W_OPSIZE</a>;</td></tr>
<tr><th id="256">256</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="257">257</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XS">IC_VEX_L_W_XS</a>;</td></tr>
<tr><th id="258">258</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="259">259</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W_XD">IC_VEX_L_W_XD</a>;</td></tr>
<tr><th id="260">260</th><td>      <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="261">261</th><td>        <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_W">IC_VEX_L_W</a>;</td></tr>
<tr><th id="262">262</th><td>      <b>else</b> {</td></tr>
<tr><th id="263">263</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="264">264</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 264)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="265">265</th><td>      }</td></tr>
<tr><th id="266">266</th><td>    } <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a>)</td></tr>
<tr><th id="267">267</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_OPSIZE">IC_VEX_L_OPSIZE</a>;</td></tr>
<tr><th id="268">268</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a>)</td></tr>
<tr><th id="269">269</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W_OPSIZE">IC_VEX_W_OPSIZE</a>;</td></tr>
<tr><th id="270">270</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="271">271</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_OPSIZE">IC_VEX_OPSIZE</a>;</td></tr>
<tr><th id="272">272</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="273">273</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_XS">IC_VEX_L_XS</a>;</td></tr>
<tr><th id="274">274</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="275">275</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L_XD">IC_VEX_L_XD</a>;</td></tr>
<tr><th id="276">276</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="277">277</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W_XS">IC_VEX_W_XS</a>;</td></tr>
<tr><th id="278">278</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="279">279</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W_XD">IC_VEX_W_XD</a>;</td></tr>
<tr><th id="280">280</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_W" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_W">HasVEX_W</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="281">281</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_W' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_W">IC_VEX_W</a>;</td></tr>
<tr><th id="282">282</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_LPrefix">HasVEX_LPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="283">283</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_L' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_L">IC_VEX_L</a>;</td></tr>
<tr><th id="284">284</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="285">285</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_XD">IC_VEX_XD</a>;</td></tr>
<tr><th id="286">286</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="287">287</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX_XS">IC_VEX_XS</a>;</td></tr>
<tr><th id="288">288</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PS" title='llvm::X86Local::PS' data-ref="llvm::X86Local::PS">PS</a>)</td></tr>
<tr><th id="289">289</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_VEX' data-ref="llvm::X86Disassembler::InstructionContext::IC_VEX">IC_VEX</a>;</td></tr>
<tr><th id="290">290</th><td>    <b>else</b> {</td></tr>
<tr><th id="291">291</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction does not use a prefix: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="292">292</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 292)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix"</q>);</td></tr>
<tr><th id="293">293</th><td>    }</td></tr>
<tr><th id="294">294</th><td>  } <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is64Bit" title='llvm::X86Disassembler::RecognizableInstr::Is64Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is64Bit">Is64Bit</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize64" title='llvm::X86Local::AdSize64' data-ref="llvm::X86Local::AdSize64">AdSize64</a>) {</td></tr>
<tr><th id="295">295</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a> &amp;&amp; (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>))</td></tr>
<tr><th id="296">296</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_OPSIZE">IC_64BIT_REXW_OPSIZE</a>;</td></tr>
<tr><th id="297">297</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize32" title='llvm::X86Local::AdSize32' data-ref="llvm::X86Local::AdSize32">AdSize32</a>)</td></tr>
<tr><th id="298">298</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_ADSIZE">IC_64BIT_REXW_ADSIZE</a>;</td></tr>
<tr><th id="299">299</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="300">300</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD_OPSIZE">IC_64BIT_XD_OPSIZE</a>;</td></tr>
<tr><th id="301">301</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="302">302</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS_OPSIZE">IC_64BIT_XS_OPSIZE</a>;</td></tr>
<tr><th id="303">303</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize32" title='llvm::X86Local::AdSize32' data-ref="llvm::X86Local::AdSize32">AdSize32</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="304">304</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE">IC_64BIT_OPSIZE_ADSIZE</a>;</td></tr>
<tr><th id="305">305</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize32" title='llvm::X86Local::AdSize32' data-ref="llvm::X86Local::AdSize32">AdSize32</a>)</td></tr>
<tr><th id="306">306</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE_ADSIZE">IC_64BIT_OPSIZE_ADSIZE</a>;</td></tr>
<tr><th id="307">307</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="308">308</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_OPSIZE">IC_64BIT_OPSIZE</a>;</td></tr>
<tr><th id="309">309</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize32" title='llvm::X86Local::AdSize32' data-ref="llvm::X86Local::AdSize32">AdSize32</a>)</td></tr>
<tr><th id="310">310</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_ADSIZE">IC_64BIT_ADSIZE</a>;</td></tr>
<tr><th id="311">311</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="312">312</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XS">IC_64BIT_REXW_XS</a>;</td></tr>
<tr><th id="313">313</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="314">314</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW_XD">IC_64BIT_REXW_XD</a>;</td></tr>
<tr><th id="315">315</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="316">316</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XD">IC_64BIT_XD</a>;</td></tr>
<tr><th id="317">317</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="318">318</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_XS">IC_64BIT_XS</a>;</td></tr>
<tr><th id="319">319</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a>)</td></tr>
<tr><th id="320">320</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT_REXW">IC_64BIT_REXW</a>;</td></tr>
<tr><th id="321">321</th><td>    <b>else</b></td></tr>
<tr><th id="322">322</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_64BIT' data-ref="llvm::X86Disassembler::InstructionContext::IC_64BIT">IC_64BIT</a>;</td></tr>
<tr><th id="323">323</th><td>  } <b>else</b> {</td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="325">325</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_XD_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XD_OPSIZE">IC_XD_OPSIZE</a>;</td></tr>
<tr><th id="326">326</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="327">327</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_XS_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XS_OPSIZE">IC_XS_OPSIZE</a>;</td></tr>
<tr><th id="328">328</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="329">329</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_XD_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XD_ADSIZE">IC_XD_ADSIZE</a>;</td></tr>
<tr><th id="330">330</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="331">331</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_XS_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_XS_ADSIZE">IC_XS_ADSIZE</a>;</td></tr>
<tr><th id="332">332</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="333">333</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE">IC_OPSIZE_ADSIZE</a>;</td></tr>
<tr><th id="334">334</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> &amp;&amp; <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</a>)</td></tr>
<tr><th id="335">335</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_OPSIZE_ADSIZE">IC_OPSIZE_ADSIZE</a>;</td></tr>
<tr><th id="336">336</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::PD" title='llvm::X86Local::PD' data-ref="llvm::X86Local::PD">PD</a>)</td></tr>
<tr><th id="337">337</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_OPSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_OPSIZE">IC_OPSIZE</a>;</td></tr>
<tr><th id="338">338</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</a>)</td></tr>
<tr><th id="339">339</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_ADSIZE' data-ref="llvm::X86Disassembler::InstructionContext::IC_ADSIZE">IC_ADSIZE</a>;</td></tr>
<tr><th id="340">340</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XD" title='llvm::X86Local::XD' data-ref="llvm::X86Local::XD">XD</a>)</td></tr>
<tr><th id="341">341</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_XD' data-ref="llvm::X86Disassembler::InstructionContext::IC_XD">IC_XD</a>;</td></tr>
<tr><th id="342">342</th><td>    <b>else</b> <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XS" title='llvm::X86Local::XS' data-ref="llvm::X86Local::XS">XS</a>)</td></tr>
<tr><th id="343">343</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC_XS' data-ref="llvm::X86Disassembler::InstructionContext::IC_XS">IC_XS</a>;</td></tr>
<tr><th id="344">344</th><td>    <b>else</b></td></tr>
<tr><th id="345">345</th><td>      <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#284" title='llvm::X86Disassembler::InstructionContext::IC' data-ref="llvm::X86Disassembler::InstructionContext::IC">IC</a>;</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <a class="local col9 ref" href="#19insnContext" title='insnContext' data-ref="19insnContext">insnContext</a>;</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>void</em> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE" title='llvm::X86Disassembler::RecognizableInstr::adjustOperandEncoding' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE">adjustOperandEncoding</dfn>(<a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> &amp;<dfn class="local col0 decl" id="20encoding" title='encoding' data-type='llvm::X86Disassembler::OperandEncoding &amp;' data-ref="20encoding">encoding</dfn>) {</td></tr>
<tr><th id="352">352</th><td>  <i>// The scaling factor for AVX512 compressed displacement encoding is an</i></td></tr>
<tr><th id="353">353</th><td><i>  // instruction attribute.  Adjust the ModRM encoding type to include the</i></td></tr>
<tr><th id="354">354</th><td><i>  // scale for compressed displacement.</i></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> ((<a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> != <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a> &amp;&amp; <a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> != <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>) ||<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::CD8_Scale" title='llvm::X86Disassembler::RecognizableInstr::CD8_Scale' data-ref="llvm::X86Disassembler::RecognizableInstr::CD8_Scale">CD8_Scale</a> == <var>0</var>)</td></tr>
<tr><th id="356">356</th><td>    <b>return</b>;</td></tr>
<tr><th id="357">357</th><td>  <a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> = (<a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a>)(<a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> + <a class="ref" href="../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::CD8_Scale" title='llvm::X86Disassembler::RecognizableInstr::CD8_Scale' data-ref="llvm::X86Disassembler::RecognizableInstr::CD8_Scale">CD8_Scale</a>));</td></tr>
<tr><th id="358">358</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((encoding &gt;= ENCODING_RM &amp;&amp; encoding &lt;= ENCODING_RM_CD64) || (encoding &gt;= ENCODING_VSIB &amp;&amp; encoding &lt;= ENCODING_VSIB_CD64)) &amp;&amp; &quot;Invalid CDisp scaling&quot;) ? void (0) : __assert_fail (&quot;((encoding &gt;= ENCODING_RM &amp;&amp; encoding &lt;= ENCODING_RM_CD64) || (encoding &gt;= ENCODING_VSIB &amp;&amp; encoding &lt;= ENCODING_VSIB_CD64)) &amp;&amp; \&quot;Invalid CDisp scaling\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 360, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> &gt;= <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a> &amp;&amp; <a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> &lt;= <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD64' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM_CD64">ENCODING_RM_CD64</a>) ||</td></tr>
<tr><th id="359">359</th><td>          (<a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> &gt;= <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a> &amp;&amp; <a class="local col0 ref" href="#20encoding" title='encoding' data-ref="20encoding">encoding</a> &lt;= <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD64' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB_CD64">ENCODING_VSIB_CD64</a>)) &amp;&amp;</td></tr>
<tr><th id="360">360</th><td>         <q>"Invalid CDisp scaling"</q>);</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><em>void</em> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE" title='llvm::X86Disassembler::RecognizableInstr::handleOperand' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE">handleOperand</dfn>(<em>bool</em> <dfn class="local col1 decl" id="21optional" title='optional' data-type='bool' data-ref="21optional">optional</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="22operandIndex" title='operandIndex' data-type='unsigned int &amp;' data-ref="22operandIndex">operandIndex</dfn>,</td></tr>
<tr><th id="364">364</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="23physicalOperandIndex" title='physicalOperandIndex' data-type='unsigned int &amp;' data-ref="23physicalOperandIndex">physicalOperandIndex</dfn>,</td></tr>
<tr><th id="365">365</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="24numPhysicalOperands" title='numPhysicalOperands' data-type='unsigned int' data-ref="24numPhysicalOperands">numPhysicalOperands</dfn>,</td></tr>
<tr><th id="366">366</th><td>                                      <em>const</em> <em>unsigned</em> *<dfn class="local col5 decl" id="25operandMapping" title='operandMapping' data-type='const unsigned int *' data-ref="25operandMapping">operandMapping</dfn>,</td></tr>
<tr><th id="367">367</th><td>                                      <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> (*<dfn class="local col6 decl" id="26encodingFromString" title='encodingFromString' data-type='llvm::X86Disassembler::OperandEncoding (*)(const std::string &amp;, uint8_t)' data-ref="26encodingFromString">encodingFromString</dfn>)</td></tr>
<tr><th id="368">368</th><td>                                        (<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>&amp;,</td></tr>
<tr><th id="369">369</th><td>                                         <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="27OpSize" title='OpSize' data-type='uint8_t' data-ref="27OpSize">OpSize</dfn>)) {</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="local col1 ref" href="#21optional" title='optional' data-ref="21optional">optional</a>) {</td></tr>
<tr><th id="371">371</th><td>    <b>if</b> (<a class="local col3 ref" href="#23physicalOperandIndex" title='physicalOperandIndex' data-ref="23physicalOperandIndex">physicalOperandIndex</a> &gt;= <a class="local col4 ref" href="#24numPhysicalOperands" title='numPhysicalOperands' data-ref="24numPhysicalOperands">numPhysicalOperands</a>)</td></tr>
<tr><th id="372">372</th><td>      <b>return</b>;</td></tr>
<tr><th id="373">373</th><td>  } <b>else</b> {</td></tr>
<tr><th id="374">374</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (physicalOperandIndex &lt; numPhysicalOperands) ? void (0) : __assert_fail (&quot;physicalOperandIndex &lt; numPhysicalOperands&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 374, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#23physicalOperandIndex" title='physicalOperandIndex' data-ref="23physicalOperandIndex">physicalOperandIndex</a> &lt; <a class="local col4 ref" href="#24numPhysicalOperands" title='numPhysicalOperands' data-ref="24numPhysicalOperands">numPhysicalOperands</a>);</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>while</b> (<a class="local col5 ref" href="#25operandMapping" title='operandMapping' data-ref="25operandMapping">operandMapping</a>[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>] != <a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>) {</td></tr>
<tr><th id="378">378</th><td>    <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a>-&gt;<a class="ref" href="X86DisassemblerShared.h.html#InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</a>[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>].<a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a> = <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DUP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DUP">ENCODING_DUP</a>;</td></tr>
<tr><th id="379">379</th><td>    <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a>-&gt;<a class="ref" href="X86DisassemblerShared.h.html#InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</a>[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>].<a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a> =</td></tr>
<tr><th id="380">380</th><td>      (<a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a>)(<a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DUP0' data-ref="llvm::X86Disassembler::OperandType::TYPE_DUP0">TYPE_DUP0</a> + <a class="local col5 ref" href="#25operandMapping" title='operandMapping' data-ref="25operandMapping">operandMapping</a>[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>]);</td></tr>
<tr><th id="381">381</th><td>    ++<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>;</td></tr>
<tr><th id="382">382</th><td>  }</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="28typeName" title='typeName' data-type='llvm::StringRef' data-ref="28typeName">typeName</dfn> = (*<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Operands" title='llvm::X86Disassembler::RecognizableInstr::Operands' data-ref="llvm::X86Disassembler::RecognizableInstr::Operands">Operands</a>)<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>();</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a> <dfn class="local col9 decl" id="29encoding" title='encoding' data-type='llvm::X86Disassembler::OperandEncoding' data-ref="29encoding">encoding</dfn> = <a class="local col6 ref" href="#26encodingFromString" title='encodingFromString' data-ref="26encodingFromString">encodingFromString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col8 ref" href="#28typeName" title='typeName' data-ref="28typeName">typeName</a>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a>);</td></tr>
<tr><th id="387">387</th><td>  <i>// Adjust the encoding type for an operand based on the instruction.</i></td></tr>
<tr><th id="388">388</th><td>  <a class="member" href="#_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE" title='llvm::X86Disassembler::RecognizableInstr::adjustOperandEncoding' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr21adjustOperandEncodingERNS0_15OperandEncodingE">adjustOperandEncoding</a>(<span class='refarg'><a class="local col9 ref" href="#29encoding" title='encoding' data-ref="29encoding">encoding</a></span>);</td></tr>
<tr><th id="389">389</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a>-&gt;<a class="ref" href="X86DisassemblerShared.h.html#InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</a>[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>].<a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::encoding" title='llvm::X86Disassembler::OperandSpecifier::encoding' data-ref="llvm::X86Disassembler::OperandSpecifier::encoding">encoding</a> = <a class="local col9 ref" href="#29encoding" title='encoding' data-ref="29encoding">encoding</a>;</td></tr>
<tr><th id="390">390</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a>-&gt;<a class="ref" href="X86DisassemblerShared.h.html#InstructionSpecifier::operands" title='InstructionSpecifier::operands' data-ref="InstructionSpecifier::operands">operands</a>[<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>].<a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandSpecifier::type" title='llvm::X86Disassembler::OperandSpecifier::type' data-ref="llvm::X86Disassembler::OperandSpecifier::type">type</a> = <a class="member" href="#_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh" title='llvm::X86Disassembler::RecognizableInstr::typeFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh">typeFromString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col8 ref" href="#28typeName" title='typeName' data-ref="28typeName">typeName</a>,</td></tr>
<tr><th id="391">391</th><td>                                                     <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix" title='llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::HasREX_WPrefix">HasREX_WPrefix</a>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpSize" title='llvm::X86Disassembler::RecognizableInstr::OpSize' data-ref="llvm::X86Disassembler::RecognizableInstr::OpSize">OpSize</a>);</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  ++<a class="local col2 ref" href="#22operandIndex" title='operandIndex' data-ref="22operandIndex">operandIndex</a>;</td></tr>
<tr><th id="394">394</th><td>  ++<a class="local col3 ref" href="#23physicalOperandIndex" title='physicalOperandIndex' data-ref="23physicalOperandIndex">physicalOperandIndex</a>;</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>void</em> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv" title='llvm::X86Disassembler::RecognizableInstr::emitInstructionSpecifier' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv">emitInstructionSpecifier</dfn>() {</td></tr>
<tr><th id="398">398</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a>-&gt;<a class="ref" href="X86DisassemblerShared.h.html#InstructionSpecifier::name" title='InstructionSpecifier::name' data-ref="InstructionSpecifier::name">name</a>       <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</a> <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Name" title='llvm::X86Disassembler::RecognizableInstr::Name' data-ref="llvm::X86Disassembler::RecognizableInstr::Name">Name</a>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Spec" title='llvm::X86Disassembler::RecognizableInstr::Spec' data-ref="llvm::X86Disassembler::RecognizableInstr::Spec">Spec</a>-&gt;<a class="ref" href="X86DisassemblerShared.h.html#InstructionSpecifier::insnContext" title='InstructionSpecifier::insnContext' data-ref="InstructionSpecifier::insnContext">insnContext</a> = <a class="member" href="#_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv" title='llvm::X86Disassembler::RecognizableInstr::insnContext' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv">insnContext</a>();</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="CodeGenInstruction.h.html#llvm::CGIOperandList" title='llvm::CGIOperandList' data-ref="llvm::CGIOperandList">CGIOperandList</a>::<a class="type" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo" title='llvm::CGIOperandList::OperandInfo' data-ref="llvm::CGIOperandList::OperandInfo">OperandInfo</a>&gt; &amp;<dfn class="local col0 decl" id="30OperandList" title='OperandList' data-type='const std::vector&lt;CGIOperandList::OperandInfo&gt; &amp;' data-ref="30OperandList">OperandList</dfn> = *<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Operands" title='llvm::X86Disassembler::RecognizableInstr::Operands' data-ref="llvm::X86Disassembler::RecognizableInstr::Operands">Operands</a>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31numOperands" title='numOperands' data-type='unsigned int' data-ref="31numOperands">numOperands</dfn> = <a class="local col0 ref" href="#30OperandList" title='OperandList' data-ref="30OperandList">OperandList</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="405">405</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32numPhysicalOperands" title='numPhysicalOperands' data-type='unsigned int' data-ref="32numPhysicalOperands">numPhysicalOperands</dfn> = <var>0</var>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// operandMapping maps from operands in OperandList to their originals.</i></td></tr>
<tr><th id="408">408</th><td><i>  // If operandMapping[i] != i, then the entry is a duplicate.</i></td></tr>
<tr><th id="409">409</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33operandMapping" title='operandMapping' data-type='unsigned int [6]' data-ref="33operandMapping">operandMapping</dfn>[<a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::X86_MAX_OPERANDS" title='llvm::X86Disassembler::X86_MAX_OPERANDS' data-ref="llvm::X86Disassembler::X86_MAX_OPERANDS">X86_MAX_OPERANDS</a>];</td></tr>
<tr><th id="410">410</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numOperands &lt;= X86_MAX_OPERANDS &amp;&amp; &quot;X86_MAX_OPERANDS is not large enough&quot;) ? void (0) : __assert_fail (&quot;numOperands &lt;= X86_MAX_OPERANDS &amp;&amp; \&quot;X86_MAX_OPERANDS is not large enough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 410, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#31numOperands" title='numOperands' data-ref="31numOperands">numOperands</a> &lt;= <a class="ref" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::X86_MAX_OPERANDS" title='llvm::X86Disassembler::X86_MAX_OPERANDS' data-ref="llvm::X86Disassembler::X86_MAX_OPERANDS">X86_MAX_OPERANDS</a> &amp;&amp; <q>"X86_MAX_OPERANDS is not large enough"</q>);</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="34operandIndex" title='operandIndex' data-type='unsigned int' data-ref="34operandIndex">operandIndex</dfn> = <var>0</var>; <a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a> &lt; <a class="local col1 ref" href="#31numOperands" title='numOperands' data-ref="31numOperands">numOperands</a>; ++<a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>) {</td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (!<a class="local col0 ref" href="#30OperandList" title='OperandList' data-ref="30OperandList">OperandList</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Constraints" title='llvm::CGIOperandList::OperandInfo::Constraints' data-ref="llvm::CGIOperandList::OperandInfo::Constraints">Constraints</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="414">414</th><td>      <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CGIOperandList" title='llvm::CGIOperandList' data-ref="llvm::CGIOperandList">CGIOperandList</a>::<a class="type" href="CodeGenInstruction.h.html#llvm::CGIOperandList::ConstraintInfo" title='llvm::CGIOperandList::ConstraintInfo' data-ref="llvm::CGIOperandList::ConstraintInfo">ConstraintInfo</a> &amp;<dfn class="local col5 decl" id="35Constraint" title='Constraint' data-type='const CGIOperandList::ConstraintInfo &amp;' data-ref="35Constraint">Constraint</dfn> =</td></tr>
<tr><th id="415">415</th><td>        <a class="local col0 ref" href="#30OperandList" title='OperandList' data-ref="30OperandList">OperandList</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Constraints" title='llvm::CGIOperandList::OperandInfo::Constraints' data-ref="llvm::CGIOperandList::OperandInfo::Constraints">Constraints</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="416">416</th><td>      <b>if</b> (<a class="local col5 ref" href="#35Constraint" title='Constraint' data-ref="35Constraint">Constraint</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList14ConstraintInfo6isTiedEv" title='llvm::CGIOperandList::ConstraintInfo::isTied' data-ref="_ZNK4llvm14CGIOperandList14ConstraintInfo6isTiedEv">isTied</a>()) {</td></tr>
<tr><th id="417">417</th><td>        <a class="local col3 ref" href="#33operandMapping" title='operandMapping' data-ref="33operandMapping">operandMapping</a>[<a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>] = <a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>;</td></tr>
<tr><th id="418">418</th><td>        <a class="local col3 ref" href="#33operandMapping" title='operandMapping' data-ref="33operandMapping">operandMapping</a>[<a class="local col5 ref" href="#35Constraint" title='Constraint' data-ref="35Constraint">Constraint</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList14ConstraintInfo14getTiedOperandEv" title='llvm::CGIOperandList::ConstraintInfo::getTiedOperand' data-ref="_ZNK4llvm14CGIOperandList14ConstraintInfo14getTiedOperandEv">getTiedOperand</a>()] = <a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>;</td></tr>
<tr><th id="419">419</th><td>      } <b>else</b> {</td></tr>
<tr><th id="420">420</th><td>        ++<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a>;</td></tr>
<tr><th id="421">421</th><td>        <a class="local col3 ref" href="#33operandMapping" title='operandMapping' data-ref="33operandMapping">operandMapping</a>[<a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>] = <a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>;</td></tr>
<tr><th id="422">422</th><td>      }</td></tr>
<tr><th id="423">423</th><td>    } <b>else</b> {</td></tr>
<tr><th id="424">424</th><td>      ++<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a>;</td></tr>
<tr><th id="425">425</th><td>      <a class="local col3 ref" href="#33operandMapping" title='operandMapping' data-ref="33operandMapping">operandMapping</a>[<a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>] = <a class="local col4 ref" href="#34operandIndex" title='operandIndex' data-ref="34operandIndex">operandIndex</a>;</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/HANDLE_OPERAND" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</dfn>(class)               \</u></td></tr>
<tr><th id="430">430</th><td><u>  <a class="member" href="#_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE" title='llvm::X86Disassembler::RecognizableInstr::handleOperand' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE">handleOperand</a>(false,                      \</u></td></tr>
<tr><th id="431">431</th><td><u>                <span class='refarg'><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex">operandIndex</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></span>,               \</u></td></tr>
<tr><th id="432">432</th><td><u>                <span class='refarg'><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex">physicalOperandIndex</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></span>,       \</u></td></tr>
<tr><th id="433">433</th><td><u>                <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a>,        \</u></td></tr>
<tr><th id="434">434</th><td><u>                <a class="local col3 ref" href="#33operandMapping" title='operandMapping' data-ref="33operandMapping">operandMapping</a>,             \</u></td></tr>
<tr><th id="435">435</th><td><u>                class##EncodingFromString);</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/HANDLE_OPTIONAL" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</dfn>(class)              \</u></td></tr>
<tr><th id="438">438</th><td><u>  <a class="member" href="#_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE" title='llvm::X86Disassembler::RecognizableInstr::handleOperand' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr13handleOperandEbRjS2_jPKjPFNS0_15OperandEncodingERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEhE">handleOperand</a>(true,                       \</u></td></tr>
<tr><th id="439">439</th><td><u>                <span class='refarg'><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex"><a class="local col6 ref" href="#36operandIndex" title='operandIndex' data-ref="36operandIndex">operandIndex</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></span>,               \</u></td></tr>
<tr><th id="440">440</th><td><u>                <span class='refarg'><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex"><a class="local col7 ref" href="#37physicalOperandIndex" title='physicalOperandIndex' data-ref="37physicalOperandIndex">physicalOperandIndex</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></span>,       \</u></td></tr>
<tr><th id="441">441</th><td><u>                <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a>,        \</u></td></tr>
<tr><th id="442">442</th><td><u>                <a class="local col3 ref" href="#33operandMapping" title='operandMapping' data-ref="33operandMapping">operandMapping</a>,             \</u></td></tr>
<tr><th id="443">443</th><td><u>                class##EncodingFromString);</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// operandIndex should always be &lt; numOperands</i></td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36operandIndex" title='operandIndex' data-type='unsigned int' data-ref="36operandIndex">operandIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="447">447</th><td>  <i>// physicalOperandIndex should always be &lt; numPhysicalOperands</i></td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37physicalOperandIndex" title='physicalOperandIndex' data-type='unsigned int' data-ref="37physicalOperandIndex">physicalOperandIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#<span data-ppcond="450">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="451">451</th><td>  <i>// Given the set of prefix bits, how many additional operands does the</i></td></tr>
<tr><th id="452">452</th><td><i>  // instruction have?</i></td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="38additionalOperands" title='additionalOperands' data-type='unsigned int' data-ref="38additionalOperands">additionalOperands</dfn> = <var>0</var>;</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="455">455</th><td>    ++<a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a>;</td></tr>
<tr><th id="456">456</th><td>  <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="457">457</th><td>    ++<a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a>;</td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="450">endif</span></u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <b>switch</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a>) {</td></tr>
<tr><th id="461">461</th><td>  <b>default</b>: <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled form&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 461)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled form"</q>);</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmSrc" title='llvm::X86Local::RawFrmSrc' data-ref="llvm::X86Local::RawFrmSrc">RawFrmSrc</a>:</td></tr>
<tr><th id="463">463</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(relocation);</td></tr>
<tr><th id="464">464</th><td>    <b>return</b>;</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmDst" title='llvm::X86Local::RawFrmDst' data-ref="llvm::X86Local::RawFrmDst">RawFrmDst</a>:</td></tr>
<tr><th id="466">466</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(relocation);</td></tr>
<tr><th id="467">467</th><td>    <b>return</b>;</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmDstSrc" title='llvm::X86Local::RawFrmDstSrc' data-ref="llvm::X86Local::RawFrmDstSrc">RawFrmDstSrc</a>:</td></tr>
<tr><th id="469">469</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(relocation);</td></tr>
<tr><th id="470">470</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(relocation);</td></tr>
<tr><th id="471">471</th><td>    <b>return</b>;</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrm" title='llvm::X86Local::RawFrm' data-ref="llvm::X86Local::RawFrm">RawFrm</a>:</td></tr>
<tr><th id="473">473</th><td>    <i>// Operand 1 (optional) is an address or immediate.</i></td></tr>
<tr><th id="474">474</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &lt;= 1 &amp;&amp; &quot;Unexpected number of operands for RawFrm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &lt;= 1 &amp;&amp; \&quot;Unexpected number of operands for RawFrm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 475, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>1</var> &amp;&amp;</td></tr>
<tr><th id="475">475</th><td>           <q>"Unexpected number of operands for RawFrm"</q>);</td></tr>
<tr><th id="476">476</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(relocation)</td></tr>
<tr><th id="477">477</th><td>    <b>break</b>;</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmMemOffs" title='llvm::X86Local::RawFrmMemOffs' data-ref="llvm::X86Local::RawFrmMemOffs">RawFrmMemOffs</a>:</td></tr>
<tr><th id="479">479</th><td>    <i>// Operand 1 is an address.</i></td></tr>
<tr><th id="480">480</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(relocation);</td></tr>
<tr><th id="481">481</th><td>    <b>break</b>;</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddRegFrm" title='llvm::X86Local::AddRegFrm' data-ref="llvm::X86Local::AddRegFrm">AddRegFrm</a>:</td></tr>
<tr><th id="483">483</th><td>    <i>// Operand 1 is added to the opcode.</i></td></tr>
<tr><th id="484">484</th><td><i>    // Operand 2 (optional) is an address.</i></td></tr>
<tr><th id="485">485</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 1 &amp;&amp; numPhysicalOperands &lt;= 2 &amp;&amp; &quot;Unexpected number of operands for AddRegFrm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 1 &amp;&amp; numPhysicalOperands &lt;= 2 &amp;&amp; \&quot;Unexpected number of operands for AddRegFrm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 486, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>1</var> &amp;&amp; <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>2</var> &amp;&amp;</td></tr>
<tr><th id="486">486</th><td>           <q>"Unexpected number of operands for AddRegFrm"</q>);</td></tr>
<tr><th id="487">487</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, opcodeModifierEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(opcodeModifier)</td></tr>
<tr><th id="488">488</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(relocation)</td></tr>
<tr><th id="489">489</th><td>    <b>break</b>;</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddCCFrm" title='llvm::X86Local::AddCCFrm' data-ref="llvm::X86Local::AddCCFrm">AddCCFrm</a>:</td></tr>
<tr><th id="491">491</th><td>    <i>// Operand 1 (optional) is an address or immediate.</i></td></tr>
<tr><th id="492">492</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 2 &amp;&amp; &quot;Unexpected number of operands for AddCCFrm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 2 &amp;&amp; \&quot;Unexpected number of operands for AddCCFrm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 493, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="493">493</th><td>           <q>"Unexpected number of operands for AddCCFrm"</q>);</td></tr>
<tr><th id="494">494</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(relocation)</td></tr>
<tr><th id="495">495</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, opcodeModifierEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(opcodeModifier)</td></tr>
<tr><th id="496">496</th><td>    <b>break</b>;</td></tr>
<tr><th id="497">497</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMDestReg" title='llvm::X86Local::MRMDestReg' data-ref="llvm::X86Local::MRMDestReg">MRMDestReg</a>:</td></tr>
<tr><th id="498">498</th><td>    <i>// Operand 1 is a register operand in the R/M field.</i></td></tr>
<tr><th id="499">499</th><td><i>    // - In AVX512 there may be a mask operand here -</i></td></tr>
<tr><th id="500">500</th><td><i>    // Operand 2 is a register operand in the Reg/Opcode field.</i></td></tr>
<tr><th id="501">501</th><td><i>    // - In AVX, there is a register operand in the VEX.vvvv field here -</i></td></tr>
<tr><th id="502">502</th><td><i>    // Operand 3 (optional) is an immediate.</i></td></tr>
<tr><th id="503">503</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 3 + additionalOperands &amp;&amp; &quot;Unexpected number of operands for MRMDestRegFrm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 3 + additionalOperands &amp;&amp; \&quot;Unexpected number of operands for MRMDestRegFrm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 505, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>2</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="504">504</th><td>           <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>3</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>           <q>"Unexpected number of operands for MRMDestRegFrm"</q>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(rmRegister)</td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="509">509</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, writemaskRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(writemaskRegister)</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="512">512</th><td>      <i>// FIXME: In AVX, the register below becomes the one encoded</i></td></tr>
<tr><th id="513">513</th><td><i>      // in ModRMVEX and the one above the one in the VEX.VVVV field</i></td></tr>
<tr><th id="514">514</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="517">517</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="518">518</th><td>    <b>break</b>;</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMDestMem" title='llvm::X86Local::MRMDestMem' data-ref="llvm::X86Local::MRMDestMem">MRMDestMem</a>:</td></tr>
<tr><th id="520">520</th><td>    <i>// Operand 1 is a memory operand (possibly SIB-extended)</i></td></tr>
<tr><th id="521">521</th><td><i>    // Operand 2 is a register operand in the Reg/Opcode field.</i></td></tr>
<tr><th id="522">522</th><td><i>    // - In AVX, there is a register operand in the VEX.vvvv field here -</i></td></tr>
<tr><th id="523">523</th><td><i>    // Operand 3 (optional) is an immediate.</i></td></tr>
<tr><th id="524">524</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 3 + additionalOperands &amp;&amp; &quot;Unexpected number of operands for MRMDestMemFrm with VEX_4V&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 3 + additionalOperands &amp;&amp; \&quot;Unexpected number of operands for MRMDestMemFrm with VEX_4V\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 526, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>2</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="525">525</th><td>           <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>3</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="526">526</th><td>           <q>"Unexpected number of operands for MRMDestMemFrm with VEX_4V"</q>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="531">531</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, writemaskRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(writemaskRegister)</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="534">534</th><td>      <i>// FIXME: In AVX, the register below becomes the one encoded</i></td></tr>
<tr><th id="535">535</th><td><i>      // in ModRMVEX and the one above the one in the VEX.VVVV field</i></td></tr>
<tr><th id="536">536</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="539">539</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="540">540</th><td>    <b>break</b>;</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcReg" title='llvm::X86Local::MRMSrcReg' data-ref="llvm::X86Local::MRMSrcReg">MRMSrcReg</a>:</td></tr>
<tr><th id="542">542</th><td>    <i>// Operand 1 is a register operand in the Reg/Opcode field.</i></td></tr>
<tr><th id="543">543</th><td><i>    // Operand 2 is a register operand in the R/M field.</i></td></tr>
<tr><th id="544">544</th><td><i>    // - In AVX, there is a register operand in the VEX.vvvv field here -</i></td></tr>
<tr><th id="545">545</th><td><i>    // Operand 3 (optional) is an immediate.</i></td></tr>
<tr><th id="546">546</th><td><i>    // Operand 4 (optional) is an immediate.</i></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 4 + additionalOperands &amp;&amp; &quot;Unexpected number of operands for MRMSrcRegFrm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 4 + additionalOperands &amp;&amp; \&quot;Unexpected number of operands for MRMSrcRegFrm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 550, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>2</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="549">549</th><td>           <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>4</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="550">550</th><td>           <q>"Unexpected number of operands for MRMSrcRegFrm"</q>);</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="555">555</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, writemaskRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(writemaskRegister)</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="558">558</th><td>      <i>// FIXME: In AVX, the register below becomes the one encoded</i></td></tr>
<tr><th id="559">559</th><td><i>      // in ModRMVEX and the one above the one in the VEX.VVVV field</i></td></tr>
<tr><th id="560">560</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(rmRegister)</td></tr>
<tr><th id="563">563</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="564">564</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate) <i>// above might be a register in 7:4</i></td></tr>
<tr><th id="565">565</th><td>    <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcReg4VOp3" title='llvm::X86Local::MRMSrcReg4VOp3' data-ref="llvm::X86Local::MRMSrcReg4VOp3">MRMSrcReg4VOp3</a>:</td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 3 &amp;&amp; &quot;Unexpected number of operands for MRMSrcReg4VOp3Frm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 3 &amp;&amp; \&quot;Unexpected number of operands for MRMSrcReg4VOp3Frm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 568, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="568">568</th><td>           <q>"Unexpected number of operands for MRMSrcReg4VOp3Frm"</q>);</td></tr>
<tr><th id="569">569</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="570">570</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(rmRegister)</td></tr>
<tr><th id="571">571</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="572">572</th><td>    <b>break</b>;</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcRegOp4" title='llvm::X86Local::MRMSrcRegOp4' data-ref="llvm::X86Local::MRMSrcRegOp4">MRMSrcRegOp4</a>:</td></tr>
<tr><th id="574">574</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 4 &amp;&amp; numPhysicalOperands &lt;= 5 &amp;&amp; &quot;Unexpected number of operands for MRMSrcRegOp4Frm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 4 &amp;&amp; numPhysicalOperands &lt;= 5 &amp;&amp; \&quot;Unexpected number of operands for MRMSrcRegOp4Frm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 575, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>4</var> &amp;&amp; <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>5</var> &amp;&amp;</td></tr>
<tr><th id="575">575</th><td>           <q>"Unexpected number of operands for MRMSrcRegOp4Frm"</q>);</td></tr>
<tr><th id="576">576</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="577">577</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="578">578</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(immediate) <i>// Register in imm[7:4]</i></td></tr>
<tr><th id="579">579</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(rmRegister)</td></tr>
<tr><th id="580">580</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="581">581</th><td>    <b>break</b>;</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcRegCC" title='llvm::X86Local::MRMSrcRegCC' data-ref="llvm::X86Local::MRMSrcRegCC">MRMSrcRegCC</a>:</td></tr>
<tr><th id="583">583</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 3 &amp;&amp; &quot;Unexpected number of operands for MRMSrcRegCC&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 3 &amp;&amp; \&quot;Unexpected number of operands for MRMSrcRegCC\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 584, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="584">584</th><td>           <q>"Unexpected number of operands for MRMSrcRegCC"</q>);</td></tr>
<tr><th id="585">585</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="586">586</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(rmRegister)</td></tr>
<tr><th id="587">587</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, opcodeModifierEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(opcodeModifier)</td></tr>
<tr><th id="588">588</th><td>    <b>break</b>;</td></tr>
<tr><th id="589">589</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMem" title='llvm::X86Local::MRMSrcMem' data-ref="llvm::X86Local::MRMSrcMem">MRMSrcMem</a>:</td></tr>
<tr><th id="590">590</th><td>    <i>// Operand 1 is a register operand in the Reg/Opcode field.</i></td></tr>
<tr><th id="591">591</th><td><i>    // Operand 2 is a memory operand (possibly SIB-extended)</i></td></tr>
<tr><th id="592">592</th><td><i>    // - In AVX, there is a register operand in the VEX.vvvv field here -</i></td></tr>
<tr><th id="593">593</th><td><i>    // Operand 3 (optional) is an immediate.</i></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 4 + additionalOperands &amp;&amp; &quot;Unexpected number of operands for MRMSrcMemFrm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 2 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 4 + additionalOperands &amp;&amp; \&quot;Unexpected number of operands for MRMSrcMemFrm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 597, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>2</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="596">596</th><td>           <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>4</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="597">597</th><td>           <q>"Unexpected number of operands for MRMSrcMemFrm"</q>);</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="602">602</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, writemaskRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(writemaskRegister)</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="605">605</th><td>      <i>// FIXME: In AVX, the register below becomes the one encoded</i></td></tr>
<tr><th id="606">606</th><td><i>      // in ModRMVEX and the one above the one in the VEX.VVVV field</i></td></tr>
<tr><th id="607">607</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="610">610</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="611">611</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate) <i>// above might be a register in 7:4</i></td></tr>
<tr><th id="612">612</th><td>    <b>break</b>;</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMem4VOp3" title='llvm::X86Local::MRMSrcMem4VOp3' data-ref="llvm::X86Local::MRMSrcMem4VOp3">MRMSrcMem4VOp3</a>:</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 3 &amp;&amp; &quot;Unexpected number of operands for MRMSrcMem4VOp3Frm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 3 &amp;&amp; \&quot;Unexpected number of operands for MRMSrcMem4VOp3Frm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="615">615</th><td>           <q>"Unexpected number of operands for MRMSrcMem4VOp3Frm"</q>);</td></tr>
<tr><th id="616">616</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="617">617</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="618">618</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="619">619</th><td>    <b>break</b>;</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMemOp4" title='llvm::X86Local::MRMSrcMemOp4' data-ref="llvm::X86Local::MRMSrcMemOp4">MRMSrcMemOp4</a>:</td></tr>
<tr><th id="621">621</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 4 &amp;&amp; numPhysicalOperands &lt;= 5 &amp;&amp; &quot;Unexpected number of operands for MRMSrcMemOp4Frm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 4 &amp;&amp; numPhysicalOperands &lt;= 5 &amp;&amp; \&quot;Unexpected number of operands for MRMSrcMemOp4Frm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 622, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>4</var> &amp;&amp; <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>5</var> &amp;&amp;</td></tr>
<tr><th id="622">622</th><td>           <q>"Unexpected number of operands for MRMSrcMemOp4Frm"</q>);</td></tr>
<tr><th id="623">623</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="624">624</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="625">625</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(immediate) <i>// Register in imm[7:4]</i></td></tr>
<tr><th id="626">626</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="627">627</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="628">628</th><td>    <b>break</b>;</td></tr>
<tr><th id="629">629</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMemCC" title='llvm::X86Local::MRMSrcMemCC' data-ref="llvm::X86Local::MRMSrcMemCC">MRMSrcMemCC</a>:</td></tr>
<tr><th id="630">630</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 3 &amp;&amp; &quot;Unexpected number of operands for MRMSrcMemCC&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 3 &amp;&amp; \&quot;Unexpected number of operands for MRMSrcMemCC\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 631, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="631">631</th><td>           <q>"Unexpected number of operands for MRMSrcMemCC"</q>);</td></tr>
<tr><th id="632">632</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, roRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(roRegister)</td></tr>
<tr><th id="633">633</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="634">634</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, opcodeModifierEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(opcodeModifier)</td></tr>
<tr><th id="635">635</th><td>    <b>break</b>;</td></tr>
<tr><th id="636">636</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXrCC" title='llvm::X86Local::MRMXrCC' data-ref="llvm::X86Local::MRMXrCC">MRMXrCC</a>:</td></tr>
<tr><th id="637">637</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 2 &amp;&amp; &quot;Unexpected number of operands for MRMXrCC&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 2 &amp;&amp; \&quot;Unexpected number of operands for MRMXrCC\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 638, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="638">638</th><td>           <q>"Unexpected number of operands for MRMXrCC"</q>);</td></tr>
<tr><th id="639">639</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(rmRegister)</td></tr>
<tr><th id="640">640</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, opcodeModifierEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(opcodeModifier)</td></tr>
<tr><th id="641">641</th><td>    <b>break</b>;</td></tr>
<tr><th id="642">642</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXr" title='llvm::X86Local::MRMXr' data-ref="llvm::X86Local::MRMXr">MRMXr</a>:</td></tr>
<tr><th id="643">643</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM0r" title='llvm::X86Local::MRM0r' data-ref="llvm::X86Local::MRM0r">MRM0r</a>:</td></tr>
<tr><th id="644">644</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM1r" title='llvm::X86Local::MRM1r' data-ref="llvm::X86Local::MRM1r">MRM1r</a>:</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM2r" title='llvm::X86Local::MRM2r' data-ref="llvm::X86Local::MRM2r">MRM2r</a>:</td></tr>
<tr><th id="646">646</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM3r" title='llvm::X86Local::MRM3r' data-ref="llvm::X86Local::MRM3r">MRM3r</a>:</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM4r" title='llvm::X86Local::MRM4r' data-ref="llvm::X86Local::MRM4r">MRM4r</a>:</td></tr>
<tr><th id="648">648</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM5r" title='llvm::X86Local::MRM5r' data-ref="llvm::X86Local::MRM5r">MRM5r</a>:</td></tr>
<tr><th id="649">649</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM6r" title='llvm::X86Local::MRM6r' data-ref="llvm::X86Local::MRM6r">MRM6r</a>:</td></tr>
<tr><th id="650">650</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM7r" title='llvm::X86Local::MRM7r' data-ref="llvm::X86Local::MRM7r">MRM7r</a>:</td></tr>
<tr><th id="651">651</th><td>    <i>// Operand 1 is a register operand in the R/M field.</i></td></tr>
<tr><th id="652">652</th><td><i>    // Operand 2 (optional) is an immediate or relocation.</i></td></tr>
<tr><th id="653">653</th><td><i>    // Operand 3 (optional) is an immediate.</i></td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 0 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 3 + additionalOperands &amp;&amp; &quot;Unexpected number of operands for MRMnr&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 0 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 3 + additionalOperands &amp;&amp; \&quot;Unexpected number of operands for MRMnr\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 656, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>0</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="655">655</th><td>           <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>3</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="656">656</th><td>           <q>"Unexpected number of operands for MRMnr"</q>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="659">659</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="662">662</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, writemaskRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(writemaskRegister)</td></tr>
<tr><th id="663">663</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, rmRegisterEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(rmRegister)</td></tr>
<tr><th id="664">664</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(relocation)</td></tr>
<tr><th id="665">665</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(immediate)</td></tr>
<tr><th id="666">666</th><td>    <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXmCC" title='llvm::X86Local::MRMXmCC' data-ref="llvm::X86Local::MRMXmCC">MRMXmCC</a>:</td></tr>
<tr><th id="668">668</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 2 &amp;&amp; &quot;Unexpected number of operands for MRMXm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 2 &amp;&amp; \&quot;Unexpected number of operands for MRMXm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 669, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="669">669</th><td>           <q>"Unexpected number of operands for MRMXm"</q>);</td></tr>
<tr><th id="670">670</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="671">671</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, opcodeModifierEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(opcodeModifier)</td></tr>
<tr><th id="672">672</th><td>    <b>break</b>;</td></tr>
<tr><th id="673">673</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXm" title='llvm::X86Local::MRMXm' data-ref="llvm::X86Local::MRMXm">MRMXm</a>:</td></tr>
<tr><th id="674">674</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM0m" title='llvm::X86Local::MRM0m' data-ref="llvm::X86Local::MRM0m">MRM0m</a>:</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM1m" title='llvm::X86Local::MRM1m' data-ref="llvm::X86Local::MRM1m">MRM1m</a>:</td></tr>
<tr><th id="676">676</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM2m" title='llvm::X86Local::MRM2m' data-ref="llvm::X86Local::MRM2m">MRM2m</a>:</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM3m" title='llvm::X86Local::MRM3m' data-ref="llvm::X86Local::MRM3m">MRM3m</a>:</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM4m" title='llvm::X86Local::MRM4m' data-ref="llvm::X86Local::MRM4m">MRM4m</a>:</td></tr>
<tr><th id="679">679</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM5m" title='llvm::X86Local::MRM5m' data-ref="llvm::X86Local::MRM5m">MRM5m</a>:</td></tr>
<tr><th id="680">680</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM6m" title='llvm::X86Local::MRM6m' data-ref="llvm::X86Local::MRM6m">MRM6m</a>:</td></tr>
<tr><th id="681">681</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM7m" title='llvm::X86Local::MRM7m' data-ref="llvm::X86Local::MRM7m">MRM7m</a>:</td></tr>
<tr><th id="682">682</th><td>    <i>// Operand 1 is a memory operand (possibly SIB-extended)</i></td></tr>
<tr><th id="683">683</th><td><i>    // Operand 2 (optional) is an immediate or relocation.</i></td></tr>
<tr><th id="684">684</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands &gt;= 1 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 2 + additionalOperands &amp;&amp; &quot;Unexpected number of operands for MRMnm&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands &gt;= 1 + additionalOperands &amp;&amp; numPhysicalOperands &lt;= 2 + additionalOperands &amp;&amp; \&quot;Unexpected number of operands for MRMnm\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 686, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &gt;= <var>1</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="685">685</th><td>           <a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> &lt;= <var>2</var> + <a class="local col8 ref" href="#38additionalOperands" title='additionalOperands' data-ref="38additionalOperands">additionalOperands</a> &amp;&amp;</td></tr>
<tr><th id="686">686</th><td>           <q>"Unexpected number of operands for MRMnm"</q>);</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasVEX_4V" title='llvm::X86Disassembler::RecognizableInstr::HasVEX_4V' data-ref="llvm::X86Disassembler::RecognizableInstr::HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="689">689</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, vvvvRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(vvvvRegister)</td></tr>
<tr><th id="690">690</th><td>    <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::HasEVEX_K" title='llvm::X86Disassembler::RecognizableInstr::HasEVEX_K' data-ref="llvm::X86Disassembler::RecognizableInstr::HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="691">691</th><td>      <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, writemaskRegisterEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(writemaskRegister)</td></tr>
<tr><th id="692">692</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, memoryEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(memory)</td></tr>
<tr><th id="693">693</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(relocation)</td></tr>
<tr><th id="694">694</th><td>    <b>break</b>;</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmImm8" title='llvm::X86Local::RawFrmImm8' data-ref="llvm::X86Local::RawFrmImm8">RawFrmImm8</a>:</td></tr>
<tr><th id="696">696</th><td>    <i>// operand 1 is a 16-bit immediate</i></td></tr>
<tr><th id="697">697</th><td><i>    // operand 2 is an 8-bit immediate</i></td></tr>
<tr><th id="698">698</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (numPhysicalOperands == 2 &amp;&amp; &quot;Unexpected number of operands for X86Local::RawFrmImm8&quot;) ? void (0) : __assert_fail (&quot;numPhysicalOperands == 2 &amp;&amp; \&quot;Unexpected number of operands for X86Local::RawFrmImm8\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 699, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32numPhysicalOperands" title='numPhysicalOperands' data-ref="32numPhysicalOperands">numPhysicalOperands</a> == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="699">699</th><td>           <q>"Unexpected number of operands for X86Local::RawFrmImm8"</q>);</td></tr>
<tr><th id="700">700</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(immediate)</td></tr>
<tr><th id="701">701</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(immediate)</td></tr>
<tr><th id="702">702</th><td>    <b>break</b>;</td></tr>
<tr><th id="703">703</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmImm16" title='llvm::X86Local::RawFrmImm16' data-ref="llvm::X86Local::RawFrmImm16">RawFrmImm16</a>:</td></tr>
<tr><th id="704">704</th><td>    <i>// operand 1 is a 16-bit immediate</i></td></tr>
<tr><th id="705">705</th><td><i>    // operand 2 is a 16-bit immediate</i></td></tr>
<tr><th id="706">706</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(immediate)</td></tr>
<tr><th id="707">707</th><td>    <a class="macro" href="#429" title="handleOperand(false, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, immediateEncodingFromString);" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a>(immediate)</td></tr>
<tr><th id="708">708</th><td>    <b>break</b>;</td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/MAP" data-ref="_M/MAP">MAP</dfn>(from, to) case X86Local::MRM_##from:</u></td></tr>
<tr><th id="710">710</th><td>  <a class="macro" href="X86RecognizableInstr.h.html#26" title="case X86Local::MRM_C0: case X86Local::MRM_C1: case X86Local::MRM_C2: case X86Local::MRM_C3: case X86Local::MRM_C4: case X86Local::MRM_C5: case X86Local::MRM_C6: case X86Local::MRM_C7: case X86Local::MRM_C8: case X86Local::MRM_C9: case X86Local::MRM_CA: case X86Local::MRM_CB: case X86Local::MRM_CC: case X86Local::MRM_CD: case X86Local::MRM_CE: case X86Local::MRM_CF: case X86Local::MRM_D0: case X86Local::MRM_D1: case X86Local::MRM_D2: case X86Local::MRM_D3: case X86Local::MRM_D4: case X86Local::MRM_D5: case X86Local::MRM_D6: case X86Local::MRM_D7: case X86Local::MRM_D8: case X86Local::MRM_D9: case X86Local::MRM_DA: case X86Local::MRM_DB: case X86Local::MRM_DC: case X86Local::MRM_DD: case X86Local::MRM_DE: case X86Local::MRM_DF: case X86Local::MRM_E0: case X86Local::MRM_E1: case X86Local::MRM_E2: case X86Local::MRM_E3: case X86Local::MRM_E4: case X86Local::MRM_E5: case X86Local::MRM_E6: case X86Local::MRM_E7: case X86Local::MRM_E8: case X86Local::MRM_E9: case X86Local::MRM_EA: case X86Local::MRM_EB: case X86Local::MRM_EC: case X86Local::MRM_ED: case X86Local::MRM_EE: case X86Local::MRM_EF: case X86Local::MRM_F0: case X86Local::MRM_F1: case X86Local::MRM_F2: case X86Local::MRM_F3: case X86Local::MRM_F4: case X86Local::MRM_F5: case X86Local::MRM_F6: case X86Local::MRM_F7: case X86Local::MRM_F8: case X86Local::MRM_F9: case X86Local::MRM_FA: case X86Local::MRM_FB: case X86Local::MRM_FC: case X86Local::MRM_FD: case X86Local::MRM_FE: case X86Local::MRM_FF:" data-ref="_M/X86_INSTR_MRM_MAPPING">X86_INSTR_MRM_MAPPING</a></td></tr>
<tr><th id="711">711</th><td><u>#undef <a class="macro" href="#709" data-ref="_M/MAP">MAP</a></u></td></tr>
<tr><th id="712">712</th><td>    <a class="macro" href="#437" title="handleOperand(true, operandIndex, physicalOperandIndex, numPhysicalOperands, operandMapping, relocationEncodingFromString);" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a>(relocation)</td></tr>
<tr><th id="713">713</th><td>    <b>break</b>;</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><u>#undef <a class="macro" href="#429" data-ref="_M/HANDLE_OPERAND">HANDLE_OPERAND</a></u></td></tr>
<tr><th id="717">717</th><td><u>#undef <a class="macro" href="#437" data-ref="_M/HANDLE_OPTIONAL">HANDLE_OPTIONAL</a></u></td></tr>
<tr><th id="718">718</th><td>}</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><em>void</em> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE" title='llvm::X86Disassembler::RecognizableInstr::emitDecodePath' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr14emitDecodePathERNS0_18DisassemblerTablesE">emitDecodePath</dfn>(<a class="type" href="X86DisassemblerTables.h.html#llvm::X86Disassembler::DisassemblerTables" title='llvm::X86Disassembler::DisassemblerTables' data-ref="llvm::X86Disassembler::DisassemblerTables">DisassemblerTables</a> &amp;<dfn class="local col9 decl" id="39tables" title='tables' data-type='llvm::X86Disassembler::DisassemblerTables &amp;' data-ref="39tables">tables</dfn>) <em>const</em> {</td></tr>
<tr><th id="721">721</th><td>  <i>// Special cases where the LLVM tables are not complete</i></td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/MAP" data-ref="_M/MAP">MAP</dfn>(from, to)                     \</u></td></tr>
<tr><th id="724">724</th><td><u>  case X86Local::MRM_##from:</u></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType" title='llvm::X86Disassembler::OpcodeType' data-ref="llvm::X86Disassembler::OpcodeType">OpcodeType</a>&gt; <a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev"></a><dfn class="local col0 decl" id="40opcodeType" title='opcodeType' data-type='llvm::Optional&lt;OpcodeType&gt;' data-ref="40opcodeType">opcodeType</dfn>;</td></tr>
<tr><th id="727">727</th><td>  <b>switch</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpMap" title='llvm::X86Disassembler::RecognizableInstr::OpMap' data-ref="llvm::X86Disassembler::RecognizableInstr::OpMap">OpMap</a>) {</td></tr>
<tr><th id="728">728</th><td>  <b>default</b>: <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid map!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 728)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid map!"</q>);</td></tr>
<tr><th id="729">729</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OB" title='llvm::X86Local::OB' data-ref="llvm::X86Local::OB">OB</a>:        <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::ONEBYTE" title='llvm::X86Disassembler::OpcodeType::ONEBYTE' data-ref="llvm::X86Disassembler::OpcodeType::ONEBYTE">ONEBYTE</a>;       <b>break</b>;</td></tr>
<tr><th id="730">730</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::TB" title='llvm::X86Local::TB' data-ref="llvm::X86Local::TB">TB</a>:        <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::TWOBYTE" title='llvm::X86Disassembler::OpcodeType::TWOBYTE' data-ref="llvm::X86Disassembler::OpcodeType::TWOBYTE">TWOBYTE</a>;       <b>break</b>;</td></tr>
<tr><th id="731">731</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::T8" title='llvm::X86Local::T8' data-ref="llvm::X86Local::T8">T8</a>:        <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_38" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_38' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_38">THREEBYTE_38</a>;  <b>break</b>;</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::TA" title='llvm::X86Local::TA' data-ref="llvm::X86Local::TA">TA</a>:        <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEBYTE_3A" title='llvm::X86Disassembler::OpcodeType::THREEBYTE_3A' data-ref="llvm::X86Disassembler::OpcodeType::THREEBYTE_3A">THREEBYTE_3A</a>;  <b>break</b>;</td></tr>
<tr><th id="733">733</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XOP8" title='llvm::X86Local::XOP8' data-ref="llvm::X86Local::XOP8">XOP8</a>:      <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP8_MAP" title='llvm::X86Disassembler::OpcodeType::XOP8_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP8_MAP">XOP8_MAP</a>;      <b>break</b>;</td></tr>
<tr><th id="734">734</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XOP9" title='llvm::X86Local::XOP9' data-ref="llvm::X86Local::XOP9">XOP9</a>:      <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOP9_MAP" title='llvm::X86Disassembler::OpcodeType::XOP9_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOP9_MAP">XOP9_MAP</a>;      <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::XOPA" title='llvm::X86Local::XOPA' data-ref="llvm::X86Local::XOPA">XOPA</a>:      <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::XOPA_MAP" title='llvm::X86Disassembler::OpcodeType::XOPA_MAP' data-ref="llvm::X86Disassembler::OpcodeType::XOPA_MAP">XOPA_MAP</a>;      <b>break</b>;</td></tr>
<tr><th id="736">736</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::ThreeDNow" title='llvm::X86Local::ThreeDNow' data-ref="llvm::X86Local::ThreeDNow">ThreeDNow</a>: <a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> <a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalaSEOT_" title='llvm::Optional::operator=' data-ref="_ZN4llvm8OptionalaSEOT_">=</a> <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP" title='llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP' data-ref="llvm::X86Disassembler::OpcodeType::THREEDNOW_MAP">THREEDNOW_MAP</a>; <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ModRMFilter" title='llvm::X86Disassembler::ModRMFilter' data-ref="llvm::X86Disassembler::ModRMFilter">ModRMFilter</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1Ev" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1Ev"></a><dfn class="local col1 decl" id="41filter" title='filter' data-type='std::unique_ptr&lt;ModRMFilter&gt;' data-ref="41filter">filter</dfn>;</td></tr>
<tr><th id="740">740</th><td>  <b>switch</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a>) {</td></tr>
<tr><th id="741">741</th><td>  <b>default</b>: <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid form!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 741)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid form!"</q>);</td></tr>
<tr><th id="742">742</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::Pseudo" title='llvm::X86Local::Pseudo' data-ref="llvm::X86Local::Pseudo">Pseudo</a>: <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Pseudo should not be emitted!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 742)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Pseudo should not be emitted!"</q>);</td></tr>
<tr><th id="743">743</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrm" title='llvm::X86Local::RawFrm' data-ref="llvm::X86Local::RawFrm">RawFrm</a>:</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddRegFrm" title='llvm::X86Local::AddRegFrm' data-ref="llvm::X86Local::AddRegFrm">AddRegFrm</a>:</td></tr>
<tr><th id="745">745</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmMemOffs" title='llvm::X86Local::RawFrmMemOffs' data-ref="llvm::X86Local::RawFrmMemOffs">RawFrmMemOffs</a>:</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmSrc" title='llvm::X86Local::RawFrmSrc' data-ref="llvm::X86Local::RawFrmSrc">RawFrmSrc</a>:</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmDst" title='llvm::X86Local::RawFrmDst' data-ref="llvm::X86Local::RawFrmDst">RawFrmDst</a>:</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmDstSrc" title='llvm::X86Local::RawFrmDstSrc' data-ref="llvm::X86Local::RawFrmDstSrc">RawFrmDstSrc</a>:</td></tr>
<tr><th id="749">749</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmImm8" title='llvm::X86Local::RawFrmImm8' data-ref="llvm::X86Local::RawFrmImm8">RawFrmImm8</a>:</td></tr>
<tr><th id="750">750</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::RawFrmImm16" title='llvm::X86Local::RawFrmImm16' data-ref="llvm::X86Local::RawFrmImm16">RawFrmImm16</a>:</td></tr>
<tr><th id="751">751</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddCCFrm" title='llvm::X86Local::AddCCFrm' data-ref="llvm::X86Local::AddCCFrm">AddCCFrm</a>:</td></tr>
<tr><th id="752">752</th><td>    <a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::DumbFilter" title='llvm::X86Disassembler::DumbFilter' data-ref="llvm::X86Disassembler::DumbFilter">DumbFilter</a>&gt;();</td></tr>
<tr><th id="753">753</th><td>    <b>break</b>;</td></tr>
<tr><th id="754">754</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMDestReg" title='llvm::X86Local::MRMDestReg' data-ref="llvm::X86Local::MRMDestReg">MRMDestReg</a>:</td></tr>
<tr><th id="755">755</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcReg" title='llvm::X86Local::MRMSrcReg' data-ref="llvm::X86Local::MRMSrcReg">MRMSrcReg</a>:</td></tr>
<tr><th id="756">756</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcReg4VOp3" title='llvm::X86Local::MRMSrcReg4VOp3' data-ref="llvm::X86Local::MRMSrcReg4VOp3">MRMSrcReg4VOp3</a>:</td></tr>
<tr><th id="757">757</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcRegOp4" title='llvm::X86Local::MRMSrcRegOp4' data-ref="llvm::X86Local::MRMSrcRegOp4">MRMSrcRegOp4</a>:</td></tr>
<tr><th id="758">758</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcRegCC" title='llvm::X86Local::MRMSrcRegCC' data-ref="llvm::X86Local::MRMSrcRegCC">MRMSrcRegCC</a>:</td></tr>
<tr><th id="759">759</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXrCC" title='llvm::X86Local::MRMXrCC' data-ref="llvm::X86Local::MRMXrCC">MRMXrCC</a>:</td></tr>
<tr><th id="760">760</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXr" title='llvm::X86Local::MRMXr' data-ref="llvm::X86Local::MRMXr">MRMXr</a>:</td></tr>
<tr><th id="761">761</th><td>    <a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ModFilter" title='llvm::X86Disassembler::ModFilter' data-ref="llvm::X86Disassembler::ModFilter">ModFilter</a>&gt;(<b>true</b>);</td></tr>
<tr><th id="762">762</th><td>    <b>break</b>;</td></tr>
<tr><th id="763">763</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMDestMem" title='llvm::X86Local::MRMDestMem' data-ref="llvm::X86Local::MRMDestMem">MRMDestMem</a>:</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMem" title='llvm::X86Local::MRMSrcMem' data-ref="llvm::X86Local::MRMSrcMem">MRMSrcMem</a>:</td></tr>
<tr><th id="765">765</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMem4VOp3" title='llvm::X86Local::MRMSrcMem4VOp3' data-ref="llvm::X86Local::MRMSrcMem4VOp3">MRMSrcMem4VOp3</a>:</td></tr>
<tr><th id="766">766</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMemOp4" title='llvm::X86Local::MRMSrcMemOp4' data-ref="llvm::X86Local::MRMSrcMemOp4">MRMSrcMemOp4</a>:</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMemCC" title='llvm::X86Local::MRMSrcMemCC' data-ref="llvm::X86Local::MRMSrcMemCC">MRMSrcMemCC</a>:</td></tr>
<tr><th id="768">768</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXmCC" title='llvm::X86Local::MRMXmCC' data-ref="llvm::X86Local::MRMXmCC">MRMXmCC</a>:</td></tr>
<tr><th id="769">769</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXm" title='llvm::X86Local::MRMXm' data-ref="llvm::X86Local::MRMXm">MRMXm</a>:</td></tr>
<tr><th id="770">770</th><td>    <a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ModFilter" title='llvm::X86Disassembler::ModFilter' data-ref="llvm::X86Disassembler::ModFilter">ModFilter</a>&gt;(<b>false</b>);</td></tr>
<tr><th id="771">771</th><td>    <b>break</b>;</td></tr>
<tr><th id="772">772</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM0r" title='llvm::X86Local::MRM0r' data-ref="llvm::X86Local::MRM0r">MRM0r</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM1r" title='llvm::X86Local::MRM1r' data-ref="llvm::X86Local::MRM1r">MRM1r</a>:</td></tr>
<tr><th id="773">773</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM2r" title='llvm::X86Local::MRM2r' data-ref="llvm::X86Local::MRM2r">MRM2r</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM3r" title='llvm::X86Local::MRM3r' data-ref="llvm::X86Local::MRM3r">MRM3r</a>:</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM4r" title='llvm::X86Local::MRM4r' data-ref="llvm::X86Local::MRM4r">MRM4r</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM5r" title='llvm::X86Local::MRM5r' data-ref="llvm::X86Local::MRM5r">MRM5r</a>:</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM6r" title='llvm::X86Local::MRM6r' data-ref="llvm::X86Local::MRM6r">MRM6r</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM7r" title='llvm::X86Local::MRM7r' data-ref="llvm::X86Local::MRM7r">MRM7r</a>:</td></tr>
<tr><th id="776">776</th><td>    <a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ExtendedFilter" title='llvm::X86Disassembler::ExtendedFilter' data-ref="llvm::X86Disassembler::ExtendedFilter">ExtendedFilter</a>&gt;(<b>true</b>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> - <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM0r" title='llvm::X86Local::MRM0r' data-ref="llvm::X86Local::MRM0r">MRM0r</a>);</td></tr>
<tr><th id="777">777</th><td>    <b>break</b>;</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM0m" title='llvm::X86Local::MRM0m' data-ref="llvm::X86Local::MRM0m">MRM0m</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM1m" title='llvm::X86Local::MRM1m' data-ref="llvm::X86Local::MRM1m">MRM1m</a>:</td></tr>
<tr><th id="779">779</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM2m" title='llvm::X86Local::MRM2m' data-ref="llvm::X86Local::MRM2m">MRM2m</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM3m" title='llvm::X86Local::MRM3m' data-ref="llvm::X86Local::MRM3m">MRM3m</a>:</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM4m" title='llvm::X86Local::MRM4m' data-ref="llvm::X86Local::MRM4m">MRM4m</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM5m" title='llvm::X86Local::MRM5m' data-ref="llvm::X86Local::MRM5m">MRM5m</a>:</td></tr>
<tr><th id="781">781</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM6m" title='llvm::X86Local::MRM6m' data-ref="llvm::X86Local::MRM6m">MRM6m</a>: <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM7m" title='llvm::X86Local::MRM7m' data-ref="llvm::X86Local::MRM7m">MRM7m</a>:</td></tr>
<tr><th id="782">782</th><td>    <a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ExtendedFilter" title='llvm::X86Disassembler::ExtendedFilter' data-ref="llvm::X86Disassembler::ExtendedFilter">ExtendedFilter</a>&gt;(<b>false</b>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> - <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRM0m" title='llvm::X86Local::MRM0m' data-ref="llvm::X86Local::MRM0m">MRM0m</a>);</td></tr>
<tr><th id="783">783</th><td>    <b>break</b>;</td></tr>
<tr><th id="784">784</th><td>  <a class="macro" href="X86RecognizableInstr.h.html#26" title="case X86Local::MRM_C0: case X86Local::MRM_C1: case X86Local::MRM_C2: case X86Local::MRM_C3: case X86Local::MRM_C4: case X86Local::MRM_C5: case X86Local::MRM_C6: case X86Local::MRM_C7: case X86Local::MRM_C8: case X86Local::MRM_C9: case X86Local::MRM_CA: case X86Local::MRM_CB: case X86Local::MRM_CC: case X86Local::MRM_CD: case X86Local::MRM_CE: case X86Local::MRM_CF: case X86Local::MRM_D0: case X86Local::MRM_D1: case X86Local::MRM_D2: case X86Local::MRM_D3: case X86Local::MRM_D4: case X86Local::MRM_D5: case X86Local::MRM_D6: case X86Local::MRM_D7: case X86Local::MRM_D8: case X86Local::MRM_D9: case X86Local::MRM_DA: case X86Local::MRM_DB: case X86Local::MRM_DC: case X86Local::MRM_DD: case X86Local::MRM_DE: case X86Local::MRM_DF: case X86Local::MRM_E0: case X86Local::MRM_E1: case X86Local::MRM_E2: case X86Local::MRM_E3: case X86Local::MRM_E4: case X86Local::MRM_E5: case X86Local::MRM_E6: case X86Local::MRM_E7: case X86Local::MRM_E8: case X86Local::MRM_E9: case X86Local::MRM_EA: case X86Local::MRM_EB: case X86Local::MRM_EC: case X86Local::MRM_ED: case X86Local::MRM_EE: case X86Local::MRM_EF: case X86Local::MRM_F0: case X86Local::MRM_F1: case X86Local::MRM_F2: case X86Local::MRM_F3: case X86Local::MRM_F4: case X86Local::MRM_F5: case X86Local::MRM_F6: case X86Local::MRM_F7: case X86Local::MRM_F8: case X86Local::MRM_F9: case X86Local::MRM_FA: case X86Local::MRM_FB: case X86Local::MRM_FC: case X86Local::MRM_FD: case X86Local::MRM_FE: case X86Local::MRM_FF:" data-ref="_M/X86_INSTR_MRM_MAPPING">X86_INSTR_MRM_MAPPING</a></td></tr>
<tr><th id="785">785</th><td>    <a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="X86ModRMFilters.h.html#llvm::X86Disassembler::ExactFilter" title='llvm::X86Disassembler::ExactFilter' data-ref="llvm::X86Disassembler::ExactFilter">ExactFilter</a>&gt;(<var>0xC0</var> + <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> - <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#122" title='llvm::X86Local::MRM_C0' data-ref="llvm::X86Local::MRM_C0">MRM_C0</a>);</td></tr>
<tr><th id="786">786</th><td>    <b>break</b>;</td></tr>
<tr><th id="787">787</th><td>  } <i>// switch (Form)</i></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="42opcodeToSet" title='opcodeToSet' data-type='uint8_t' data-ref="42opcodeToSet">opcodeToSet</dfn> = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Opcode" title='llvm::X86Disassembler::RecognizableInstr::Opcode' data-ref="llvm::X86Disassembler::RecognizableInstr::Opcode">Opcode</a>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43AddressSize" title='AddressSize' data-type='unsigned int' data-ref="43AddressSize">AddressSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="792">792</th><td>  <b>switch</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::AdSize" title='llvm::X86Disassembler::RecognizableInstr::AdSize' data-ref="llvm::X86Disassembler::RecognizableInstr::AdSize">AdSize</a>) {</td></tr>
<tr><th id="793">793</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize16" title='llvm::X86Local::AdSize16' data-ref="llvm::X86Local::AdSize16">AdSize16</a>: <a class="local col3 ref" href="#43AddressSize" title='AddressSize' data-ref="43AddressSize">AddressSize</a> = <var>16</var>; <b>break</b>;</td></tr>
<tr><th id="794">794</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize32" title='llvm::X86Local::AdSize32' data-ref="llvm::X86Local::AdSize32">AdSize32</a>: <a class="local col3 ref" href="#43AddressSize" title='AddressSize' data-ref="43AddressSize">AddressSize</a> = <var>32</var>; <b>break</b>;</td></tr>
<tr><th id="795">795</th><td>  <b>case</b> <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AdSize64" title='llvm::X86Local::AdSize64' data-ref="llvm::X86Local::AdSize64">AdSize64</a>: <a class="local col3 ref" href="#43AddressSize" title='AddressSize' data-ref="43AddressSize">AddressSize</a> = <var>64</var>; <b>break</b>;</td></tr>
<tr><th id="796">796</th><td>  }</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (opcodeType &amp;&amp; &quot;Opcode type not set&quot;) ? void (0) : __assert_fail (&quot;opcodeType &amp;&amp; \&quot;Opcode type not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 798, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref fake" href="../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a> &amp;&amp; <q>"Opcode type not set"</q>);</td></tr>
<tr><th id="799">799</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (filter &amp;&amp; &quot;Filter not set&quot;) ? void (0) : __assert_fail (&quot;filter &amp;&amp; \&quot;Filter not set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 799, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref fake" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a> &amp;&amp; <q>"Filter not set"</q>);</td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td>  <b>if</b> (<a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddRegFrm" title='llvm::X86Local::AddRegFrm' data-ref="llvm::X86Local::AddRegFrm">AddRegFrm</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcRegCC" title='llvm::X86Local::MRMSrcRegCC' data-ref="llvm::X86Local::MRMSrcRegCC">MRMSrcRegCC</a> ||</td></tr>
<tr><th id="802">802</th><td>      <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMSrcMemCC" title='llvm::X86Local::MRMSrcMemCC' data-ref="llvm::X86Local::MRMSrcMemCC">MRMSrcMemCC</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXrCC" title='llvm::X86Local::MRMXrCC' data-ref="llvm::X86Local::MRMXrCC">MRMXrCC</a> ||</td></tr>
<tr><th id="803">803</th><td>      <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::MRMXmCC" title='llvm::X86Local::MRMXmCC' data-ref="llvm::X86Local::MRMXmCC">MRMXmCC</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddCCFrm" title='llvm::X86Local::AddCCFrm' data-ref="llvm::X86Local::AddCCFrm">AddCCFrm</a>) {</td></tr>
<tr><th id="804">804</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="44Count" title='Count' data-type='unsigned int' data-ref="44Count">Count</dfn> = <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Form" title='llvm::X86Disassembler::RecognizableInstr::Form' data-ref="llvm::X86Disassembler::RecognizableInstr::Form">Form</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::AddRegFrm" title='llvm::X86Local::AddRegFrm' data-ref="llvm::X86Local::AddRegFrm">AddRegFrm</a> ? <var>8</var> : <var>16</var>;</td></tr>
<tr><th id="805">805</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((opcodeToSet % Count) == 0) &amp;&amp; &quot;ADDREG_FRM opcode not aligned&quot;) ? void (0) : __assert_fail (&quot;((opcodeToSet % Count) == 0) &amp;&amp; \&quot;ADDREG_FRM opcode not aligned\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 805, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col2 ref" href="#42opcodeToSet" title='opcodeToSet' data-ref="42opcodeToSet">opcodeToSet</a> % <a class="local col4 ref" href="#44Count" title='Count' data-ref="44Count">Count</a>) == <var>0</var>) &amp;&amp; <q>"ADDREG_FRM opcode not aligned"</q>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="45currentOpcode" title='currentOpcode' data-type='uint8_t' data-ref="45currentOpcode">currentOpcode</dfn>;</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>    <b>for</b> (<a class="local col5 ref" href="#45currentOpcode" title='currentOpcode' data-ref="45currentOpcode">currentOpcode</a> = <a class="local col2 ref" href="#42opcodeToSet" title='opcodeToSet' data-ref="42opcodeToSet">opcodeToSet</a>; <a class="local col5 ref" href="#45currentOpcode" title='currentOpcode' data-ref="45currentOpcode">currentOpcode</a> &lt; <a class="local col2 ref" href="#42opcodeToSet" title='opcodeToSet' data-ref="42opcodeToSet">opcodeToSet</a> + <a class="local col4 ref" href="#44Count" title='Count' data-ref="44Count">Count</a>;</td></tr>
<tr><th id="810">810</th><td>         ++<a class="local col5 ref" href="#45currentOpcode" title='currentOpcode' data-ref="45currentOpcode">currentOpcode</a>)</td></tr>
<tr><th id="811">811</th><td>      <a class="local col9 ref" href="#39tables" title='tables' data-ref="39tables">tables</a>.<a class="ref" href="X86DisassemblerTables.h.html#_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj" title='llvm::X86Disassembler::DisassemblerTables::setTableFields' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj">setTableFields</a>(<a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a>, <a class="member" href="#_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv" title='llvm::X86Disassembler::RecognizableInstr::insnContext' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv">insnContext</a>(), <a class="local col5 ref" href="#45currentOpcode" title='currentOpcode' data-ref="45currentOpcode">currentOpcode</a>, <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a>,</td></tr>
<tr><th id="812">812</th><td>                            <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::UID" title='llvm::X86Disassembler::RecognizableInstr::UID' data-ref="llvm::X86Disassembler::RecognizableInstr::UID">UID</a>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is32Bit" title='llvm::X86Disassembler::RecognizableInstr::Is32Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is32Bit">Is32Bit</a>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <var>0</var>,</td></tr>
<tr><th id="813">813</th><td>                            <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L">IgnoresVEX_L</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a>,</td></tr>
<tr><th id="814">814</th><td>                            <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W">IgnoresVEX_W</a>, <a class="local col3 ref" href="#43AddressSize" title='AddressSize' data-ref="43AddressSize">AddressSize</a>);</td></tr>
<tr><th id="815">815</th><td>  } <b>else</b> {</td></tr>
<tr><th id="816">816</th><td>    <a class="local col9 ref" href="#39tables" title='tables' data-ref="39tables">tables</a>.<a class="ref" href="X86DisassemblerTables.h.html#_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj" title='llvm::X86Disassembler::DisassemblerTables::setTableFields' data-ref="_ZN4llvm15X86Disassembler18DisassemblerTables14setTableFieldsENS0_10OpcodeTypeENS0_18InstructionContextEhRKNS0_11ModRMFilterEtbbbbj">setTableFields</a>(<a class="ref" href="../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#40opcodeType" title='opcodeType' data-ref="40opcodeType">opcodeType</a>, <a class="member" href="#_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv" title='llvm::X86Disassembler::RecognizableInstr::insnContext' data-ref="_ZNK4llvm15X86Disassembler17RecognizableInstr11insnContextEv">insnContext</a>(), <a class="local col2 ref" href="#42opcodeToSet" title='opcodeToSet' data-ref="42opcodeToSet">opcodeToSet</a>, <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="local col1 ref" href="#41filter" title='filter' data-ref="41filter">filter</a>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::UID" title='llvm::X86Disassembler::RecognizableInstr::UID' data-ref="llvm::X86Disassembler::RecognizableInstr::UID">UID</a>,</td></tr>
<tr><th id="817">817</th><td>                          <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::Is32Bit" title='llvm::X86Disassembler::RecognizableInstr::Is32Bit' data-ref="llvm::X86Disassembler::RecognizableInstr::Is32Bit">Is32Bit</a>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::OpPrefix" title='llvm::X86Disassembler::RecognizableInstr::OpPrefix' data-ref="llvm::X86Disassembler::RecognizableInstr::OpPrefix">OpPrefix</a> == <var>0</var>, <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_L">IgnoresVEX_L</a> || <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::EncodeRC" title='llvm::X86Disassembler::RecognizableInstr::EncodeRC' data-ref="llvm::X86Disassembler::RecognizableInstr::EncodeRC">EncodeRC</a>,</td></tr>
<tr><th id="818">818</th><td>                          <a class="member" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W" title='llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W' data-ref="llvm::X86Disassembler::RecognizableInstr::IgnoresVEX_W">IgnoresVEX_W</a>, <a class="local col3 ref" href="#43AddressSize" title='AddressSize' data-ref="43AddressSize">AddressSize</a>);</td></tr>
<tr><th id="819">819</th><td>  }</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><u>#undef <a class="macro" href="#723" data-ref="_M/MAP">MAP</a></u></td></tr>
<tr><th id="822">822</th><td>}</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/TYPE" data-ref="_M/TYPE">TYPE</dfn>(str, type) if (<a class="local col6 ref" href="#46s" title='s' data-ref="46s">s</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> str) return type;</u></td></tr>
<tr><th id="825">825</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandType" title='llvm::X86Disassembler::OperandType' data-ref="llvm::X86Disassembler::OperandType">OperandType</a> <a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh" title='llvm::X86Disassembler::RecognizableInstr::typeFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr14typeFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbh">typeFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col6 decl" id="46s" title='s' data-type='const std::string &amp;' data-ref="46s">s</dfn>,</td></tr>
<tr><th id="826">826</th><td>                                              <em>bool</em> <dfn class="local col7 decl" id="47hasREX_WPrefix" title='hasREX_WPrefix' data-type='bool' data-ref="47hasREX_WPrefix">hasREX_WPrefix</dfn>,</td></tr>
<tr><th id="827">827</th><td>                                              <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="48OpSize" title='OpSize' data-type='uint8_t' data-ref="48OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="828">828</th><td>  <b>if</b>(<a class="local col7 ref" href="#47hasREX_WPrefix" title='hasREX_WPrefix' data-ref="47hasREX_WPrefix">hasREX_WPrefix</a>) {</td></tr>
<tr><th id="829">829</th><td>    <i>// For instructions with a REX_W prefix, a declared 32-bit register encoding</i></td></tr>
<tr><th id="830">830</th><td><i>    // is special.</i></td></tr>
<tr><th id="831">831</th><td>    <a class="macro" href="#824" title="if (s == &quot;GR32&quot;) return TYPE_R32;" data-ref="_M/TYPE">TYPE</a>(<q>"GR32"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R32' data-ref="llvm::X86Disassembler::OperandType::TYPE_R32">TYPE_R32</a>)</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>  <b>if</b>(<a class="local col8 ref" href="#48OpSize" title='OpSize' data-ref="48OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a>) {</td></tr>
<tr><th id="834">834</th><td>    <i>// For OpSize16 instructions, a declared 16-bit register or</i></td></tr>
<tr><th id="835">835</th><td><i>    // immediate encoding is special.</i></td></tr>
<tr><th id="836">836</th><td>    <a class="macro" href="#824" title="if (s == &quot;GR16&quot;) return TYPE_Rv;" data-ref="_M/TYPE">TYPE</a>(<q>"GR16"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_Rv' data-ref="llvm::X86Disassembler::OperandType::TYPE_Rv">TYPE_Rv</a>)</td></tr>
<tr><th id="837">837</th><td>  } <b>else</b> <b>if</b>(<a class="local col8 ref" href="#48OpSize" title='OpSize' data-ref="48OpSize">OpSize</a> == <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize32" title='llvm::X86Local::OpSize32' data-ref="llvm::X86Local::OpSize32">OpSize32</a>) {</td></tr>
<tr><th id="838">838</th><td>    <i>// For OpSize32 instructions, a declared 32-bit register or</i></td></tr>
<tr><th id="839">839</th><td><i>    // immediate encoding is special.</i></td></tr>
<tr><th id="840">840</th><td>    <a class="macro" href="#824" title="if (s == &quot;GR32&quot;) return TYPE_Rv;" data-ref="_M/TYPE">TYPE</a>(<q>"GR32"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_Rv' data-ref="llvm::X86Disassembler::OperandType::TYPE_Rv">TYPE_Rv</a>)</td></tr>
<tr><th id="841">841</th><td>  }</td></tr>
<tr><th id="842">842</th><td>  <a class="macro" href="#824" title="if (s == &quot;i16mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i16mem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="843">843</th><td>  <a class="macro" href="#824" title="if (s == &quot;i16imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i16imm"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="844">844</th><td>  <a class="macro" href="#824" title="if (s == &quot;i16i8imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i16i8imm"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="845">845</th><td>  <a class="macro" href="#824" title="if (s == &quot;GR16&quot;) return TYPE_R16;" data-ref="_M/TYPE">TYPE</a>(<q>"GR16"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R16' data-ref="llvm::X86Disassembler::OperandType::TYPE_R16">TYPE_R16</a>)</td></tr>
<tr><th id="846">846</th><td>  <a class="macro" href="#824" title="if (s == &quot;i32mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i32mem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="847">847</th><td>  <a class="macro" href="#824" title="if (s == &quot;i32imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i32imm"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="848">848</th><td>  <a class="macro" href="#824" title="if (s == &quot;i32i8imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i32i8imm"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="849">849</th><td>  <a class="macro" href="#824" title="if (s == &quot;GR32&quot;) return TYPE_R32;" data-ref="_M/TYPE">TYPE</a>(<q>"GR32"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R32' data-ref="llvm::X86Disassembler::OperandType::TYPE_R32">TYPE_R32</a>)</td></tr>
<tr><th id="850">850</th><td>  <a class="macro" href="#824" title="if (s == &quot;GR32orGR64&quot;) return TYPE_R32;" data-ref="_M/TYPE">TYPE</a>(<q>"GR32orGR64"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R32' data-ref="llvm::X86Disassembler::OperandType::TYPE_R32">TYPE_R32</a>)</td></tr>
<tr><th id="851">851</th><td>  <a class="macro" href="#824" title="if (s == &quot;i64mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i64mem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="852">852</th><td>  <a class="macro" href="#824" title="if (s == &quot;i64i32imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i64i32imm"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="853">853</th><td>  <a class="macro" href="#824" title="if (s == &quot;i64i8imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i64i8imm"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="854">854</th><td>  <a class="macro" href="#824" title="if (s == &quot;GR64&quot;) return TYPE_R64;" data-ref="_M/TYPE">TYPE</a>(<q>"GR64"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R64' data-ref="llvm::X86Disassembler::OperandType::TYPE_R64">TYPE_R64</a>)</td></tr>
<tr><th id="855">855</th><td>  <a class="macro" href="#824" title="if (s == &quot;i8mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i8mem"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="856">856</th><td>  <a class="macro" href="#824" title="if (s == &quot;i8imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i8imm"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="857">857</th><td>  <a class="macro" href="#824" title="if (s == &quot;u8imm&quot;) return TYPE_UIMM8;" data-ref="_M/TYPE">TYPE</a>(<q>"u8imm"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_UIMM8' data-ref="llvm::X86Disassembler::OperandType::TYPE_UIMM8">TYPE_UIMM8</a>)</td></tr>
<tr><th id="858">858</th><td>  <a class="macro" href="#824" title="if (s == &quot;i16u8imm&quot;) return TYPE_UIMM8;" data-ref="_M/TYPE">TYPE</a>(<q>"i16u8imm"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_UIMM8' data-ref="llvm::X86Disassembler::OperandType::TYPE_UIMM8">TYPE_UIMM8</a>)</td></tr>
<tr><th id="859">859</th><td>  <a class="macro" href="#824" title="if (s == &quot;i32u8imm&quot;) return TYPE_UIMM8;" data-ref="_M/TYPE">TYPE</a>(<q>"i32u8imm"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_UIMM8' data-ref="llvm::X86Disassembler::OperandType::TYPE_UIMM8">TYPE_UIMM8</a>)</td></tr>
<tr><th id="860">860</th><td>  <a class="macro" href="#824" title="if (s == &quot;i64u8imm&quot;) return TYPE_UIMM8;" data-ref="_M/TYPE">TYPE</a>(<q>"i64u8imm"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_UIMM8' data-ref="llvm::X86Disassembler::OperandType::TYPE_UIMM8">TYPE_UIMM8</a>)</td></tr>
<tr><th id="861">861</th><td>  <a class="macro" href="#824" title="if (s == &quot;GR8&quot;) return TYPE_R8;" data-ref="_M/TYPE">TYPE</a>(<q>"GR8"</q>,                 <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_R8' data-ref="llvm::X86Disassembler::OperandType::TYPE_R8">TYPE_R8</a>)</td></tr>
<tr><th id="862">862</th><td>  <a class="macro" href="#824" title="if (s == &quot;VR128&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"VR128"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="863">863</th><td>  <a class="macro" href="#824" title="if (s == &quot;VR128X&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"VR128X"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="864">864</th><td>  <a class="macro" href="#824" title="if (s == &quot;f128mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"f128mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="865">865</th><td>  <a class="macro" href="#824" title="if (s == &quot;f256mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"f256mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="866">866</th><td>  <a class="macro" href="#824" title="if (s == &quot;f512mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"f512mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="867">867</th><td>  <a class="macro" href="#824" title="if (s == &quot;FR128&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"FR128"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="868">868</th><td>  <a class="macro" href="#824" title="if (s == &quot;FR64&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"FR64"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="869">869</th><td>  <a class="macro" href="#824" title="if (s == &quot;FR64X&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"FR64X"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="870">870</th><td>  <a class="macro" href="#824" title="if (s == &quot;f64mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"f64mem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="871">871</th><td>  <a class="macro" href="#824" title="if (s == &quot;sdmem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"sdmem"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="872">872</th><td>  <a class="macro" href="#824" title="if (s == &quot;FR32&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"FR32"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="873">873</th><td>  <a class="macro" href="#824" title="if (s == &quot;FR32X&quot;) return TYPE_XMM;" data-ref="_M/TYPE">TYPE</a>(<q>"FR32X"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_XMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_XMM">TYPE_XMM</a>)</td></tr>
<tr><th id="874">874</th><td>  <a class="macro" href="#824" title="if (s == &quot;f32mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"f32mem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="875">875</th><td>  <a class="macro" href="#824" title="if (s == &quot;ssmem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"ssmem"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="876">876</th><td>  <a class="macro" href="#824" title="if (s == &quot;RST&quot;) return TYPE_ST;" data-ref="_M/TYPE">TYPE</a>(<q>"RST"</q>,                 <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_ST' data-ref="llvm::X86Disassembler::OperandType::TYPE_ST">TYPE_ST</a>)</td></tr>
<tr><th id="877">877</th><td>  <a class="macro" href="#824" title="if (s == &quot;RSTi&quot;) return TYPE_ST;" data-ref="_M/TYPE">TYPE</a>(<q>"RSTi"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_ST' data-ref="llvm::X86Disassembler::OperandType::TYPE_ST">TYPE_ST</a>)</td></tr>
<tr><th id="878">878</th><td>  <a class="macro" href="#824" title="if (s == &quot;i128mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i128mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="879">879</th><td>  <a class="macro" href="#824" title="if (s == &quot;i256mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i256mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="880">880</th><td>  <a class="macro" href="#824" title="if (s == &quot;i512mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"i512mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="881">881</th><td>  <a class="macro" href="#824" title="if (s == &quot;i64i32imm_pcrel&quot;) return TYPE_REL;" data-ref="_M/TYPE">TYPE</a>(<q>"i64i32imm_pcrel"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>)</td></tr>
<tr><th id="882">882</th><td>  <a class="macro" href="#824" title="if (s == &quot;i16imm_pcrel&quot;) return TYPE_REL;" data-ref="_M/TYPE">TYPE</a>(<q>"i16imm_pcrel"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>)</td></tr>
<tr><th id="883">883</th><td>  <a class="macro" href="#824" title="if (s == &quot;i32imm_pcrel&quot;) return TYPE_REL;" data-ref="_M/TYPE">TYPE</a>(<q>"i32imm_pcrel"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>)</td></tr>
<tr><th id="884">884</th><td>  <a class="macro" href="#824" title="if (s == &quot;ccode&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"ccode"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="885">885</th><td>  <a class="macro" href="#824" title="if (s == &quot;AVX512RC&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"AVX512RC"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="886">886</th><td>  <a class="macro" href="#824" title="if (s == &quot;brtarget32&quot;) return TYPE_REL;" data-ref="_M/TYPE">TYPE</a>(<q>"brtarget32"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>)</td></tr>
<tr><th id="887">887</th><td>  <a class="macro" href="#824" title="if (s == &quot;brtarget16&quot;) return TYPE_REL;" data-ref="_M/TYPE">TYPE</a>(<q>"brtarget16"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>)</td></tr>
<tr><th id="888">888</th><td>  <a class="macro" href="#824" title="if (s == &quot;brtarget8&quot;) return TYPE_REL;" data-ref="_M/TYPE">TYPE</a>(<q>"brtarget8"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_REL' data-ref="llvm::X86Disassembler::OperandType::TYPE_REL">TYPE_REL</a>)</td></tr>
<tr><th id="889">889</th><td>  <a class="macro" href="#824" title="if (s == &quot;f80mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"f80mem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="890">890</th><td>  <a class="macro" href="#824" title="if (s == &quot;lea64_32mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"lea64_32mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="891">891</th><td>  <a class="macro" href="#824" title="if (s == &quot;lea64mem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"lea64mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="892">892</th><td>  <a class="macro" href="#824" title="if (s == &quot;VR64&quot;) return TYPE_MM64;" data-ref="_M/TYPE">TYPE</a>(<q>"VR64"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MM64' data-ref="llvm::X86Disassembler::OperandType::TYPE_MM64">TYPE_MM64</a>)</td></tr>
<tr><th id="893">893</th><td>  <a class="macro" href="#824" title="if (s == &quot;i64imm&quot;) return TYPE_IMM;" data-ref="_M/TYPE">TYPE</a>(<q>"i64imm"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_IMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_IMM">TYPE_IMM</a>)</td></tr>
<tr><th id="894">894</th><td>  <a class="macro" href="#824" title="if (s == &quot;anymem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"anymem"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="895">895</th><td>  <a class="macro" href="#824" title="if (s == &quot;opaquemem&quot;) return TYPE_M;" data-ref="_M/TYPE">TYPE</a>(<q>"opaquemem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_M' data-ref="llvm::X86Disassembler::OperandType::TYPE_M">TYPE_M</a>)</td></tr>
<tr><th id="896">896</th><td>  <a class="macro" href="#824" title="if (s == &quot;SEGMENT_REG&quot;) return TYPE_SEGMENTREG;" data-ref="_M/TYPE">TYPE</a>(<q>"SEGMENT_REG"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_SEGMENTREG">TYPE_SEGMENTREG</a>)</td></tr>
<tr><th id="897">897</th><td>  <a class="macro" href="#824" title="if (s == &quot;DEBUG_REG&quot;) return TYPE_DEBUGREG;" data-ref="_M/TYPE">TYPE</a>(<q>"DEBUG_REG"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DEBUGREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_DEBUGREG">TYPE_DEBUGREG</a>)</td></tr>
<tr><th id="898">898</th><td>  <a class="macro" href="#824" title="if (s == &quot;CONTROL_REG&quot;) return TYPE_CONTROLREG;" data-ref="_M/TYPE">TYPE</a>(<q>"CONTROL_REG"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_CONTROLREG' data-ref="llvm::X86Disassembler::OperandType::TYPE_CONTROLREG">TYPE_CONTROLREG</a>)</td></tr>
<tr><th id="899">899</th><td>  <a class="macro" href="#824" title="if (s == &quot;srcidx8&quot;) return TYPE_SRCIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"srcidx8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_SRCIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_SRCIDX">TYPE_SRCIDX</a>)</td></tr>
<tr><th id="900">900</th><td>  <a class="macro" href="#824" title="if (s == &quot;srcidx16&quot;) return TYPE_SRCIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"srcidx16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_SRCIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_SRCIDX">TYPE_SRCIDX</a>)</td></tr>
<tr><th id="901">901</th><td>  <a class="macro" href="#824" title="if (s == &quot;srcidx32&quot;) return TYPE_SRCIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"srcidx32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_SRCIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_SRCIDX">TYPE_SRCIDX</a>)</td></tr>
<tr><th id="902">902</th><td>  <a class="macro" href="#824" title="if (s == &quot;srcidx64&quot;) return TYPE_SRCIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"srcidx64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_SRCIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_SRCIDX">TYPE_SRCIDX</a>)</td></tr>
<tr><th id="903">903</th><td>  <a class="macro" href="#824" title="if (s == &quot;dstidx8&quot;) return TYPE_DSTIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"dstidx8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DSTIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_DSTIDX">TYPE_DSTIDX</a>)</td></tr>
<tr><th id="904">904</th><td>  <a class="macro" href="#824" title="if (s == &quot;dstidx16&quot;) return TYPE_DSTIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"dstidx16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DSTIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_DSTIDX">TYPE_DSTIDX</a>)</td></tr>
<tr><th id="905">905</th><td>  <a class="macro" href="#824" title="if (s == &quot;dstidx32&quot;) return TYPE_DSTIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"dstidx32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DSTIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_DSTIDX">TYPE_DSTIDX</a>)</td></tr>
<tr><th id="906">906</th><td>  <a class="macro" href="#824" title="if (s == &quot;dstidx64&quot;) return TYPE_DSTIDX;" data-ref="_M/TYPE">TYPE</a>(<q>"dstidx64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_DSTIDX' data-ref="llvm::X86Disassembler::OperandType::TYPE_DSTIDX">TYPE_DSTIDX</a>)</td></tr>
<tr><th id="907">907</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset16_8&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset16_8"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="908">908</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset16_16&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset16_16"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="909">909</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset16_32&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset16_32"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="910">910</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset32_8&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset32_8"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="911">911</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset32_16&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset32_16"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="912">912</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset32_32&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset32_32"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="913">913</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset32_64&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset32_64"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="914">914</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset64_8&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset64_8"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="915">915</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset64_16&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset64_16"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="916">916</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset64_32&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset64_32"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="917">917</th><td>  <a class="macro" href="#824" title="if (s == &quot;offset64_64&quot;) return TYPE_MOFFS;" data-ref="_M/TYPE">TYPE</a>(<q>"offset64_64"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MOFFS' data-ref="llvm::X86Disassembler::OperandType::TYPE_MOFFS">TYPE_MOFFS</a>)</td></tr>
<tr><th id="918">918</th><td>  <a class="macro" href="#824" title="if (s == &quot;VR256&quot;) return TYPE_YMM;" data-ref="_M/TYPE">TYPE</a>(<q>"VR256"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_YMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_YMM">TYPE_YMM</a>)</td></tr>
<tr><th id="919">919</th><td>  <a class="macro" href="#824" title="if (s == &quot;VR256X&quot;) return TYPE_YMM;" data-ref="_M/TYPE">TYPE</a>(<q>"VR256X"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_YMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_YMM">TYPE_YMM</a>)</td></tr>
<tr><th id="920">920</th><td>  <a class="macro" href="#824" title="if (s == &quot;VR512&quot;) return TYPE_ZMM;" data-ref="_M/TYPE">TYPE</a>(<q>"VR512"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_ZMM' data-ref="llvm::X86Disassembler::OperandType::TYPE_ZMM">TYPE_ZMM</a>)</td></tr>
<tr><th id="921">921</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK1&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK1"</q>,                 <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="922">922</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK1WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK1WM"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="923">923</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK2&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK2"</q>,                 <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="924">924</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK2WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK2WM"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="925">925</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK4&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK4"</q>,                 <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="926">926</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK4WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK4WM"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="927">927</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK8&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK8"</q>,                 <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="928">928</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK8WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK8WM"</q>,               <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="929">929</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK16&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK16"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="930">930</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK16WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK16WM"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="931">931</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK32&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK32"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="932">932</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK32WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK32WM"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="933">933</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK64&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK64"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="934">934</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK64WM&quot;) return TYPE_VK;" data-ref="_M/TYPE">TYPE</a>(<q>"VK64WM"</q>,              <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK">TYPE_VK</a>)</td></tr>
<tr><th id="935">935</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK1Pair&quot;) return TYPE_VK_PAIR;" data-ref="_M/TYPE">TYPE</a>(<q>"VK1Pair"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>)</td></tr>
<tr><th id="936">936</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK2Pair&quot;) return TYPE_VK_PAIR;" data-ref="_M/TYPE">TYPE</a>(<q>"VK2Pair"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>)</td></tr>
<tr><th id="937">937</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK4Pair&quot;) return TYPE_VK_PAIR;" data-ref="_M/TYPE">TYPE</a>(<q>"VK4Pair"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>)</td></tr>
<tr><th id="938">938</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK8Pair&quot;) return TYPE_VK_PAIR;" data-ref="_M/TYPE">TYPE</a>(<q>"VK8Pair"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>)</td></tr>
<tr><th id="939">939</th><td>  <a class="macro" href="#824" title="if (s == &quot;VK16Pair&quot;) return TYPE_VK_PAIR;" data-ref="_M/TYPE">TYPE</a>(<q>"VK16Pair"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_VK_PAIR' data-ref="llvm::X86Disassembler::OperandType::TYPE_VK_PAIR">TYPE_VK_PAIR</a>)</td></tr>
<tr><th id="940">940</th><td>  <a class="macro" href="#824" title="if (s == &quot;vx64mem&quot;) return TYPE_MVSIBX;" data-ref="_M/TYPE">TYPE</a>(<q>"vx64mem"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>)</td></tr>
<tr><th id="941">941</th><td>  <a class="macro" href="#824" title="if (s == &quot;vx128mem&quot;) return TYPE_MVSIBX;" data-ref="_M/TYPE">TYPE</a>(<q>"vx128mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>)</td></tr>
<tr><th id="942">942</th><td>  <a class="macro" href="#824" title="if (s == &quot;vx256mem&quot;) return TYPE_MVSIBX;" data-ref="_M/TYPE">TYPE</a>(<q>"vx256mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>)</td></tr>
<tr><th id="943">943</th><td>  <a class="macro" href="#824" title="if (s == &quot;vy128mem&quot;) return TYPE_MVSIBY;" data-ref="_M/TYPE">TYPE</a>(<q>"vy128mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>)</td></tr>
<tr><th id="944">944</th><td>  <a class="macro" href="#824" title="if (s == &quot;vy256mem&quot;) return TYPE_MVSIBY;" data-ref="_M/TYPE">TYPE</a>(<q>"vy256mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>)</td></tr>
<tr><th id="945">945</th><td>  <a class="macro" href="#824" title="if (s == &quot;vx64xmem&quot;) return TYPE_MVSIBX;" data-ref="_M/TYPE">TYPE</a>(<q>"vx64xmem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>)</td></tr>
<tr><th id="946">946</th><td>  <a class="macro" href="#824" title="if (s == &quot;vx128xmem&quot;) return TYPE_MVSIBX;" data-ref="_M/TYPE">TYPE</a>(<q>"vx128xmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>)</td></tr>
<tr><th id="947">947</th><td>  <a class="macro" href="#824" title="if (s == &quot;vx256xmem&quot;) return TYPE_MVSIBX;" data-ref="_M/TYPE">TYPE</a>(<q>"vx256xmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBX' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBX">TYPE_MVSIBX</a>)</td></tr>
<tr><th id="948">948</th><td>  <a class="macro" href="#824" title="if (s == &quot;vy128xmem&quot;) return TYPE_MVSIBY;" data-ref="_M/TYPE">TYPE</a>(<q>"vy128xmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>)</td></tr>
<tr><th id="949">949</th><td>  <a class="macro" href="#824" title="if (s == &quot;vy256xmem&quot;) return TYPE_MVSIBY;" data-ref="_M/TYPE">TYPE</a>(<q>"vy256xmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>)</td></tr>
<tr><th id="950">950</th><td>  <a class="macro" href="#824" title="if (s == &quot;vy512xmem&quot;) return TYPE_MVSIBY;" data-ref="_M/TYPE">TYPE</a>(<q>"vy512xmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBY' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBY">TYPE_MVSIBY</a>)</td></tr>
<tr><th id="951">951</th><td>  <a class="macro" href="#824" title="if (s == &quot;vz256mem&quot;) return TYPE_MVSIBZ;" data-ref="_M/TYPE">TYPE</a>(<q>"vz256mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBZ">TYPE_MVSIBZ</a>)</td></tr>
<tr><th id="952">952</th><td>  <a class="macro" href="#824" title="if (s == &quot;vz512mem&quot;) return TYPE_MVSIBZ;" data-ref="_M/TYPE">TYPE</a>(<q>"vz512mem"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_MVSIBZ' data-ref="llvm::X86Disassembler::OperandType::TYPE_MVSIBZ">TYPE_MVSIBZ</a>)</td></tr>
<tr><th id="953">953</th><td>  <a class="macro" href="#824" title="if (s == &quot;BNDR&quot;) return TYPE_BNDR;" data-ref="_M/TYPE">TYPE</a>(<q>"BNDR"</q>,                <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#448" title='llvm::X86Disassembler::OperandType::TYPE_BNDR' data-ref="llvm::X86Disassembler::OperandType::TYPE_BNDR">TYPE_BNDR</a>)</td></tr>
<tr><th id="954">954</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled type string "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#46s" title='s' data-ref="46s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="955">955</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled type string&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 955)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled type string"</q>);</td></tr>
<tr><th id="956">956</th><td>}</td></tr>
<tr><th id="957">957</th><td><u>#undef <a class="macro" href="#824" data-ref="_M/TYPE">TYPE</a></u></td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/ENCODING" data-ref="_M/ENCODING">ENCODING</dfn>(str, encoding) if (<a class="local col9 ref" href="#49s" title='s' data-ref="49s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col1 ref" href="#51s" title='s' data-ref="51s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col3 ref" href="#53s" title='s' data-ref="53s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col5 ref" href="#55s" title='s' data-ref="55s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col7 ref" href="#57s" title='s' data-ref="57s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col9 ref" href="#59s" title='s' data-ref="59s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col1 ref" href="#61s" title='s' data-ref="61s"><a class="local col3 ref" href="#63s" title='s' data-ref="63s"><a class="local col3 ref" href="#63s" title='s' data-ref="63s"><a class="local col3 ref" href="#63s" title='s' data-ref="63s"><a class="local col3 ref" href="#63s" title='s' data-ref="63s"><a class="local col3 ref" href="#63s" title='s' data-ref="63s">s</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator==' data-ref="_ZSteqRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">==</a> str) return encoding;</u></td></tr>
<tr><th id="960">960</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="961">961</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr27immediateEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::immediateEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr27immediateEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">immediateEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="49s" title='s' data-type='const std::string &amp;' data-ref="49s">s</dfn>,</td></tr>
<tr><th id="962">962</th><td>                                               <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="50OpSize" title='OpSize' data-type='uint8_t' data-ref="50OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="963">963</th><td>  <b>if</b>(<a class="local col0 ref" href="#50OpSize" title='OpSize' data-ref="50OpSize">OpSize</a> != <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a>) {</td></tr>
<tr><th id="964">964</th><td>    <i>// For instructions without an OpSize prefix, a declared 16-bit register or</i></td></tr>
<tr><th id="965">965</th><td><i>    // immediate encoding is special.</i></td></tr>
<tr><th id="966">966</th><td>    <a class="macro" href="#959" title="if (s == &quot;i16imm&quot;) return ENCODING_IW;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>)</td></tr>
<tr><th id="967">967</th><td>  }</td></tr>
<tr><th id="968">968</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32i8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="969">969</th><td>  <a class="macro" href="#959" title="if (s == &quot;AVX512RC&quot;) return ENCODING_IRC;" data-ref="_M/ENCODING">ENCODING</a>(<q>"AVX512RC"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IRC' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IRC">ENCODING_IRC</a>)</td></tr>
<tr><th id="970">970</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16imm&quot;) return ENCODING_Iv;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16imm"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</a>)</td></tr>
<tr><th id="971">971</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16i8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="972">972</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32imm&quot;) return ENCODING_Iv;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32imm"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</a>)</td></tr>
<tr><th id="973">973</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64i32imm&quot;) return ENCODING_ID;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64i32imm"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>)</td></tr>
<tr><th id="974">974</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64i8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="975">975</th><td>  <a class="macro" href="#959" title="if (s == &quot;i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i8imm"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="976">976</th><td>  <a class="macro" href="#959" title="if (s == &quot;u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"u8imm"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="977">977</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16u8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="978">978</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32u8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="979">979</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64u8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="980">980</th><td>  <i>// This is not a typo.  Instructions like BLENDVPD put</i></td></tr>
<tr><th id="981">981</th><td><i>  // register IDs in 8-bit immediates nowadays.</i></td></tr>
<tr><th id="982">982</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="983">983</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="984">984</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR128&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="985">985</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="986">986</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="987">987</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32X&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="988">988</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64X&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="989">989</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128X&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="990">990</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256X&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="991">991</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR512&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR512"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="992">992</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled immediate encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#49s" title='s' data-ref="49s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="993">993</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled immediate encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 993)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled immediate encoding"</q>);</td></tr>
<tr><th id="994">994</th><td>}</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="997">997</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr28rmRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::rmRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr28rmRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">rmRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="51s" title='s' data-type='const std::string &amp;' data-ref="51s">s</dfn>,</td></tr>
<tr><th id="998">998</th><td>                                                <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="52OpSize" title='OpSize' data-type='uint8_t' data-ref="52OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="999">999</th><td>  <a class="macro" href="#959" title="if (s == &quot;RST&quot;) return ENCODING_FP;" data-ref="_M/ENCODING">ENCODING</a>(<q>"RST"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_FP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_FP">ENCODING_FP</a>)</td></tr>
<tr><th id="1000">1000</th><td>  <a class="macro" href="#959" title="if (s == &quot;RSTi&quot;) return ENCODING_FP;" data-ref="_M/ENCODING">ENCODING</a>(<q>"RSTi"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_FP' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_FP">ENCODING_FP</a>)</td></tr>
<tr><th id="1001">1001</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR16&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR32&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1003">1003</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR32orGR64&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR32orGR64"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1004">1004</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR64&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1005">1005</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR8&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1006">1006</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1007">1007</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128X&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1008">1008</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR128&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1009">1009</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1010">1010</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1011">1011</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64X&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1012">1012</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32X&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1013">1013</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR64&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1014">1014</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1015">1015</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256X&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1016">1016</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR512&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR512"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1017">1017</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1018">1018</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1019">1019</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1020">1020</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1021">1021</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1022">1022</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK32&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1023">1023</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK64&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1024">1024</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1PAIR&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1025">1025</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2PAIR&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1026">1026</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4PAIR&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1027">1027</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8PAIR&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1028">1028</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16PAIR&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16PAIR"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1029">1029</th><td>  <a class="macro" href="#959" title="if (s == &quot;BNDR&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"BNDR"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1030">1030</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled R/M register encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#51s" title='s' data-ref="51s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1031">1031</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled R/M register encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1031)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled R/M register encoding"</q>);</td></tr>
<tr><th id="1032">1032</th><td>}</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="1035">1035</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr28roRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::roRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr28roRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">roRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="53s" title='s' data-type='const std::string &amp;' data-ref="53s">s</dfn>,</td></tr>
<tr><th id="1036">1036</th><td>                                                <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="54OpSize" title='OpSize' data-type='uint8_t' data-ref="54OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="1037">1037</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR16&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1038">1038</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR32&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1039">1039</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR32orGR64&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR32orGR64"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1040">1040</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR64&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1041">1041</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR8&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1042">1042</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1043">1043</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR128&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1044">1044</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1045">1045</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1046">1046</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR64&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1047">1047</th><td>  <a class="macro" href="#959" title="if (s == &quot;SEGMENT_REG&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"SEGMENT_REG"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1048">1048</th><td>  <a class="macro" href="#959" title="if (s == &quot;DEBUG_REG&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"DEBUG_REG"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1049">1049</th><td>  <a class="macro" href="#959" title="if (s == &quot;CONTROL_REG&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"CONTROL_REG"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1050">1050</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1051">1051</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256X&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1052">1052</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128X&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1053">1053</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64X&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1054">1054</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32X&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1055">1055</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR512&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR512"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1056">1056</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1057">1057</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1058">1058</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1059">1059</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1060">1060</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1061">1061</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK32&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1062">1062</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK64&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1063">1063</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1Pair&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1Pair"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1064">1064</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2Pair&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2Pair"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1065">1065</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4Pair&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4Pair"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1066">1066</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8Pair&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8Pair"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1067">1067</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16Pair&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16Pair"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1068">1068</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1069">1069</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1070">1070</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1071">1071</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1072">1072</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16WM"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1073">1073</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK32WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK32WM"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1074">1074</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK64WM&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK64WM"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1075">1075</th><td>  <a class="macro" href="#959" title="if (s == &quot;BNDR&quot;) return ENCODING_REG;" data-ref="_M/ENCODING">ENCODING</a>(<q>"BNDR"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_REG' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_REG">ENCODING_REG</a>)</td></tr>
<tr><th id="1076">1076</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled reg/opcode register encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col3 ref" href="#53s" title='s' data-ref="53s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1077">1077</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled reg/opcode register encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1077)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled reg/opcode register encoding"</q>);</td></tr>
<tr><th id="1078">1078</th><td>}</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="1081">1081</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr30vvvvRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::vvvvRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr30vvvvRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">vvvvRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col5 decl" id="55s" title='s' data-type='const std::string &amp;' data-ref="55s">s</dfn>,</td></tr>
<tr><th id="1082">1082</th><td>                                                  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="56OpSize" title='OpSize' data-type='uint8_t' data-ref="56OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="1083">1083</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR32&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1084">1084</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR64&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1085">1085</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1086">1086</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR128&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1087">1087</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1088">1088</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1089">1089</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1090">1090</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR32X&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR32X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1091">1091</th><td>  <a class="macro" href="#959" title="if (s == &quot;FR64X&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"FR64X"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1092">1092</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR128X&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR128X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1093">1093</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR256X&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR256X"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1094">1094</th><td>  <a class="macro" href="#959" title="if (s == &quot;VR512&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VR512"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1095">1095</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1096">1096</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1097">1097</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1098">1098</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1099">1099</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1100">1100</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK32&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1101">1101</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK64&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1102">1102</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1PAIR&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1103">1103</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2PAIR&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1104">1104</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4PAIR&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1105">1105</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8PAIR&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8PAIR"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1106">1106</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16PAIR&quot;) return ENCODING_VVVV;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16PAIR"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VVVV">ENCODING_VVVV</a>)</td></tr>
<tr><th id="1107">1107</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled VEX.vvvv register encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#55s" title='s' data-ref="55s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1108">1108</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled VEX.vvvv register encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1108)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled VEX.vvvv register encoding"</q>);</td></tr>
<tr><th id="1109">1109</th><td>}</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="1112">1112</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr35writemaskRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::writemaskRegisterEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr35writemaskRegisterEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">writemaskRegisterEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col7 decl" id="57s" title='s' data-type='const std::string &amp;' data-ref="57s">s</dfn>,</td></tr>
<tr><th id="1113">1113</th><td>                                                       <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="58OpSize" title='OpSize' data-type='uint8_t' data-ref="58OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="1114">1114</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK1WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK1WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1115">1115</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK2WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK2WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1116">1116</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK4WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK4WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1117">1117</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK8WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK8WM"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1118">1118</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK16WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK16WM"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1119">1119</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK32WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK32WM"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1120">1120</th><td>  <a class="macro" href="#959" title="if (s == &quot;VK64WM&quot;) return ENCODING_WRITEMASK;" data-ref="_M/ENCODING">ENCODING</a>(<q>"VK64WM"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_WRITEMASK">ENCODING_WRITEMASK</a>)</td></tr>
<tr><th id="1121">1121</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled mask register encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col7 ref" href="#57s" title='s' data-ref="57s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1122">1122</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled mask register encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1122)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled mask register encoding"</q>);</td></tr>
<tr><th id="1123">1123</th><td>}</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="1126">1126</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr24memoryEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::memoryEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr24memoryEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">memoryEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col9 decl" id="59s" title='s' data-type='const std::string &amp;' data-ref="59s">s</dfn>,</td></tr>
<tr><th id="1127">1127</th><td>                                            <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="60OpSize" title='OpSize' data-type='uint8_t' data-ref="60OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="1128">1128</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16mem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1129">1129</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32mem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1130">1130</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64mem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1131">1131</th><td>  <a class="macro" href="#959" title="if (s == &quot;i8mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i8mem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1132">1132</th><td>  <a class="macro" href="#959" title="if (s == &quot;ssmem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"ssmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1133">1133</th><td>  <a class="macro" href="#959" title="if (s == &quot;sdmem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"sdmem"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1134">1134</th><td>  <a class="macro" href="#959" title="if (s == &quot;f128mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"f128mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1135">1135</th><td>  <a class="macro" href="#959" title="if (s == &quot;f256mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"f256mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1136">1136</th><td>  <a class="macro" href="#959" title="if (s == &quot;f512mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"f512mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1137">1137</th><td>  <a class="macro" href="#959" title="if (s == &quot;f64mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"f64mem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1138">1138</th><td>  <a class="macro" href="#959" title="if (s == &quot;f32mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"f32mem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1139">1139</th><td>  <a class="macro" href="#959" title="if (s == &quot;i128mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i128mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1140">1140</th><td>  <a class="macro" href="#959" title="if (s == &quot;i256mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i256mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1141">1141</th><td>  <a class="macro" href="#959" title="if (s == &quot;i512mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i512mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1142">1142</th><td>  <a class="macro" href="#959" title="if (s == &quot;f80mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"f80mem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1143">1143</th><td>  <a class="macro" href="#959" title="if (s == &quot;lea64_32mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"lea64_32mem"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1144">1144</th><td>  <a class="macro" href="#959" title="if (s == &quot;lea64mem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"lea64mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1145">1145</th><td>  <a class="macro" href="#959" title="if (s == &quot;anymem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"anymem"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1146">1146</th><td>  <a class="macro" href="#959" title="if (s == &quot;opaquemem&quot;) return ENCODING_RM;" data-ref="_M/ENCODING">ENCODING</a>(<q>"opaquemem"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RM' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RM">ENCODING_RM</a>)</td></tr>
<tr><th id="1147">1147</th><td>  <a class="macro" href="#959" title="if (s == &quot;vx64mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vx64mem"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1148">1148</th><td>  <a class="macro" href="#959" title="if (s == &quot;vx128mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vx128mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1149">1149</th><td>  <a class="macro" href="#959" title="if (s == &quot;vx256mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vx256mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1150">1150</th><td>  <a class="macro" href="#959" title="if (s == &quot;vy128mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vy128mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1151">1151</th><td>  <a class="macro" href="#959" title="if (s == &quot;vy256mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vy256mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1152">1152</th><td>  <a class="macro" href="#959" title="if (s == &quot;vx64xmem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vx64xmem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1153">1153</th><td>  <a class="macro" href="#959" title="if (s == &quot;vx128xmem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vx128xmem"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1154">1154</th><td>  <a class="macro" href="#959" title="if (s == &quot;vx256xmem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vx256xmem"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1155">1155</th><td>  <a class="macro" href="#959" title="if (s == &quot;vy128xmem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vy128xmem"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1156">1156</th><td>  <a class="macro" href="#959" title="if (s == &quot;vy256xmem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vy256xmem"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1157">1157</th><td>  <a class="macro" href="#959" title="if (s == &quot;vy512xmem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vy512xmem"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1158">1158</th><td>  <a class="macro" href="#959" title="if (s == &quot;vz256mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vz256mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1159">1159</th><td>  <a class="macro" href="#959" title="if (s == &quot;vz512mem&quot;) return ENCODING_VSIB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"vz512mem"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_VSIB">ENCODING_VSIB</a>)</td></tr>
<tr><th id="1160">1160</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled memory encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#59s" title='s' data-ref="59s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1161">1161</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled memory encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1161)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled memory encoding"</q>);</td></tr>
<tr><th id="1162">1162</th><td>}</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="1165">1165</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr28relocationEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::relocationEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr28relocationEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">relocationEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="61s" title='s' data-type='const std::string &amp;' data-ref="61s">s</dfn>,</td></tr>
<tr><th id="1166">1166</th><td>                                                <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="62OpSize" title='OpSize' data-type='uint8_t' data-ref="62OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="1167">1167</th><td>  <b>if</b>(<a class="local col2 ref" href="#62OpSize" title='OpSize' data-ref="62OpSize">OpSize</a> != <span class="namespace">X86Local::</span><a class="enum" href="X86RecognizableInstr.h.html#llvm::X86Local::OpSize16" title='llvm::X86Local::OpSize16' data-ref="llvm::X86Local::OpSize16">OpSize16</a>) {</td></tr>
<tr><th id="1168">1168</th><td>    <i>// For instructions without an OpSize prefix, a declared 16-bit register or</i></td></tr>
<tr><th id="1169">1169</th><td><i>    // immediate encoding is special.</i></td></tr>
<tr><th id="1170">1170</th><td>    <a class="macro" href="#959" title="if (s == &quot;i16imm&quot;) return ENCODING_IW;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>)</td></tr>
<tr><th id="1171">1171</th><td>  }</td></tr>
<tr><th id="1172">1172</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16imm&quot;) return ENCODING_Iv;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16imm"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</a>)</td></tr>
<tr><th id="1173">1173</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16i8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1174">1174</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32imm&quot;) return ENCODING_Iv;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32imm"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Iv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Iv">ENCODING_Iv</a>)</td></tr>
<tr><th id="1175">1175</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32i8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1176">1176</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64i32imm&quot;) return ENCODING_ID;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64i32imm"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>)</td></tr>
<tr><th id="1177">1177</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64i8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1178">1178</th><td>  <a class="macro" href="#959" title="if (s == &quot;i8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i8imm"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1179">1179</th><td>  <a class="macro" href="#959" title="if (s == &quot;u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"u8imm"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1180">1180</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16u8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1181">1181</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32u8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1182">1182</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64u8imm&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64u8imm"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1183">1183</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64i32imm_pcrel&quot;) return ENCODING_ID;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64i32imm_pcrel"</q>, <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>)</td></tr>
<tr><th id="1184">1184</th><td>  <a class="macro" href="#959" title="if (s == &quot;i16imm_pcrel&quot;) return ENCODING_IW;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i16imm_pcrel"</q>,    <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>)</td></tr>
<tr><th id="1185">1185</th><td>  <a class="macro" href="#959" title="if (s == &quot;i32imm_pcrel&quot;) return ENCODING_ID;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i32imm_pcrel"</q>,    <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>)</td></tr>
<tr><th id="1186">1186</th><td>  <a class="macro" href="#959" title="if (s == &quot;brtarget32&quot;) return ENCODING_ID;" data-ref="_M/ENCODING">ENCODING</a>(<q>"brtarget32"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_ID' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_ID">ENCODING_ID</a>)</td></tr>
<tr><th id="1187">1187</th><td>  <a class="macro" href="#959" title="if (s == &quot;brtarget16&quot;) return ENCODING_IW;" data-ref="_M/ENCODING">ENCODING</a>(<q>"brtarget16"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IW' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IW">ENCODING_IW</a>)</td></tr>
<tr><th id="1188">1188</th><td>  <a class="macro" href="#959" title="if (s == &quot;brtarget8&quot;) return ENCODING_IB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"brtarget8"</q>,       <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IB">ENCODING_IB</a>)</td></tr>
<tr><th id="1189">1189</th><td>  <a class="macro" href="#959" title="if (s == &quot;i64imm&quot;) return ENCODING_IO;" data-ref="_M/ENCODING">ENCODING</a>(<q>"i64imm"</q>,          <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_IO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_IO">ENCODING_IO</a>)</td></tr>
<tr><th id="1190">1190</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset16_8&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset16_8"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1191">1191</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset16_16&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset16_16"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1192">1192</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset16_32&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset16_32"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1193">1193</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset32_8&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset32_8"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1194">1194</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset32_16&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset32_16"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1195">1195</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset32_32&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset32_32"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1196">1196</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset32_64&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset32_64"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1197">1197</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset64_8&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset64_8"</q>,      <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1198">1198</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset64_16&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset64_16"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1199">1199</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset64_32&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset64_32"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1200">1200</th><td>  <a class="macro" href="#959" title="if (s == &quot;offset64_64&quot;) return ENCODING_Ia;" data-ref="_M/ENCODING">ENCODING</a>(<q>"offset64_64"</q>,     <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Ia' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Ia">ENCODING_Ia</a>)</td></tr>
<tr><th id="1201">1201</th><td>  <a class="macro" href="#959" title="if (s == &quot;srcidx8&quot;) return ENCODING_SI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"srcidx8"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_SI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_SI">ENCODING_SI</a>)</td></tr>
<tr><th id="1202">1202</th><td>  <a class="macro" href="#959" title="if (s == &quot;srcidx16&quot;) return ENCODING_SI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"srcidx16"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_SI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_SI">ENCODING_SI</a>)</td></tr>
<tr><th id="1203">1203</th><td>  <a class="macro" href="#959" title="if (s == &quot;srcidx32&quot;) return ENCODING_SI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"srcidx32"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_SI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_SI">ENCODING_SI</a>)</td></tr>
<tr><th id="1204">1204</th><td>  <a class="macro" href="#959" title="if (s == &quot;srcidx64&quot;) return ENCODING_SI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"srcidx64"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_SI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_SI">ENCODING_SI</a>)</td></tr>
<tr><th id="1205">1205</th><td>  <a class="macro" href="#959" title="if (s == &quot;dstidx8&quot;) return ENCODING_DI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"dstidx8"</q>,         <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DI">ENCODING_DI</a>)</td></tr>
<tr><th id="1206">1206</th><td>  <a class="macro" href="#959" title="if (s == &quot;dstidx16&quot;) return ENCODING_DI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"dstidx16"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DI">ENCODING_DI</a>)</td></tr>
<tr><th id="1207">1207</th><td>  <a class="macro" href="#959" title="if (s == &quot;dstidx32&quot;) return ENCODING_DI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"dstidx32"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DI">ENCODING_DI</a>)</td></tr>
<tr><th id="1208">1208</th><td>  <a class="macro" href="#959" title="if (s == &quot;dstidx64&quot;) return ENCODING_DI;" data-ref="_M/ENCODING">ENCODING</a>(<q>"dstidx64"</q>,        <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_DI' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_DI">ENCODING_DI</a>)</td></tr>
<tr><th id="1209">1209</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled relocation encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#61s" title='s' data-ref="61s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1210">1210</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled relocation encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1210)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled relocation encoding"</q>);</td></tr>
<tr><th id="1211">1211</th><td>}</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><a class="type" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#llvm::X86Disassembler::OperandEncoding" title='llvm::X86Disassembler::OperandEncoding' data-ref="llvm::X86Disassembler::OperandEncoding">OperandEncoding</a></td></tr>
<tr><th id="1214">1214</th><td><a class="type" href="X86RecognizableInstr.h.html#llvm::X86Disassembler::RecognizableInstr" title='llvm::X86Disassembler::RecognizableInstr' data-ref="llvm::X86Disassembler::RecognizableInstr">RecognizableInstr</a>::<dfn class="decl def" id="_ZN4llvm15X86Disassembler17RecognizableInstr32opcodeModifierEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh" title='llvm::X86Disassembler::RecognizableInstr::opcodeModifierEncodingFromString' data-ref="_ZN4llvm15X86Disassembler17RecognizableInstr32opcodeModifierEncodingFromStringERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEh">opcodeModifierEncodingFromString</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="63s" title='s' data-type='const std::string &amp;' data-ref="63s">s</dfn>,</td></tr>
<tr><th id="1215">1215</th><td>                                                    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="64OpSize" title='OpSize' data-type='uint8_t' data-ref="64OpSize">OpSize</dfn>) {</td></tr>
<tr><th id="1216">1216</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR32&quot;) return ENCODING_Rv;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR32"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Rv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Rv">ENCODING_Rv</a>)</td></tr>
<tr><th id="1217">1217</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR64&quot;) return ENCODING_RO;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR64"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RO' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RO">ENCODING_RO</a>)</td></tr>
<tr><th id="1218">1218</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR16&quot;) return ENCODING_Rv;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR16"</q>,            <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_Rv' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_Rv">ENCODING_Rv</a>)</td></tr>
<tr><th id="1219">1219</th><td>  <a class="macro" href="#959" title="if (s == &quot;GR8&quot;) return ENCODING_RB;" data-ref="_M/ENCODING">ENCODING</a>(<q>"GR8"</q>,             <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_RB' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_RB">ENCODING_RB</a>)</td></tr>
<tr><th id="1220">1220</th><td>  <a class="macro" href="#959" title="if (s == &quot;ccode&quot;) return ENCODING_CC;" data-ref="_M/ENCODING">ENCODING</a>(<q>"ccode"</q>,           <a class="enum" href="../../include/llvm/Support/X86DisassemblerDecoderCommon.h.html#404" title='llvm::X86Disassembler::OperandEncoding::ENCODING_CC' data-ref="llvm::X86Disassembler::OperandEncoding::ENCODING_CC">ENCODING_CC</a>)</td></tr>
<tr><th id="1221">1221</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unhandled opcode modifier encoding "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col3 ref" href="#63s" title='s' data-ref="63s">s</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1222">1222</th><td>  <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled opcode modifier encoding&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86RecognizableInstr.cpp&quot;, 1222)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled opcode modifier encoding"</q>);</td></tr>
<tr><th id="1223">1223</th><td>}</td></tr>
<tr><th id="1224">1224</th><td><u>#undef <a class="macro" href="#959" data-ref="_M/ENCODING">ENCODING</a></u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
