Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun May 28 23:44:46 2023
| Host         : Nikon-DSLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.494        0.000                      0                  222        0.200        0.000                      0                  222        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.494        0.000                      0                  222        0.200        0.000                      0                  222        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lcd/ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/pixel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 4.611ns (48.640%)  route 4.869ns (51.360%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  lcd/ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  lcd/ctr_reg[5]/Q
                         net (fo=22, routed)          0.656     6.332    lcd/ctr[5]
    SLICE_X1Y37          LUT3 (Prop_lut3_I1_O)        0.124     6.456 r  lcd/pixel1_carry__0_i_2/O
                         net (fo=1, routed)           0.604     7.059    lcd/pixel1_carry__0_i_2_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.463 r  lcd/pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    lcd/pixel1_carry__0_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  lcd/pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.580    lcd/pixel1_carry__1_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.819 r  lcd/pixel1_carry__2/O[2]
                         net (fo=3, routed)           0.689     8.508    lcd/pixel1_carry__2_n_5
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.301     8.809 f  lcd/pixel1__60_carry__1_i_9/O
                         net (fo=2, routed)           0.298     9.107    lcd/pixel1__60_carry__1_i_9_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I1_O)        0.124     9.231 r  lcd/pixel1__60_carry__1_i_1/O
                         net (fo=2, routed)           0.421     9.653    lcd/pixel1__60_carry__1_i_1_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.777 r  lcd/pixel1__60_carry__1_i_5/O
                         net (fo=1, routed)           0.000     9.777    lcd/pixel1__60_carry__1_i_5_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.178 r  lcd/pixel1__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.178    lcd/pixel1__60_carry__1_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.491 r  lcd/pixel1__60_carry__2/O[3]
                         net (fo=2, routed)           0.602    11.093    lcd/pixel1__60_carry__2_n_4
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.823 r  lcd/pixel1__97_carry/O[1]
                         net (fo=1, routed)           0.444    12.267    lcd/pixel1__97_carry_n_6
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.303    12.570 r  lcd/pixel1__103_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.570    lcd/pixel1__103_carry__1_i_2_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.994 f  lcd/pixel1__103_carry__1/O[1]
                         net (fo=2, routed)           0.366    13.360    lcd/pixel1__103_carry__1_n_6
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.303    13.663 r  lcd/pixel[15]_i_3/O
                         net (fo=1, routed)           0.448    14.111    lcd/pixel[15]_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    14.235 r  lcd/pixel[15]_i_2/O
                         net (fo=1, routed)           0.340    14.575    lcd/pixel[15]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.124    14.699 r  lcd/pixel[15]_i_1/O
                         net (fo=1, routed)           0.000    14.699    lcd/pixel[15]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  lcd/pixel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.519    14.924    lcd/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd/pixel_reg[15]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)        0.031    15.193    lcd/pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 3.174ns (41.351%)  route 4.502ns (58.649%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.210    lcd/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  lcd/cmd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  lcd/cmd_ptr_reg[2]/Q
                         net (fo=16, routed)          1.317     6.984    lcd/cmd_ptr[2]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.149     7.133 r  lcd/i__carry_i_11/O
                         net (fo=1, routed)           0.354     7.487    lcd/i__carry_i_11_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.332     7.819 r  lcd/i__carry_i_6/O
                         net (fo=8, routed)           0.674     8.493    lcd/i__carry_i_6_n_0
    SLICE_X3Y33          MUXF7 (Prop_muxf7_S_O)       0.276     8.769 r  lcd/i__carry_i_12/O
                         net (fo=1, routed)           0.329     9.098    lcd/i__carry_i_12_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.299     9.397 r  lcd/i__carry_i_10/O
                         net (fo=1, routed)           0.450     9.847    lcd/i__carry_i_10_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     9.971 r  lcd/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.971    lcd/i__carry_i_4_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.503 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.888 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.631    11.519    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.373    11.892 r  lcd/state[1]_i_7/O
                         net (fo=1, routed)           0.343    12.235    lcd/state[1]_i_7_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.359 r  lcd/state[1]_i_5/O
                         net (fo=1, routed)           0.403    12.762    lcd/state[1]_i_5_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.124    12.886 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.886    lcd/state[1]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    14.918    lcd/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  lcd/state_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.029    15.171    lcd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 3.050ns (41.356%)  route 4.325ns (58.644%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.210    lcd/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  lcd/cmd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  lcd/cmd_ptr_reg[2]/Q
                         net (fo=16, routed)          1.317     6.984    lcd/cmd_ptr[2]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.149     7.133 r  lcd/i__carry_i_11/O
                         net (fo=1, routed)           0.354     7.487    lcd/i__carry_i_11_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.332     7.819 r  lcd/i__carry_i_6/O
                         net (fo=8, routed)           0.674     8.493    lcd/i__carry_i_6_n_0
    SLICE_X3Y33          MUXF7 (Prop_muxf7_S_O)       0.276     8.769 r  lcd/i__carry_i_12/O
                         net (fo=1, routed)           0.329     9.098    lcd/i__carry_i_12_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.299     9.397 r  lcd/i__carry_i_10/O
                         net (fo=1, routed)           0.450     9.847    lcd/i__carry_i_10_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     9.971 r  lcd/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.971    lcd/i__carry_i_4_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.503 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.888 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.727    11.615    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.373    11.988 r  lcd/state[0]_i_2/O
                         net (fo=1, routed)           0.473    12.461    lcd/state[0]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124    12.585 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.585    lcd/state[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    14.918    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.031    15.173    lcd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 3.290ns (46.544%)  route 3.779ns (53.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.609     5.193    lcd/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.647 f  lcd/cmd_ptr_reg_rep/DOADO[6]
                         net (fo=4, routed)           1.083     8.729    lcd/cmd_ptr_reg_rep_n_9
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.148     8.877 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           1.219    10.096    lcd/state[1]_i_6_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.356    10.452 r  lcd/state[1]_i_4/O
                         net (fo=4, routed)           0.725    11.177    lcd/state[1]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.332    11.509 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.753    12.261    lcd/data_buf[7]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  lcd/data_buf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.445    14.850    lcd/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  lcd/data_buf_reg[4]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.883    lcd/data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 3.290ns (46.544%)  route 3.779ns (53.456%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.609     5.193    lcd/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.647 f  lcd/cmd_ptr_reg_rep/DOADO[6]
                         net (fo=4, routed)           1.083     8.729    lcd/cmd_ptr_reg_rep_n_9
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.148     8.877 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           1.219    10.096    lcd/state[1]_i_6_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.356    10.452 r  lcd/state[1]_i_4/O
                         net (fo=4, routed)           0.725    11.177    lcd/state[1]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.332    11.509 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.753    12.261    lcd/data_buf[7]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  lcd/data_buf_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.445    14.850    lcd/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  lcd/data_buf_reg[6]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.883    lcd/data_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 3.050ns (41.817%)  route 4.244ns (58.183%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.210    lcd/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  lcd/cmd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456     5.666 r  lcd/cmd_ptr_reg[2]/Q
                         net (fo=16, routed)          1.317     6.984    lcd/cmd_ptr[2]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.149     7.133 r  lcd/i__carry_i_11/O
                         net (fo=1, routed)           0.354     7.487    lcd/i__carry_i_11_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.332     7.819 r  lcd/i__carry_i_6/O
                         net (fo=8, routed)           0.674     8.493    lcd/i__carry_i_6_n_0
    SLICE_X3Y33          MUXF7 (Prop_muxf7_S_O)       0.276     8.769 r  lcd/i__carry_i_12/O
                         net (fo=1, routed)           0.329     9.098    lcd/i__carry_i_12_n_0
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.299     9.397 r  lcd/i__carry_i_10/O
                         net (fo=1, routed)           0.450     9.847    lcd/i__carry_i_10_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     9.971 r  lcd/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.971    lcd/i__carry_i_4_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.503 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.503    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.888 f  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.575    11.463    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.373    11.836 r  lcd/state[2]_i_2/O
                         net (fo=1, routed)           0.544    12.380    lcd/state[2]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124    12.504 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.504    lcd/state[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    14.918    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.029    15.171    lcd/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.504    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 3.290ns (47.677%)  route 3.611ns (52.323%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.609     5.193    lcd/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.647 f  lcd/cmd_ptr_reg_rep/DOADO[6]
                         net (fo=4, routed)           1.083     8.729    lcd/cmd_ptr_reg_rep_n_9
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.148     8.877 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           1.219    10.096    lcd/state[1]_i_6_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.356    10.452 r  lcd/state[1]_i_4/O
                         net (fo=4, routed)           0.725    11.177    lcd/state[1]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.332    11.509 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.585    12.094    lcd/data_buf[7]_i_1_n_0
    SLICE_X8Y34          FDRE                                         r  lcd/data_buf_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.444    14.849    lcd/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  lcd/data_buf_reg[5]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X8Y34          FDRE (Setup_fdre_C_CE)      -0.169    14.918    lcd/data_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/cs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 3.282ns (48.091%)  route 3.543ns (51.909%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.609     5.193    lcd/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.647 r  lcd/cmd_ptr_reg_rep/DOADO[6]
                         net (fo=4, routed)           1.083     8.729    lcd/cmd_ptr_reg_rep_n_9
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.148     8.877 f  lcd/state[1]_i_6/O
                         net (fo=3, routed)           1.219    10.096    lcd/state[1]_i_6_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.356    10.452 f  lcd/state[1]_i_4/O
                         net (fo=4, routed)           0.574    11.026    lcd/state[1]_i_4_n_0
    SLICE_X2Y35          LUT4 (Prop_lut4_I0_O)        0.324    11.350 r  lcd/cs_i_2/O
                         net (fo=1, routed)           0.668    12.017    lcd/cs_i_2_n_0
    SLICE_X6Y41          FDRE                                         r  lcd/cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    14.921    lcd/clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  lcd/cs_reg/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)       -0.235    14.910    lcd/cs_reg
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -12.017    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 3.290ns (48.099%)  route 3.550ns (51.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.609     5.193    lcd/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.647 f  lcd/cmd_ptr_reg_rep/DOADO[6]
                         net (fo=4, routed)           1.083     8.729    lcd/cmd_ptr_reg_rep_n_9
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.148     8.877 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           1.219    10.096    lcd/state[1]_i_6_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.356    10.452 r  lcd/state[1]_i_4/O
                         net (fo=4, routed)           0.725    11.177    lcd/state[1]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.332    11.509 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.524    12.033    lcd/data_buf[7]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  lcd/data_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.919    lcd/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  lcd/data_buf_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    14.938    lcd/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 3.290ns (48.099%)  route 3.550ns (51.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.609     5.193    lcd/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.647 f  lcd/cmd_ptr_reg_rep/DOADO[6]
                         net (fo=4, routed)           1.083     8.729    lcd/cmd_ptr_reg_rep_n_9
    SLICE_X8Y36          LUT4 (Prop_lut4_I3_O)        0.148     8.877 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           1.219    10.096    lcd/state[1]_i_6_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.356    10.452 r  lcd/state[1]_i_4/O
                         net (fo=4, routed)           0.725    11.177    lcd/state[1]_i_4_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.332    11.509 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.524    12.033    lcd/data_buf[7]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  lcd/data_buf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.919    lcd/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  lcd/data_buf_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    14.938    lcd/data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.531    lcd/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  lcd/data_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  lcd/data_ctr_reg[0]/Q
                         net (fo=7, routed)           0.096     1.790    lcd/data_ctr[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  lcd/data_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    lcd/data_ctr[3]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  lcd/data_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     2.046    lcd/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  lcd/data_ctr_reg[3]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.092     1.636    lcd/data_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 key_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.273%)  route 0.139ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  key_hs_reg[2]/Q
                         net (fo=6, routed)           0.139     1.817    key_hs_OBUF[2]
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.060     1.610    key_hs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 key_hs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  key_hs_reg[4]/Q
                         net (fo=4, routed)           0.120     1.821    key_hs_OBUF[4]
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[5]_lopt_replica/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.063     1.600    key_hs_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 lcd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.789%)  route 0.147ns (44.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.535    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  lcd/state_reg[2]/Q
                         net (fo=52, routed)          0.147     1.823    lcd/led_OBUF[2]
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  lcd/data_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    lcd/data_buf[3]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  lcd/data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.050    lcd/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  lcd/data_buf_reg[3]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.092     1.640    lcd/data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 key_hs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.454%)  route 0.103ns (29.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.148     1.685 f  key_hs_reg[3]/Q
                         net (fo=5, routed)           0.103     1.788    key_hs_OBUF[3]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.098     1.886 r  key_hs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    key_hs[0]_i_1_n_0
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.120     1.657    key_hs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.531    lcd/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  lcd/data_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.695 r  lcd/data_ctr_reg[5]/Q
                         net (fo=2, routed)           0.174     1.869    lcd/data_ctr[5]
    SLICE_X6Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  lcd/data_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.914    lcd/data_ctr[5]_i_1_n_0
    SLICE_X6Y32          FDRE                                         r  lcd/data_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     2.046    lcd/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  lcd/data_ctr_reg[5]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120     1.651    lcd/data_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.560     1.504    lcd/clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  lcd/data_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  lcd/data_ctr_reg[4]/Q
                         net (fo=3, routed)           0.175     1.843    lcd/data_ctr[4]
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  lcd/data_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.888    lcd/data_ctr[4]_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  lcd/data_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     2.018    lcd/clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  lcd/data_ctr_reg[4]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.120     1.624    lcd/data_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.587     1.531    lcd/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  lcd/data_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  lcd/data_ctr_reg[2]/Q
                         net (fo=5, routed)           0.179     1.851    lcd/data_ctr[2]
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  lcd/data_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    lcd/data_ctr[2]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  lcd/data_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.856     2.046    lcd/clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  lcd/data_ctr_reg[2]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.091     1.622    lcd/data_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.588     1.532    lcd/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  lcd/data_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  lcd/data_ctr_reg[6]/Q
                         net (fo=6, routed)           0.180     1.853    lcd/data_ctr[6]
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  lcd/data_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.898    lcd/data_ctr[6]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  lcd/data_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     2.047    lcd/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  lcd/data_ctr_reg[6]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.091     1.623    lcd/data_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 lcd/cmd_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/cmd_ptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.489%)  route 0.198ns (51.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.533    lcd/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  lcd/cmd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  lcd/cmd_ptr_reg[0]/Q
                         net (fo=54, routed)          0.198     1.871    lcd/cmd_ptr[0]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.916 r  lcd/cmd_ptr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.916    lcd/p_1_in[4]
    SLICE_X3Y33          FDRE                                         r  lcd/cmd_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     2.049    lcd/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  lcd/cmd_ptr_reg[4]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.092     1.640    lcd/cmd_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   lcd/cmd_ptr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y55   key_hs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y55   key_hs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y55   key_hs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y55   key_hs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y55   key_hs_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y53   key_hs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y53   key_hs_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y55   key_hs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y55   key_hs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y55   key_hs_reg[3]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_ls[4]
                            (input port)
  Destination:            blue_ls[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.697ns  (logic 5.067ns (43.319%)  route 6.630ns (56.681%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  key_ls[4] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[4]
    R8                   IBUF (Prop_ibuf_I_O)         1.521     1.521 r  key_ls_IBUF[4]_inst/O
                         net (fo=2, routed)           6.630     8.151    green_ls_OBUF[4]
    B5                   OBUF (Prop_obuf_I_O)         3.546    11.697 r  blue_ls_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.697    blue_ls[4]
    B5                                                                r  blue_ls[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[4]
                            (input port)
  Destination:            green_ls[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 5.072ns (43.876%)  route 6.488ns (56.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  key_ls[4] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[4]
    R8                   IBUF (Prop_ibuf_I_O)         1.521     1.521 r  key_ls_IBUF[4]_inst/O
                         net (fo=2, routed)           6.488     8.009    green_ls_OBUF[4]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.560 r  green_ls_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.560    green_ls[4]
    A5                                                                r  green_ls[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[2]
                            (input port)
  Destination:            green_ls[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.520ns  (logic 5.063ns (43.948%)  route 6.457ns (56.052%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  key_ls[2] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[2]
    T5                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  key_ls_IBUF[2]_inst/O
                         net (fo=2, routed)           6.457     7.970    green_ls_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    11.520 r  green_ls_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.520    green_ls[2]
    B2                                                                r  green_ls[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[0]
                            (input port)
  Destination:            green_ls[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 5.058ns (44.419%)  route 6.329ns (55.581%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  key_ls[0] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  key_ls_IBUF[0]_inst/O
                         net (fo=2, routed)           6.329     7.842    green_ls_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.387 r  green_ls_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.387    green_ls[0]
    E2                                                                r  green_ls[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[1]
                            (input port)
  Destination:            green_ls[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.352ns  (logic 5.075ns (44.704%)  route 6.277ns (55.296%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  key_ls[1] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[1]
    T7                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  key_ls_IBUF[1]_inst/O
                         net (fo=2, routed)           6.277     7.793    green_ls_OBUF[1]
    A2                   OBUF (Prop_obuf_I_O)         3.559    11.352 r  green_ls_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.352    green_ls[1]
    A2                                                                r  green_ls[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[3]
                            (input port)
  Destination:            green_ls[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 5.058ns (45.888%)  route 5.965ns (54.112%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  key_ls[3] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[3]
    R5                   IBUF (Prop_ibuf_I_O)         1.509     1.509 r  key_ls_IBUF[3]_inst/O
                         net (fo=2, routed)           5.965     7.474    green_ls_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.549    11.023 r  green_ls_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.023    green_ls[3]
    E1                                                                r  green_ls[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[2]
                            (input port)
  Destination:            blue_ls[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 5.038ns (46.299%)  route 5.843ns (53.701%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  key_ls[2] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[2]
    T5                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  key_ls_IBUF[2]_inst/O
                         net (fo=2, routed)           5.843     7.356    green_ls_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.525    10.881 r  blue_ls_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.881    blue_ls[2]
    G2                                                                r  blue_ls[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[1]
                            (input port)
  Destination:            blue_ls[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.705ns  (logic 5.042ns (47.099%)  route 5.663ns (52.901%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  key_ls[1] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[1]
    T7                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  key_ls_IBUF[1]_inst/O
                         net (fo=2, routed)           5.663     7.179    green_ls_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    10.705 r  blue_ls_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.705    blue_ls[1]
    G1                                                                r  blue_ls[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[0]
                            (input port)
  Destination:            blue_ls[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.609ns  (logic 5.035ns (47.462%)  route 5.573ns (52.538%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  key_ls[0] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[0]
    T8                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  key_ls_IBUF[0]_inst/O
                         net (fo=2, routed)           5.573     7.087    green_ls_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         3.521    10.609 r  blue_ls_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.609    blue_ls[0]
    H2                                                                r  blue_ls[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[3]
                            (input port)
  Destination:            blue_ls[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 5.010ns (48.884%)  route 5.239ns (51.116%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  key_ls[3] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[3]
    R5                   IBUF (Prop_ibuf_I_O)         1.509     1.509 r  key_ls_IBUF[3]_inst/O
                         net (fo=2, routed)           5.239     6.748    green_ls_OBUF[3]
    K5                   OBUF (Prop_obuf_I_O)         3.501    10.248 r  blue_ls_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.248    blue_ls[3]
    K5                                                                r  blue_ls[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_ls[3]
                            (input port)
  Destination:            blue_ls[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 1.479ns (41.648%)  route 2.072ns (58.352%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  key_ls[3] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[3]
    R5                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  key_ls_IBUF[3]_inst/O
                         net (fo=2, routed)           2.072     2.348    green_ls_OBUF[3]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.550 r  blue_ls_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.550    blue_ls[3]
    K5                                                                r  blue_ls[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[0]
                            (input port)
  Destination:            blue_ls[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.711ns  (logic 1.504ns (40.516%)  route 2.208ns (59.484%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  key_ls[0] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  key_ls_IBUF[0]_inst/O
                         net (fo=2, routed)           2.208     2.489    green_ls_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.711 r  blue_ls_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.711    blue_ls[0]
    H2                                                                r  blue_ls[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[1]
                            (input port)
  Destination:            blue_ls[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.510ns (39.814%)  route 2.283ns (60.186%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  key_ls[1] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[1]
    T7                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  key_ls_IBUF[1]_inst/O
                         net (fo=2, routed)           2.283     2.566    green_ls_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.793 r  blue_ls_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.793    blue_ls[1]
    G1                                                                r  blue_ls[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[2]
                            (input port)
  Destination:            blue_ls[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.856ns  (logic 1.506ns (39.058%)  route 2.350ns (60.942%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  key_ls[2] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[2]
    T5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  key_ls_IBUF[2]_inst/O
                         net (fo=2, routed)           2.350     2.630    green_ls_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.856 r  blue_ls_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.856    blue_ls[2]
    G2                                                                r  blue_ls[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[3]
                            (input port)
  Destination:            green_ls[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.900ns  (logic 1.527ns (39.149%)  route 2.373ns (60.851%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  key_ls[3] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[3]
    R5                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  key_ls_IBUF[3]_inst/O
                         net (fo=2, routed)           2.373     2.650    green_ls_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.900 r  green_ls_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.900    green_ls[3]
    E1                                                                r  green_ls[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[0]
                            (input port)
  Destination:            green_ls[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.068ns  (logic 1.526ns (37.516%)  route 2.542ns (62.484%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  key_ls[0] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  key_ls_IBUF[0]_inst/O
                         net (fo=2, routed)           2.542     2.823    green_ls_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.068 r  green_ls_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.068    green_ls[0]
    E2                                                                r  green_ls[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[1]
                            (input port)
  Destination:            green_ls[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.101ns  (logic 1.543ns (37.622%)  route 2.558ns (62.378%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  key_ls[1] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[1]
    T7                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  key_ls_IBUF[1]_inst/O
                         net (fo=2, routed)           2.558     2.842    green_ls_OBUF[1]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.101 r  green_ls_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.101    green_ls[1]
    A2                                                                r  green_ls[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[2]
                            (input port)
  Destination:            green_ls[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.156ns  (logic 1.531ns (36.836%)  route 2.625ns (63.164%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  key_ls[2] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[2]
    T5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  key_ls_IBUF[2]_inst/O
                         net (fo=2, routed)           2.625     2.906    green_ls_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.156 r  green_ls_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.156    green_ls[2]
    B2                                                                r  green_ls[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[4]
                            (input port)
  Destination:            green_ls[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.182ns  (logic 1.540ns (36.828%)  route 2.642ns (63.172%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  key_ls[4] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[4]
    R8                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  key_ls_IBUF[4]_inst/O
                         net (fo=2, routed)           2.642     2.931    green_ls_OBUF[4]
    A5                   OBUF (Prop_obuf_I_O)         1.251     4.182 r  green_ls_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.182    green_ls[4]
    A5                                                                r  green_ls[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_ls[4]
                            (input port)
  Destination:            blue_ls[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.233ns  (logic 1.535ns (36.267%)  route 2.698ns (63.733%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  key_ls[4] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[4]
    R8                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  key_ls_IBUF[4]_inst/O
                         net (fo=2, routed)           2.698     2.987    green_ls_OBUF[4]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.233 r  blue_ls_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.233    blue_ls[4]
    B5                                                                r  blue_ls[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 4.107ns (44.352%)  route 5.153ns (55.648%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.222    lcd/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           1.291     6.970    lcd/pixel[15]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.124     7.094 r  lcd/data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.861    10.955    data_OBUF[6]
    J4                   OBUF (Prop_obuf_I_O)         3.527    14.482 r  data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.482    data[6]
    J4                                                                r  data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.317ns (47.050%)  route 4.859ns (52.950%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.091     6.765    lcd/display_data
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.152     6.917 r  lcd/data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.767    10.684    data_OBUF[5]
    K3                   OBUF (Prop_obuf_I_O)         3.709    14.394 r  data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.394    data[5]
    K3                                                                r  data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.098ns (45.685%)  route 4.873ns (54.315%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.091     6.765    lcd/display_data
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     6.889 r  lcd/data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.781    10.670    data_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.189 r  data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.189    data[4]
    K2                                                                r  data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.100ns (46.064%)  route 4.800ns (53.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.210    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  key_hs_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.800    10.528    key_hs_reg[5]_lopt_replica_1
    P8                   OBUF (Prop_obuf_I_O)         3.582    14.110 r  key_hs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.110    key_hs[5]
    P8                                                                r  key_hs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.798ns  (logic 4.346ns (49.395%)  route 4.452ns (50.605%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.222    lcd/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           1.291     6.970    lcd/pixel[15]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.152     7.122 r  lcd/data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.161    10.283    data_OBUF[7]
    J5                   OBUF (Prop_obuf_I_O)         3.738    14.020 r  data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.020    data[7]
    J5                                                                r  data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_hs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.137ns (48.863%)  route 4.329ns (51.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626     5.210    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  key_hs_reg[2]/Q
                         net (fo=6, routed)           1.261     6.927    key_hs_OBUF[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.051 r  rgb_hs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.068    10.119    rgb_hs_OBUF[2]
    B7                   OBUF (Prop_obuf_I_O)         3.557    13.676 r  rgb_hs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.676    rgb_hs[2]
    B7                                                                r  rgb_hs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.273ns  (logic 4.387ns (53.024%)  route 3.886ns (46.976%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.222    lcd/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           0.968     6.647    lcd/pixel[15]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.150     6.797 r  lcd/data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.918     9.715    data_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.781    13.496 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.496    data[0]
    R6                                                                r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/data_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.297ns (53.160%)  route 3.786ns (46.840%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  lcd/data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.419     5.636 r  lcd/data_buf_reg[1]/Q
                         net (fo=1, routed)           0.867     6.503    lcd/data_buf[1]
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.299     6.802 r  lcd/data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.919     9.721    data_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         3.579    13.300 r  data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.300    data[1]
    R7                                                                r  data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 3.987ns (49.819%)  route 4.016ns (50.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.632     5.216    lcd/clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  lcd/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     5.672 r  lcd/wr_reg/Q
                         net (fo=1, routed)           4.016     9.688    wr_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.531    13.219 r  wr_OBUF_inst/O
                         net (fo=0)                   0.000    13.219    wr
    H4                                                                r  wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.374ns (55.106%)  route 3.563ns (44.894%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.638     5.222    lcd/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           1.108     6.787    lcd/pixel[15]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.150     6.937 r  lcd/data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.455     9.392    data_OBUF[3]
    N9                   OBUF (Prop_obuf_I_O)         3.768    13.160 r  data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.160    data[3]
    N9                                                                r  data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.370ns (81.916%)  route 0.303ns (18.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  key_hs_reg[2]/Q
                         net (fo=6, routed)           0.303     1.980    key_hs_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.210 r  key_hs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.210    key_hs[2]
    J1                                                                r  key_hs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.396ns (83.269%)  route 0.281ns (16.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  key_hs_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.281     1.981    key_hs_reg[4]_lopt_replica_1
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.214 r  key_hs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.214    key_hs[4]
    L2                                                                r  key_hs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.376ns (79.658%)  route 0.351ns (20.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  key_hs_reg[1]/Q
                         net (fo=6, routed)           0.351     2.029    key_hs_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.264 r  key_hs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.264    key_hs[1]
    K1                                                                r  key_hs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.394ns (78.602%)  route 0.379ns (21.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  key_hs_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.379     2.080    key_hs_reg[3]_lopt_replica_1
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.310 r  key_hs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.310    key_hs[3]
    L3                                                                r  key_hs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.355ns (74.548%)  route 0.463ns (25.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.535    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  lcd/state_reg[0]/Q
                         net (fo=66, routed)          0.463     2.138    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.352 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.352    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.387ns (74.960%)  route 0.463ns (25.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  key_hs_reg[0]/Q
                         net (fo=6, routed)           0.463     2.164    key_hs_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.387 r  key_hs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.387    key_hs[0]
    H1                                                                r  key_hs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.380ns (67.114%)  route 0.676ns (32.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.535    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  lcd/state_reg[2]/Q
                         net (fo=52, routed)          0.676     2.352    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.590 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.590    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_hs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.459ns (63.612%)  route 0.834ns (36.388%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  key_hs_reg[0]/Q
                         net (fo=6, routed)           0.117     1.817    key_hs_OBUF[0]
    SLICE_X65Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.862 r  rgb_hs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.580    rgb_hs_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         1.250     3.830 r  rgb_hs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.830    rgb_hs[1]
    C1                                                                r  rgb_hs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.452ns (61.627%)  route 0.904ns (38.373%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.535    lcd/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           0.266     1.942    lcd/display_data
    SLICE_X0Y34          LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  lcd/data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.625    data_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.891 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.891    data[2]
    P9                                                                r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_hs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_hs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.525ns (63.402%)  route 0.880ns (36.598%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.537    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  key_hs_reg[0]/Q
                         net (fo=6, routed)           0.117     1.817    key_hs_OBUF[0]
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.048     1.865 r  rgb_hs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.764     2.629    rgb_hs_OBUF[0]
    B1                   OBUF (Prop_obuf_I_O)         1.313     3.941 r  rgb_hs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.941    rgb_hs[0]
    B1                                                                r  rgb_hs[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.825ns  (logic 1.882ns (32.308%)  route 3.943ns (67.692%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          2.416     3.925    lcd/rst_IBUF
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.049 r  lcd/state[2]_i_5/O
                         net (fo=1, routed)           0.983     5.033    lcd/state[2]_i_5_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.157 r  lcd/state[2]_i_2/O
                         net (fo=1, routed)           0.544     5.701    lcd/state[2]_i_2_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I0_O)        0.124     5.825 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.825    lcd/state[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513     4.918    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.510ns (27.208%)  route 4.040ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.040     5.549    rst_IBUF
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.510ns (27.208%)  route 4.040ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.040     5.549    rst_IBUF
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.510ns (27.208%)  route 4.040ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.040     5.549    rst_IBUF
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.510ns (27.208%)  route 4.040ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.040     5.549    rst_IBUF
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.510ns (27.208%)  route 4.040ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.040     5.549    rst_IBUF
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.510ns (27.208%)  route 4.040ns (72.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          4.040     5.549    rst_IBUF
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.278ns  (logic 1.882ns (35.656%)  route 3.396ns (64.344%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          2.387     3.897    lcd/rst_IBUF
    SLICE_X2Y34          LUT5 (Prop_lut5_I4_O)        0.124     4.021 r  lcd/state[0]_i_7/O
                         net (fo=1, routed)           0.296     4.317    lcd/state[0]_i_7_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     4.441 r  lcd/state[0]_i_3/O
                         net (fo=1, routed)           0.713     5.154    lcd/state[0]_i_3_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.124     5.278 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.278    lcd/state[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513     4.918    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.510ns (28.690%)  route 3.753ns (71.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          3.753     5.263    rst_IBUF
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.510ns (28.690%)  route 3.753ns (71.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=18, routed)          3.753     5.263    rst_IBUF
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509     4.913    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.322ns (28.371%)  route 0.814ns (71.629%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.814     1.091    lcd/rst_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.136 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.136    lcd/state[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.050    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.322ns (28.322%)  route 0.816ns (71.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.816     1.093    lcd/rst_IBUF
    SLICE_X1Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.138    lcd/state[0]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.050    lcd/clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  lcd/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.468ns  (logic 0.367ns (25.035%)  route 1.100ns (74.965%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          0.962     1.240    lcd/rst_IBUF
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.045     1.285 r  lcd/state[1]_i_5/O
                         net (fo=1, routed)           0.138     1.423    lcd/state[1]_i_5_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.045     1.468 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.468    lcd/state[1]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.050    lcd/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  lcd/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.277ns (14.195%)  route 1.677ns (85.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.677     1.954    rst_IBUF
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.277ns (14.195%)  route 1.677ns (85.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.677     1.954    rst_IBUF
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.277ns (14.195%)  route 1.677ns (85.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.677     1.954    rst_IBUF
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  key_hs_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.277ns (13.395%)  route 1.794ns (86.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.794     2.071    rst_IBUF
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.277ns (13.395%)  route 1.794ns (86.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.794     2.071    rst_IBUF
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.277ns (13.395%)  route 1.794ns (86.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.794     2.071    rst_IBUF
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  key_hs_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            key_hs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.277ns (13.395%)  route 1.794ns (86.605%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=18, routed)          1.794     2.071    rst_IBUF
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  key_hs_reg[3]/C





