<profile>

<section name = "Vivado HLS Report for 'rx_fifo_ip'" level="0">
<item name = "Date">Thu Jul 14 17:22:17 2022
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">ProjEthernetAXIS</item>
<item name = "Solution">SolutionX</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.00, 0.698, 0.30</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 12</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 45</column>
<column name="Register">-, -, 77, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="rx_fifo_V_data_V1_status">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_38_p5">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="rx_fifo_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="rx_fifo_V_keep_V_blk_n">9, 2, 1, 2</column>
<column name="rx_fifo_V_last_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_data_V_reg_89">64, 0, 64, 0</column>
<column name="tmp_keep_V_reg_94">8, 0, 8, 0</column>
<column name="tmp_last_V_reg_99">1, 0, 1, 0</column>
<column name="tmp_reg_85">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rx_fifo_ip, return value</column>
<column name="fifo_in_TVALID">in, 1, axis, fifo_in_V_last_V, pointer</column>
<column name="fifo_in_TREADY">out, 1, axis, fifo_in_V_last_V, pointer</column>
<column name="fifo_in_TLAST">in, 1, axis, fifo_in_V_last_V, pointer</column>
<column name="fifo_in_TDATA">in, 64, axis, fifo_in_V_data_V, pointer</column>
<column name="fifo_in_TKEEP">in, 8, axis, fifo_in_V_keep_V, pointer</column>
<column name="rx_fifo_V_data_V_din">out, 64, ap_fifo, rx_fifo_V_data_V, pointer</column>
<column name="rx_fifo_V_data_V_full_n">in, 1, ap_fifo, rx_fifo_V_data_V, pointer</column>
<column name="rx_fifo_V_data_V_write">out, 1, ap_fifo, rx_fifo_V_data_V, pointer</column>
<column name="rx_fifo_V_keep_V_din">out, 8, ap_fifo, rx_fifo_V_keep_V, pointer</column>
<column name="rx_fifo_V_keep_V_full_n">in, 1, ap_fifo, rx_fifo_V_keep_V, pointer</column>
<column name="rx_fifo_V_keep_V_write">out, 1, ap_fifo, rx_fifo_V_keep_V, pointer</column>
<column name="rx_fifo_V_last_V_din">out, 1, ap_fifo, rx_fifo_V_last_V, pointer</column>
<column name="rx_fifo_V_last_V_full_n">in, 1, ap_fifo, rx_fifo_V_last_V, pointer</column>
<column name="rx_fifo_V_last_V_write">out, 1, ap_fifo, rx_fifo_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
