Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys --block-symbol-file --output-directory=/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/main_system.qsys
Progress: Reading input file
Progress: Adding CPU_0_0 [CPU_0 1.0]
Progress: Parameterizing module CPU_0_0
Progress: Adding CPU_1_0 [CPU_1 1.0]
Progress: Parameterizing module CPU_1_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding custom_counter_0 [custom_counter 1.0]
Progress: Parameterizing module custom_counter_0
Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Progress: Parameterizing module mailbox_simple_0
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: main_system.CPU_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.CPU_1_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: main_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: main_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: main_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: main_system.mailbox_simple_0: Interrupt sender mailbox_simple_0.interrupt_msg_pending is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys --synthesis=VHDL --output-directory=/home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/main_system.qsys
Progress: Reading input file
Progress: Adding CPU_0_0 [CPU_0 1.0]
Progress: Parameterizing module CPU_0_0
Progress: Adding CPU_1_0 [CPU_1 1.0]
Progress: Parameterizing module CPU_1_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding custom_counter_0 [custom_counter 1.0]
Progress: Parameterizing module custom_counter_0
Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Progress: Parameterizing module mailbox_simple_0
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: main_system.CPU_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.CPU_1_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: main_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: main_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: main_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: main_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: main_system.mailbox_simple_0: Interrupt sender mailbox_simple_0.interrupt_msg_pending is not connected to an interrupt receiver
Info: main_system: Generating main_system "main_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink1
Info: CPU_0_0: "main_system" instantiated CPU_0 "CPU_0_0"
Info: CPU_1_0: "main_system" instantiated CPU_1 "CPU_1_0"
Info: custom_counter_0: "main_system" instantiated custom_counter "custom_counter_0"
Info: mailbox_simple_0: "main_system" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info: mutex_0: Starting RTL generation for module 'main_system_mutex_0'
Info: mutex_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_0 --dir=/tmp/alt8394_30848117906885951.dir/0007_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0007_mutex_0_gen//main_system_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'main_system_mutex_0'
Info: mutex_0: "main_system" instantiated altera_avalon_mutex "mutex_0"
Info: pio_0: Starting RTL generation for module 'main_system_pio_0'
Info: pio_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_0 --dir=/tmp/alt8394_30848117906885951.dir/0008_pio_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0008_pio_0_gen//main_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'main_system_pio_0'
Info: pio_0: "main_system" instantiated altera_avalon_pio "pio_0"
Info: pll_0: "main_system" instantiated altera_pll "pll_0"
Info: sdram_controller: Starting RTL generation for module 'main_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_sdram_controller --dir=/tmp/alt8394_30848117906885951.dir/0010_sdram_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0010_sdram_controller_gen//main_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'main_system_sdram_controller'
Info: sdram_controller: "main_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: sysid_qsys_0: "main_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "main_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "main_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_uart_0: Starting RTL generation for module 'main_system_CPU_0_0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_CPU_0_0_jtag_uart_0 --dir=/tmp/alt8394_30848117906885951.dir/0013_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0013_jtag_uart_0_gen//main_system_CPU_0_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'main_system_CPU_0_0_jtag_uart_0'
Info: jtag_uart_0: "CPU_0_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_bridge_0: "CPU_0_0" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: nios2_gen2_0: "CPU_0_0" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_0_0_onchip_memory2_0 --dir=/tmp/alt8394_30848117906885951.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0015_onchip_memory2_0_gen//main_system_CPU_0_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0'
Info: onchip_memory2_0: "CPU_0_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: timer_0: Starting RTL generation for module 'main_system_CPU_0_0_timer_0'
Info: timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_system_CPU_0_0_timer_0 --dir=/tmp/alt8394_30848117906885951.dir/0016_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0016_timer_0_gen//main_system_CPU_0_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'main_system_CPU_0_0_timer_0'
Info: timer_0: "CPU_0_0" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU_0_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU_0_0" instantiated altera_irq_mapper "irq_mapper"
Info: nios2_gen2_0: "CPU_1_0" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_1_0_onchip_memory2_0 --dir=/tmp/alt8394_30848117906885951.dir/0018_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8394_30848117906885951.dir/0018_onchip_memory2_0_gen//main_system_CPU_1_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0'
Info: onchip_memory2_0: "CPU_1_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: CPU_0_0_cpu_0_outgoing_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_0_0_cpu_0_outgoing_translator"
Info: custom_counter_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "custom_counter_0_avalon_slave_0_translator"
Info: CPU_0_0_cpu_0_outgoing_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_0_0_cpu_0_outgoing_agent"
Info: custom_counter_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "custom_counter_0_avalon_slave_0_agent"
Info: custom_counter_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "custom_counter_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: CPU_0_0_cpu_0_outgoing_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_0_0_cpu_0_outgoing_limiter"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: cpu: Starting RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_0_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_30848117906885951.dir/0041_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_30848117906885951.dir/0041_cpu_gen//main_system_CPU_0_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.12 16:55:07 (*) Starting Nios II generation
Info: cpu: # 2020.05.12 16:55:07 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.12 16:55:08 (*)   Plaintext license not found.
Info: cpu: # 2020.05.12 16:55:08 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.12 16:55:09 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.05.12 16:55:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.12 16:55:09 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.12 16:55:09 (*)     Testbench
Info: cpu: # 2020.05.12 16:55:10 (*)     Instruction decoding
Info: cpu: # 2020.05.12 16:55:10 (*)       Instruction fields
Info: cpu: # 2020.05.12 16:55:10 (*)       Instruction decodes
Info: cpu: # 2020.05.12 16:55:10 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.12 16:55:10 (*)       Instruction controls
Info: cpu: # 2020.05.12 16:55:10 (*)     Pipeline frontend
Info: cpu: # 2020.05.12 16:55:11 (*)     Pipeline backend
Info: cpu: # 2020.05.12 16:55:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.12 16:55:15 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.12 16:55:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Starting RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_1_0_nios2_gen2_0_cpu --dir=/tmp/alt8394_30848117906885951.dir/0054_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_30848117906885951.dir/0054_cpu_gen//main_system_CPU_1_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.12 16:55:17 (*) Starting Nios II generation
Info: cpu: # 2020.05.12 16:55:17 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.12 16:55:18 (*)   Plaintext license not found.
Info: cpu: # 2020.05.12 16:55:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.12 16:55:20 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.05.12 16:55:20 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.12 16:55:20 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.12 16:55:20 (*)     Testbench
Info: cpu: # 2020.05.12 16:55:20 (*)     Instruction decoding
Info: cpu: # 2020.05.12 16:55:20 (*)       Instruction fields
Info: cpu: # 2020.05.12 16:55:20 (*)       Instruction decodes
Info: cpu: # 2020.05.12 16:55:21 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.12 16:55:21 (*)       Instruction controls
Info: cpu: # 2020.05.12 16:55:21 (*)     Pipeline frontend
Info: cpu: # 2020.05.12 16:55:21 (*)     Pipeline backend
Info: cpu: # 2020.05.12 16:55:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.12 16:55:26 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.12 16:55:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: main_system: Done "main_system" with 61 modules, 107 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
