// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module SLOT_X0Y0_TO_SLOT_X0Y0 (
    input wire  [ 63:0] C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_0_if_dout,
    output wire [ 63:0] C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout,
    input wire          C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n,
    input wire          __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1,
    output wire         _in_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_full_n967,
    input wire          _n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_0_if_empty_n287,
    output wire         _n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5,
    output wire [255:0] fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_dout,
    output wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_empty_n,
    output wire         fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_full_n,
    input wire          fifo_B_B_IO_L2_in_0_U_hs_if_din_body_1_if_full_n,
    input wire  [255:0] fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_dout,
    input wire          fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_empty_n
);



__rs_fifo_reg #(
    .DATA_WIDTH (64),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1 /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_0_if_dout),
    .if_dout    (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_dout),
    .if_empty_n (_n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_empty_n0f5),
    .if_full_n  (_in_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_1_if_full_n967),
    .if_read    (C_drain_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_tail_if_full_n),
    .if_write   (_n_IO_L3_out_U0_hs_fifo_C_drain_C_drain_IO_L2_out_0137_dout_body_0_if_empty_n287),
    .reset      (1'b0)
);

__rs_fifo_reg #(
    .DATA_WIDTH (256),
    .ENABLE_REG (2),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0 /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_dout),
    .if_dout    (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_dout),
    .if_empty_n (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_empty_n),
    .if_full_n  (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_0_if_full_n),
    .if_read    (fifo_B_B_IO_L2_in_0_U_hs_if_din_body_1_if_full_n),
    .if_write   (fifo_B_B_IO_L2_in_0_U_hs_if_din_head_if_empty_n),
    .reset      (1'b0)
);

endmodule  // SLOT_X0Y0_TO_SLOT_X0Y0
