<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5A-25A" package="UBGA324" speed="2" partNumber="GW5A-LV25UG324C2/I1"/>
    <FileList>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\WM8960_Init\I2C_Init_Dev.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\WM8960_Init\WM8960_Init.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\WM8960_Init\i2c_bit_shift.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\WM8960_Init\i2c_control.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\WM8960_Init\wm8960_init_table.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\cmd_ctrl\cmd_ctrl.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\echo\echo.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\echo\echo_top.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\fifo\async_fifo.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\fifo\async_fifo_ctrl.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\fifo\dpram.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\fifo_sc_top\fifo_sc_top.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\fifo_sc_top_v2\fifo_sc_top_v2.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\gowin_pll\gowin_pll.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\gowin_ram16sdp\gowin_ram16sdp.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\i2s\i2s_rx.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\i2s\i2s_tx.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\iir\iir.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\iir_filter\iir_filter.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\key_filter\key_filter.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\reverb\reverb.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\reverb\reverb_top.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\top\RT_AudioPS.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\uart\uart_byte_rx.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\uart\uart_byte_tx.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\uart\uart_data_rx.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\uart\uart_data_tx.v" type="verilog"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\src\volume_control\volume_control.v" type="verilog"/>
        <File path="D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" type="gao"/>
        <File path="D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" type="gao"/>
        <File path="D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" type="gao"/>
        <File path="D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" type="gao"/>
        <File path="D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v" type="gao"/>
        <File path="D:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v" type="gao"/>
        <File path="C:\Users\Korea\Desktop\RT_AudioPS\impl\gwsynthesis\RTL_GAO\gw_gao_top.v" type="gao"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="include_path" value="D:/Gowin/Gowin_V1.9.9_x64/IDE/data/ipcores/GAO"/>
        <Option type="include_path" value="C:/Users/Korea/Desktop/RT_AudioPS/impl/gwsynthesis/RTL_GAO"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Users\Korea\Desktop\RT_AudioPS\impl\gwsynthesis\audio_loopback.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="RT_AudioPS"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
