From dc048d24520a2817a19b31231bf10f7b7bb56b13 Mon Sep 17 00:00:00 2001
From: MS1987 <lms228@163.com>
Date: Fri, 18 Nov 2022 12:54:28 +0800
Subject: [PATCH] correct the VCCIO3 domain

Signed-off-by: MS1987 <lms228@163.com>
---
 .../arm64/boot/dts/rockchip/rk3328-roc-cc.dts | 171 ++++++++++++------
 arch/arm64/boot/dts/rockchip/rk3328.dtsi      |   3 +-
 drivers/gpu/drm/drm_edid.c                    |   5 +
 drivers/gpu/drm/rockchip/inno_hdmi.c          |   2 +-
 .../phy/rockchip/phy-rockchip-inno-hdmi-phy.c |   1 +
 drivers/spi/spi-rockchip.c                    |   2 +
 drivers/spi/spidev.c                          |   5 +-
 drivers/staging/fbtft/fb_ili9341.c            |  46 ++++-
 drivers/video/hdmi.c                          |   2 +
 include/linux/hdmi.h                          |   1 +
 10 files changed, 170 insertions(+), 68 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3328-roc-cc.dts b/arch/arm64/boot/dts/rockchip/rk3328-roc-cc.dts
index bfacc080d..213293bfa 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328-roc-cc.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3328-roc-cc.dts
@@ -46,7 +46,7 @@
 #include "rk3328-box-plus-dram-timing.dtsi"
 
 / {
-	model = "Firefly ROC-RK3328-CC";
+	model = "Makerbase mkspi";
 	compatible = "firefly,roc-rk3328-cc", "rockchip,rk3328";
 
 	chosen {
@@ -72,19 +72,6 @@
 		#clock-cells = <0>;
 	};
 
-	sdio_pwrseq: sdio-pwrseq {
-		compatible = "mmc-pwrseq-simple";
-		pinctrl-names = "default";
-		pinctrl-0 = <&wifi_enable_h>;
-
-		/*
-		 * On the module itself this is one of these (depending
-		 * on the actual card populated):
-		 * - SDIO_RESET_L_WL_REG_ON
-		 * - PDN (power down when low)
-		 */
-		reset-gpios = <&gpio1 18 GPIO_ACTIVE_LOW>;
-	};
 
 	sound {
 		compatible = "simple-audio-card";
@@ -139,7 +126,7 @@
 
 	vcc_sd: sdmmc-regulator {
 		compatible = "regulator-fixed";
-		gpio = <&gpio0 30 GPIO_ACTIVE_LOW>;
+		gpio = <&gpio0 RK_PD6 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&sdmmc0m1_gpio>;
 		regulator-name = "vcc_sd";
@@ -150,21 +137,22 @@
 
 	vccio_sd: sdmmcio-regulator {
 		compatible = "regulator-gpio";
-		gpios = <&gpio0 25 GPIO_ACTIVE_HIGH>;
-		states = <1800000 0x1
-				  3300000 0x0>;
-		//pinctrl-names = "default";
-		//pinctrl-0 = <&sd_pwr_1800_sel>;
+		gpios = <&gpio2 RK_PC4 GPIO_ACTIVE_HIGH>;
+		pinctrl-0 = <&sdio_vcc_pin>;
+		pinctrl-names = "default";		
+		states = <1800000 0x0>,
+			 <3300000 0x1>;
 		regulator-name = "vccio_sd";
 		regulator-type = "voltage";
 		regulator-min-microvolt = <1800000>;
 		regulator-max-microvolt = <3300000>;
-		status="disabled";
+		regulator-always-on;
+		vin-supply = <&vcc_io>;
 	};
 	vcc_host1_5v: vcc_otg_5v: vcc5v0-host-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
-		gpio = <&gpio1 26 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio0 RK_PA2 GPIO_ACTIVE_HIGH>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&host_vbus_drv>;
 		regulator-name = "vcc_host1_5v";
@@ -398,7 +386,7 @@
 	pinctrl-0 = <&rgmiim1_pins>;
 	tx_delay = <0x28>;
 	rx_delay = <0x16>;
-	status = "okay";
+	status = "disable";
 };
 
 &gmac2phy {
@@ -408,7 +396,7 @@
 	assigned-clock-rate = <50000000>;
 	assigned-clocks = <&cru SCLK_MAC2PHY>;
 	assigned-clock-parents = <&cru SCLK_MAC2PHY_SRC>;
-	status = "disabled";
+	status = "okay";
 };
 
 &gpu {
@@ -606,12 +594,12 @@
 &i2s0 {
 	#sound-dai-cells = <0>;
 	rockchip,bclk-fs = <128>;
-	status = "okay";
+	status = "disable";
 };
 
 &i2s1 {
 	#sound-dai-cells = <0>;
-	status = "okay";
+	status = "disable";
 };
 
 &io_domains {
@@ -620,8 +608,8 @@
 	vccio1-supply = <&vcc_io>;
 	vccio2-supply = <&vcc_18emmc>;
 	//vccio3-supply = <&vccio_sd>;
-	vccio3-supply = <&vcc_io>;
-	vccio4-supply = <&vdd_18>;
+	vccio3-supply = <&vccio_sd>;
+	vccio4-supply = <&vcc_io>;
 	vccio5-supply = <&vcc_io>;
 	vccio6-supply = <&vcc_io>;
 	pmuio-supply = <&vcc_io>;
@@ -630,22 +618,22 @@
 &pinctrl {
 	pmic {
 		pmic_int_l: pmic-int-l {
-		rockchip,pins =
-			<1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up>;	/* gpio1_d0 */
+			rockchip,pins = <2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>;
 		};
 	};
 
-	sdio-pwrseq {
-		wifi_enable_h: wifi-enable-h {
-		rockchip,pins =
-			<1 18 RK_FUNC_GPIO &pcfg_pull_none>;
-		};
-	};
+
 
 	usb_host {
 		host_vbus_drv: host-vbus-drv {
 		rockchip,pins =
-			<1 26 RK_FUNC_GPIO &pcfg_pull_none>;
+			<0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+	
+	sd {
+		sdio_vcc_pin: sdio-vcc-pin {
+			rockchip,pins = <2 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>;
 		};
 	};
 
@@ -654,6 +642,25 @@
 			rockchip,pins = <0 0 RK_FUNC_GPIO &pcfg_pull_none>;
 		};
 	};
+	
+	touchscreen {
+		pinctrl_tsc2046_pendown: pinctrl_tsc2046_pendown {
+			rockchip,pins = <1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+		pinctrl_tsc2046_cs: pinctrl_tsc2046_cs {
+			rockchip,pins = <3 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+	};
+	lcd {
+		pinctrl_ili9341_cs: pinctrl_ili9341_cs {
+			rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+	};
+	spi0_cs2 {
+		pinctrl_spi0_cs2: pinctrl_spi0_cs2 {
+			rockchip,pins = <1 RK_PC2 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+	};
 
 /*
   sdmmcio-regulator {
@@ -670,29 +677,19 @@
 	status = "okay";
 };
 
-&sdio {
-	bus-width = <4>;
-	cap-sd-highspeed;
-	cap-sdio-irq;
-	disable-wp;
-	keep-power-in-suspend;
-	max-frequency = <150000000>;
-	mmc-pwrseq = <&sdio_pwrseq>;
-	non-removable;
-	num-slots = <1>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
-	supports-sdio;
-	status = "disabled";
-};
+
 
 &sdmmc {
 	bus-width = <4>;
 	cap-mmc-highspeed;
 	cap-sd-highspeed;
 	//sd-uhs-sdr104;
+	sd-uhs-sdr12;
+	sd-uhs-sdr25;
+	sd-uhs-sdr50;
+	sd-uhs-sdr104;
 	disable-wp;
-	clock-freq-min-max = <400000 80000000>;
+	clock-freq-min-max = <400000 150000000>;
 	clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
 			 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
 	clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
@@ -702,7 +699,7 @@
 	supports-sd;
 	status = "okay";
 	vmmc-supply = <&vcc_sd>;
-	//vqmmc-supply = <&vccio_sd>;
+	vqmmc-supply = <&vccio_sd>;
 };
 
 &spdif {
@@ -740,6 +737,69 @@
 &u3phy_pipe {
 	status = "okay";
 };
+&uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart0_xfer &uart0_cts>;
+ 	status = "okay";
+};
+
+&spi0 {
+	status = "okay";
+	max-freq = <48000000>;
+	dma-names = "tx", "rx";
+	cs-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>,<&gpio3 RK_PA7 GPIO_ACTIVE_LOW>,<&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
+	
+	spi_for_lcd@0 {
+		compatible ="ilitek,ili9341";
+		pinctrl-names ="default";
+		pinctrl-0 = <&pinctrl_ili9341_cs>;	
+		reg = <0>;
+		spi-max-frequency = <25000000>;
+		bgr;
+            	fps = <20>;
+            	rotate = <270>;
+            	buswidth = <8>; 
+		dc-gpios = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>;  /* gpio3 A6 */
+            	reset-gpios = <&gpio3 RK_PA4 GPIO_ACTIVE_LOW>; /* gpio3 A4 */
+            	led-gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_HIGH>;  /* gpio3 A5 */ 
+	    	status = "okay";
+	};
+	
+	spi_for_touch@1 {
+		reg = <1>;
+		compatible = "ti,tsc2046";
+		pinctrl-names ="default";
+		pinctrl-0 = <&pinctrl_tsc2046_pendown &pinctrl_tsc2046_cs>;	
+		ti,x-max = /bits/ 16 <3776>;
+		ti,x-min = /bits/ 16 <164>;
+		ti,y-min = /bits/ 16 <201>;
+		ti,y-max = /bits/ 16 <3919>;
+		ti,x-plate-ohms = /bits/ 16 <40>;
+		ti,pressure-max = /bits/ 16 <255>;
+	/*	touchscreen-fuzz-x = <16>;
+		touchscreen-fuzz-y = <16>;
+		touchscreen-fuzz-pressure = <10>;*/
+		ti,swap-xy = <1>;
+		touchscreen-inverted-y = <1>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <22 0>;
+		spi-max-frequency = <2000000>;
+		pendown-gpio = <&gpio1 RK_PC6 0>;
+		vcc-supply = <&vcc_io>;		
+		wakeup-source;
+		status = "okay";
+	};
+	
+	spi_for_cs2@2 {
+		reg = <2>;
+		compatible ="rockchip,spi_test_bus1_cs2";
+		pinctrl-names ="default";
+		pinctrl-0 = <&pinctrl_spi0_cs2>;			
+		spi-max-frequency = <5000000>;
+		status = "okay";
+	};
+};
+
 
 &usb20_otg {
 	dr_mode = "host";
@@ -779,7 +839,7 @@
 };
 
 &pwm3 {
-	status = "okay";
+	status = "disable";
 	compatible = "rockchip,remotectl-pwm";
 	remote_pwm_id = <3>;
 	handle_cpu_id = <1>;
@@ -861,3 +921,4 @@
 			<0xb5	KEY_BACKSPACE>;
 	};
 };
+
diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
index 3ebdc6bd2..10c732fc7 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
@@ -563,7 +563,7 @@
 		dmas = <&dmac 8>, <&dmac 9>;
 		dma-names = "tx", "rx";
 		pinctrl-names = "default";
-		pinctrl-0 = <&spi0m2_clk &spi0m2_tx &spi0m2_rx &spi0m2_cs0>;
+		pinctrl-0 = <&spi0m2_clk &spi0m2_tx &spi0m2_rx>;
 		status = "disabled";
 	};
 
@@ -2586,3 +2586,4 @@
 		};
 	};
 };
+
diff --git a/drivers/gpu/drm/drm_edid.c b/drivers/gpu/drm/drm_edid.c
index e1b515287..f7f875439 100644
--- a/drivers/gpu/drm/drm_edid.c
+++ b/drivers/gpu/drm/drm_edid.c
@@ -1223,6 +1223,11 @@ static const struct drm_display_mode edid_cea_modes[] = {
 		4104, 4400, 0, 2160, 2168, 2178, 2250, 0,
 		DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
 	  .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, },
+ 	/* 108 - 800x480@60Hz 5:3, Kenneth */
+  	{ DRM_MODE("800x480", DRM_MODE_TYPE_DRIVER, 30240, 800, 850,
+  		920, 960, 0, 480, 510, 513, 525, 0,
+  		DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
+  	  .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_5_3, },
 };
 
 /*
diff --git a/drivers/gpu/drm/rockchip/inno_hdmi.c b/drivers/gpu/drm/rockchip/inno_hdmi.c
index f5d6dc440..bbf7d8f32 100644
--- a/drivers/gpu/drm/rockchip/inno_hdmi.c
+++ b/drivers/gpu/drm/rockchip/inno_hdmi.c
@@ -623,7 +623,7 @@ static int inno_hdmi_connector_get_modes(struct drm_connector *connector)
 	struct inno_hdmi *hdmi = to_inno_hdmi(connector);
 	struct drm_display_mode *mode;
 	struct drm_display_info *info = &connector->display_info;
-	const u8 def_modes[6] = {4, 16, 31, 19, 17, 2};
+	const u8 def_modes[7] = {4, 16, 31, 19, 17, 2, 108};
 	struct edid *edid;
 	int ret = 0;
 	u8 i;
diff --git a/drivers/phy/rockchip/phy-rockchip-inno-hdmi-phy.c b/drivers/phy/rockchip/phy-rockchip-inno-hdmi-phy.c
index c7330e3be..eb0a24957 100644
--- a/drivers/phy/rockchip/phy-rockchip-inno-hdmi-phy.c
+++ b/drivers/phy/rockchip/phy-rockchip-inno-hdmi-phy.c
@@ -239,6 +239,7 @@ struct inno_hdmi_phy_drv_data {
 static const struct pre_pll_config pre_pll_cfg_table[] = {
 	{ 27000000,  27000000, 1,  90, 3, 2, 2, 10, 3, 3,  4, 0, 0},
 	{ 27000000,  33750000, 1,  90, 1, 3, 3, 10, 3, 3,  4, 0, 0},
+	{ 30240000,  30240000, 5, 504, 3, 2, 2, 20, 4, 2,  2, 0, 0},		// Kenneth
 	{ 40000000,  40000000, 1,  80, 2, 2, 2, 12, 2, 2,  2, 0, 0},
 	{ 40000000,  50000000, 1, 100, 2, 2, 2,  1, 0, 0, 15, 0, 0},
 	{ 59341000,  59341000, 1,  98, 3, 1, 2,  1, 3, 3,  4, 0, 0xE6AE6B},
diff --git a/drivers/spi/spi-rockchip.c b/drivers/spi/spi-rockchip.c
index 428164c22..6fefb81fb 100644
--- a/drivers/spi/spi-rockchip.c
+++ b/drivers/spi/spi-rockchip.c
@@ -722,6 +722,7 @@ static int rockchip_spi_probe(struct platform_device *pdev)
 	rs->type = SSI_MOTO_SPI;
 	rs->master = master;
 	rs->dev = &pdev->dev;
+	clk_set_rate(rs->spiclk, 48000000); //manually set to 48Mhz
 	rs->max_freq = clk_get_rate(rs->spiclk);
 
 	if (!of_property_read_u32(pdev->dev.of_node, "rx-sample-delay-ns",
@@ -950,3 +951,4 @@ module_platform_driver(rockchip_spi_driver);
 MODULE_AUTHOR("Addy Ke <addy.ke@rock-chips.com>");
 MODULE_DESCRIPTION("ROCKCHIP SPI Controller Driver");
 MODULE_LICENSE("GPL v2");
+
diff --git a/drivers/spi/spidev.c b/drivers/spi/spidev.c
index eb43d6016..3a1c409b5 100644
--- a/drivers/spi/spidev.c
+++ b/drivers/spi/spidev.c
@@ -696,9 +696,10 @@ static struct class *spidev_class;
 
 #ifdef CONFIG_OF
 static const struct of_device_id spidev_dt_ids[] = {
-	{ .compatible = "rohm,dh2228fv" },
+	/*{ .compatible = "rohm,dh2228fv" },
 	{ .compatible = "lineartechnology,ltc2488" },
-	{ .compatible = "rockchip,spidev" },
+	{ .compatible = "rockchip,spidev" },*/
+	{ .compatible = "rockchip,spi_test_bus1_cs2" },
 	{},
 };
 MODULE_DEVICE_TABLE(of, spidev_dt_ids);
diff --git a/drivers/staging/fbtft/fb_ili9341.c b/drivers/staging/fbtft/fb_ili9341.c
index dcee0aff5..f8c7cb445 100644
--- a/drivers/staging/fbtft/fb_ili9341.c
+++ b/drivers/staging/fbtft/fb_ili9341.c
@@ -28,9 +28,9 @@
 #include "fbtft.h"
 
 #define DRVNAME		"fb_ili9341"
-#define WIDTH		240
-#define HEIGHT		320
-#define TXBUFLEN	(4 * PAGE_SIZE)
+#define WIDTH		320
+#define HEIGHT		480
+#define TXBUFLEN	0xfffe // 4 * PAGE_SIZE 
 #define DEFAULT_GAMMA	"1F 1A 18 0A 0F 06 45 87 32 0A 07 02 07 05 00\n" \
 			"00 25 27 05 10 09 3A 78 4D 05 18 0D 38 3A 1F"
 
@@ -41,7 +41,33 @@ static int init_display(struct fbtft_par *par)
 	/* startup sequence for MI0283QT-9A */
 	write_reg(par, 0x01); /* software reset */
 	mdelay(5);
-	write_reg(par, 0x28); /* display off */
+	write_reg(par, MIPI_DCS_SET_DISPLAY_OFF);
+	
+	/*these are for st7796*/
+	/* --------------------------------------------------------- */
+	
+	write_reg(par, 0xf0, 0xc3);
+	write_reg(par, 0xf0, 0x96);
+	write_reg(par, 0x36, 0x28);
+	write_reg(par, 0x3A, 0x55);
+	write_reg(par, 0xB4, 0x01);
+	write_reg(par, 0xB7, 0xc6);
+	write_reg(par, 0xE8, 0x40, 0x8a, 0x00, 0x00, 0x29, 0x19, 0xa5, 0x33);
+	write_reg(par, 0xc1, 0x06);
+	write_reg(par, 0xc2, 0xa7);
+	write_reg(par, 0xc5, 0x18);
+	write_reg(par, 0xE0, 0xf0, 0x09, 0x0b, 0x06, 0x04, 0x15, 0x2f, 0x54, 0x42, 0x3c, 0x17, 0x14, 0x18, 0x1b);
+	write_reg(par, 0xE1, 0xf0, 0x09, 0x0b, 0x06, 0x04, 0x03, 0x2d, 0x43, 0x42, 0x3b, 0x16, 0x14, 0x17, 0x1b);
+	write_reg(par, 0xf0, 0x3c);
+	write_reg(par, 0xf0, 0x69);
+	write_reg(par, 0x11);
+	mdelay(100);
+	write_reg(par, 0x29);
+	mdelay(20);
+	
+	
+	/*below is for 9341*/
+	#if 0
 	/* --------------------------------------------------------- */
 	write_reg(par, 0xCF, 0x00, 0x83, 0x30);
 	write_reg(par, 0xED, 0x64, 0x03, 0x12, 0x81);
@@ -56,20 +82,21 @@ static int init_display(struct fbtft_par *par)
 	write_reg(par, 0xC5, 0x35, 0x3E);
 	write_reg(par, 0xC7, 0xBE);
 	/* ------------memory access control------------------------ */
-	write_reg(par, 0x3A, 0x55); /* 16bit pixel */
+	write_reg(par, MIPI_DCS_SET_PIXEL_FORMAT, 0x55); /* 16bit pixel */
 	/* ------------frame rate----------------------------------- */
 	write_reg(par, 0xB1, 0x00, 0x1B);
 	/* ------------Gamma---------------------------------------- */
 	/* write_reg(par, 0xF2, 0x08); */ /* Gamma Function Disable */
-	write_reg(par, 0x26, 0x01);
+	write_reg(par, MIPI_DCS_SET_GAMMA_CURVE, 0x01);
 	/* ------------display-------------------------------------- */
 	write_reg(par, 0xB7, 0x07); /* entry mode set */
 	write_reg(par, 0xB6, 0x0A, 0x82, 0x27, 0x00);
-	write_reg(par, 0x11); /* sleep out */
+	write_reg(par, MIPI_DCS_EXIT_SLEEP_MODE);
 	mdelay(100);
-	write_reg(par, 0x29); /* display on */
+	write_reg(par, MIPI_DCS_SET_DISPLAY_ON);
 	mdelay(20);
-
+	#endif
+	
 	return 0;
 }
 
@@ -163,3 +190,4 @@ MODULE_ALIAS("platform:ili9341");
 MODULE_DESCRIPTION("FB driver for the ILI9341 LCD display controller");
 MODULE_AUTHOR("Christian Vogelgsang");
 MODULE_LICENSE("GPL");
+
diff --git a/drivers/video/hdmi.c b/drivers/video/hdmi.c
index 707c9b738..e0f85e9e7 100644
--- a/drivers/video/hdmi.c
+++ b/drivers/video/hdmi.c
@@ -644,6 +644,8 @@ hdmi_picture_aspect_get_name(enum hdmi_picture_aspect picture_aspect)
 		return "64:27";
 	case HDMI_PICTURE_ASPECT_256_135:
 		return "256:135";
+	case HDMI_PICTURE_ASPECT_5_3:
+		return "5:3";
 	case HDMI_PICTURE_ASPECT_RESERVED:
 		return "Reserved";
 	}
diff --git a/include/linux/hdmi.h b/include/linux/hdmi.h
index a8095e1d6..b9c9c8897 100644
--- a/include/linux/hdmi.h
+++ b/include/linux/hdmi.h
@@ -82,6 +82,7 @@ enum hdmi_picture_aspect {
 	HDMI_PICTURE_ASPECT_16_9,
 	HDMI_PICTURE_ASPECT_64_27,
 	HDMI_PICTURE_ASPECT_256_135,
+	HDMI_PICTURE_ASPECT_5_3,
 	HDMI_PICTURE_ASPECT_RESERVED,
 };
 
-- 
Created with Armbian build tools https://github.com//armbian/build

