// Created using Xilinx Cse Software [ISE - 14.7]
// Date: Mon Jun 08 17:42:46 2020

TRST OFF;
ENDIR IDLE;
ENDDR IDLE;
STATE RESET;
STATE IDLE;
TIR 0 ;
HIR 0 ;
HDR 0 ;
TDR 0 ;
TIR 0 ;
HIR 0 ;
TDR 0 ;
HDR 0 ;
SIR 8 TDI (ff) SMASK (ff) ;
SDR 1 TDI (00) SMASK (01) ;
