module mod_1 (
    input wire clk,
    input wire rst_n,
    input wire [3:0] data,
    input wire sel,
    output reg [7:0] shift_reg,
    output wire y
);
    always @(posedge clk) begin
        if (!rst_n)
            shift_reg <= 8'b0;
        else
            shift_reg <= {shift_reg[6:0], data[0]};
    end
    assign y = sel ? shift_reg[0] : 1'b0;
endmodule