{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693756625341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693756625341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 12:57:05 2023 " "Processing started: Sun Sep 03 12:57:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693756625341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756625341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756625341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693756626023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693756626023 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693756636712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693756636712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636721 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636721 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636730 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693756636739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.v 2 2 " "Found 2 design units, including 2 entities, in source file regmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636747 ""} { "Info" "ISGN_ENTITY_NAME" "2 regMemMux " "Found entity 2: regMemMux" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoregmux.v 1 1 " "Found 1 design units, including 1 entities, in source file memtoregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 memToRegMux " "Found entity 1: memToRegMux" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mipsControl.v " "Can't analyze file -- file mipsControl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693756636755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intmem.v 1 1 " "Found 1 design units, including 1 entities, in source file intmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 intMem " "Found entity 1: intMem" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636755 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCNext " "Found entity 2: PCNext" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693756636755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regDst MIPS.v(54) " "Verilog HDL Implicit Net warning at MIPS.v(54): created implicit net for \"regDst\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693756636853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt MIPS.v(24) " "Verilog HDL or VHDL warning at MIPS.v(24): object \"rt\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693756636861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs MIPS.v(25) " "Verilog HDL or VHDL warning at MIPS.v(25): object \"rs\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693756636861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtMem MIPS.v(28) " "Verilog HDL or VHDL warning at MIPS.v(28): object \"rtMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693756636861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsMem MIPS.v(29) " "Verilog HDL or VHDL warning at MIPS.v(29): object \"rsMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693756636861 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdMem MIPS.v(30) " "Verilog HDL or VHDL warning at MIPS.v(30): object \"rdMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693756636861 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS.v" "pc" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNext PCNext:nextInstruction " "Elaborating entity \"PCNext\" for hierarchy \"PCNext:nextInstruction\"" {  } { { "MIPS.v" "nextInstruction" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intMem intMem:intMem " "Elaborating entity \"intMem\" for hierarchy \"intMem:intMem\"" {  } { { "MIPS.v" "intMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636869 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 63 intMem.v(14) " "Verilog HDL warning at intMem.v(14): number of words (62) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693756636869 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.data_a 0 intMem.v(9) " "Net \"intMemory.data_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693756636869 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.waddr_a 0 intMem.v(9) " "Net \"intMemory.waddr_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693756636877 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.we_a 0 intMem.v(9) " "Net \"intMemory.we_a\" at intMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693756636877 "|MIPS|intMem:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "MIPS.v" "control" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(15) " "Verilog HDL Case Statement warning at control.v(15): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in1Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in1Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in2Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in2Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control.v(11) " "Inferred latch for \"regWrite\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control.v(11) " "Inferred latch for \"branch\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst control.v(11) " "Inferred latch for \"regDst\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] control.v(11) " "Inferred latch for \"aluOp\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] control.v(11) " "Inferred latch for \"aluOp\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] control.v(11) " "Inferred latch for \"aluOp\[2\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] control.v(11) " "Inferred latch for \"aluOp\[3\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2Mux control.v(11) " "Inferred latch for \"in2Mux\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[0\] control.v(11) " "Inferred latch for \"in1Mux\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[1\] control.v(11) " "Inferred latch for \"in1Mux\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636886 "|MIPS|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMemMux regMemMux:regMemWriteMux " "Elaborating entity \"regMemMux\" for hierarchy \"regMemMux:regMemWriteMux\"" {  } { { "MIPS.v" "regMemWriteMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmem regmem:regmem " "Elaborating entity \"regmem\" for hierarchy \"regmem:regmem\"" {  } { { "MIPS.v" "regmem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636902 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "canWrite regMem.v(34) " "Verilog HDL Always Construct warning at regMem.v(34): variable \"canWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1693756636904 "|MIPS|regmem:regmem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeReg regMem.v(35) " "Verilog HDL Always Construct warning at regMem.v(35): variable \"writeReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1693756636904 "|MIPS|regmem:regmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_out_sign_extend dual_out_sign_extend:sign_extend " "Elaborating entity \"dual_out_sign_extend\" for hierarchy \"dual_out_sign_extend:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(46) " "Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaIn1MuxOut ula.v(46) " "Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable \"ulaIn1MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[0\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[0\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[1\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[1\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[2\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[2\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[3\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[3\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[4\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[4\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[5\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[5\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[6\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[6\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[7\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[7\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[8\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[8\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[9\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[9\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[10\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[10\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[11\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[11\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[12\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[12\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[13\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[13\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[14\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[14\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[15\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[15\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[16\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[16\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[17\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[17\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[18\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[18\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636920 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[19\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[19\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636928 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[20\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[20\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636928 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[21\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[21\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636928 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[22\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[22\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636928 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[23\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[23\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[24\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[24\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[25\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[25\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[26\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[26\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[27\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[27\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[28\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[28\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[29\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[29\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[30\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[30\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[31\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[31\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636937 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(18) " "Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693756636937 "|MIPS|ulaCore:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "MIPS.v" "dataMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mainMemory dataMem.v(6) " "Verilog HDL or VHDL warning at dataMem.v(6): object \"mainMemory\" assigned a value but never read" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693756636937 "|MIPS|dataMem:dataMem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData dataMem.v(5) " "Output port \"readData\" at dataMem.v(5) has no driver" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693756636937 "|MIPS|dataMem:dataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memToRegMux memToRegMux:memToRegMux " "Elaborating entity \"memToRegMux\" for hierarchy \"memToRegMux:memToRegMux\"" {  } { { "MIPS.v" "memToRegMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756636945 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intMem:intMem\|intMemory " "RAM logic \"intMem:intMem\|intMemory\" is uninferred due to inappropriate RAM size" {  } { { "intMem.v" "intMemory" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693756637428 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693756637428 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693756637428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~0 " "LATCH primitive \"regmem:regmem\|regMemory~0\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1 " "LATCH primitive \"regmem:regmem\|regMemory~1\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637816 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~2 " "LATCH primitive \"regmem:regmem\|regMemory~2\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~3 " "LATCH primitive \"regmem:regmem\|regMemory~3\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~4 " "LATCH primitive \"regmem:regmem\|regMemory~4\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~5 " "LATCH primitive \"regmem:regmem\|regMemory~5\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~6 " "LATCH primitive \"regmem:regmem\|regMemory~6\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~7 " "LATCH primitive \"regmem:regmem\|regMemory~7\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~8 " "LATCH primitive \"regmem:regmem\|regMemory~8\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~9 " "LATCH primitive \"regmem:regmem\|regMemory~9\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~10 " "LATCH primitive \"regmem:regmem\|regMemory~10\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~11 " "LATCH primitive \"regmem:regmem\|regMemory~11\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~12 " "LATCH primitive \"regmem:regmem\|regMemory~12\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~13 " "LATCH primitive \"regmem:regmem\|regMemory~13\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~14 " "LATCH primitive \"regmem:regmem\|regMemory~14\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~15 " "LATCH primitive \"regmem:regmem\|regMemory~15\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~16 " "LATCH primitive \"regmem:regmem\|regMemory~16\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~17 " "LATCH primitive \"regmem:regmem\|regMemory~17\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~18 " "LATCH primitive \"regmem:regmem\|regMemory~18\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~19 " "LATCH primitive \"regmem:regmem\|regMemory~19\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~20 " "LATCH primitive \"regmem:regmem\|regMemory~20\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~21 " "LATCH primitive \"regmem:regmem\|regMemory~21\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~22 " "LATCH primitive \"regmem:regmem\|regMemory~22\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~23 " "LATCH primitive \"regmem:regmem\|regMemory~23\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~24 " "LATCH primitive \"regmem:regmem\|regMemory~24\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~25 " "LATCH primitive \"regmem:regmem\|regMemory~25\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~26 " "LATCH primitive \"regmem:regmem\|regMemory~26\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~27 " "LATCH primitive \"regmem:regmem\|regMemory~27\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~28 " "LATCH primitive \"regmem:regmem\|regMemory~28\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~29 " "LATCH primitive \"regmem:regmem\|regMemory~29\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~30 " "LATCH primitive \"regmem:regmem\|regMemory~30\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~31 " "LATCH primitive \"regmem:regmem\|regMemory~31\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~32 " "LATCH primitive \"regmem:regmem\|regMemory~32\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~33 " "LATCH primitive \"regmem:regmem\|regMemory~33\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~34 " "LATCH primitive \"regmem:regmem\|regMemory~34\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~35 " "LATCH primitive \"regmem:regmem\|regMemory~35\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~36 " "LATCH primitive \"regmem:regmem\|regMemory~36\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~37 " "LATCH primitive \"regmem:regmem\|regMemory~37\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~38 " "LATCH primitive \"regmem:regmem\|regMemory~38\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~39 " "LATCH primitive \"regmem:regmem\|regMemory~39\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~40 " "LATCH primitive \"regmem:regmem\|regMemory~40\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~41 " "LATCH primitive \"regmem:regmem\|regMemory~41\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~42 " "LATCH primitive \"regmem:regmem\|regMemory~42\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~43 " "LATCH primitive \"regmem:regmem\|regMemory~43\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~44 " "LATCH primitive \"regmem:regmem\|regMemory~44\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~45 " "LATCH primitive \"regmem:regmem\|regMemory~45\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~46 " "LATCH primitive \"regmem:regmem\|regMemory~46\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~47 " "LATCH primitive \"regmem:regmem\|regMemory~47\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~48 " "LATCH primitive \"regmem:regmem\|regMemory~48\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~49 " "LATCH primitive \"regmem:regmem\|regMemory~49\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~50 " "LATCH primitive \"regmem:regmem\|regMemory~50\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~51 " "LATCH primitive \"regmem:regmem\|regMemory~51\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~52 " "LATCH primitive \"regmem:regmem\|regMemory~52\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~53 " "LATCH primitive \"regmem:regmem\|regMemory~53\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~54 " "LATCH primitive \"regmem:regmem\|regMemory~54\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~55 " "LATCH primitive \"regmem:regmem\|regMemory~55\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~56 " "LATCH primitive \"regmem:regmem\|regMemory~56\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~57 " "LATCH primitive \"regmem:regmem\|regMemory~57\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~58 " "LATCH primitive \"regmem:regmem\|regMemory~58\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~59 " "LATCH primitive \"regmem:regmem\|regMemory~59\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~60 " "LATCH primitive \"regmem:regmem\|regMemory~60\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~61 " "LATCH primitive \"regmem:regmem\|regMemory~61\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~62 " "LATCH primitive \"regmem:regmem\|regMemory~62\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~63 " "LATCH primitive \"regmem:regmem\|regMemory~63\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~64 " "LATCH primitive \"regmem:regmem\|regMemory~64\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~65 " "LATCH primitive \"regmem:regmem\|regMemory~65\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~66 " "LATCH primitive \"regmem:regmem\|regMemory~66\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~67 " "LATCH primitive \"regmem:regmem\|regMemory~67\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~68 " "LATCH primitive \"regmem:regmem\|regMemory~68\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~69 " "LATCH primitive \"regmem:regmem\|regMemory~69\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~70 " "LATCH primitive \"regmem:regmem\|regMemory~70\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~71 " "LATCH primitive \"regmem:regmem\|regMemory~71\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~72 " "LATCH primitive \"regmem:regmem\|regMemory~72\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~73 " "LATCH primitive \"regmem:regmem\|regMemory~73\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~74 " "LATCH primitive \"regmem:regmem\|regMemory~74\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~75 " "LATCH primitive \"regmem:regmem\|regMemory~75\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~76 " "LATCH primitive \"regmem:regmem\|regMemory~76\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~77 " "LATCH primitive \"regmem:regmem\|regMemory~77\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~78 " "LATCH primitive \"regmem:regmem\|regMemory~78\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~79 " "LATCH primitive \"regmem:regmem\|regMemory~79\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~80 " "LATCH primitive \"regmem:regmem\|regMemory~80\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~81 " "LATCH primitive \"regmem:regmem\|regMemory~81\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~82 " "LATCH primitive \"regmem:regmem\|regMemory~82\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~83 " "LATCH primitive \"regmem:regmem\|regMemory~83\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~84 " "LATCH primitive \"regmem:regmem\|regMemory~84\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~85 " "LATCH primitive \"regmem:regmem\|regMemory~85\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~86 " "LATCH primitive \"regmem:regmem\|regMemory~86\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~87 " "LATCH primitive \"regmem:regmem\|regMemory~87\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~88 " "LATCH primitive \"regmem:regmem\|regMemory~88\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~89 " "LATCH primitive \"regmem:regmem\|regMemory~89\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~90 " "LATCH primitive \"regmem:regmem\|regMemory~90\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~91 " "LATCH primitive \"regmem:regmem\|regMemory~91\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~92 " "LATCH primitive \"regmem:regmem\|regMemory~92\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~93 " "LATCH primitive \"regmem:regmem\|regMemory~93\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~94 " "LATCH primitive \"regmem:regmem\|regMemory~94\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~95 " "LATCH primitive \"regmem:regmem\|regMemory~95\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~96 " "LATCH primitive \"regmem:regmem\|regMemory~96\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~97 " "LATCH primitive \"regmem:regmem\|regMemory~97\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~98 " "LATCH primitive \"regmem:regmem\|regMemory~98\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~99 " "LATCH primitive \"regmem:regmem\|regMemory~99\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~100 " "LATCH primitive \"regmem:regmem\|regMemory~100\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~101 " "LATCH primitive \"regmem:regmem\|regMemory~101\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~102 " "LATCH primitive \"regmem:regmem\|regMemory~102\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~103 " "LATCH primitive \"regmem:regmem\|regMemory~103\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~104 " "LATCH primitive \"regmem:regmem\|regMemory~104\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~105 " "LATCH primitive \"regmem:regmem\|regMemory~105\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~106 " "LATCH primitive \"regmem:regmem\|regMemory~106\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~107 " "LATCH primitive \"regmem:regmem\|regMemory~107\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~108 " "LATCH primitive \"regmem:regmem\|regMemory~108\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~109 " "LATCH primitive \"regmem:regmem\|regMemory~109\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~110 " "LATCH primitive \"regmem:regmem\|regMemory~110\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~111 " "LATCH primitive \"regmem:regmem\|regMemory~111\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~112 " "LATCH primitive \"regmem:regmem\|regMemory~112\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~113 " "LATCH primitive \"regmem:regmem\|regMemory~113\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~114 " "LATCH primitive \"regmem:regmem\|regMemory~114\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~115 " "LATCH primitive \"regmem:regmem\|regMemory~115\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~116 " "LATCH primitive \"regmem:regmem\|regMemory~116\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~117 " "LATCH primitive \"regmem:regmem\|regMemory~117\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~118 " "LATCH primitive \"regmem:regmem\|regMemory~118\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~119 " "LATCH primitive \"regmem:regmem\|regMemory~119\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~120 " "LATCH primitive \"regmem:regmem\|regMemory~120\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~121 " "LATCH primitive \"regmem:regmem\|regMemory~121\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~122 " "LATCH primitive \"regmem:regmem\|regMemory~122\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~123 " "LATCH primitive \"regmem:regmem\|regMemory~123\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~124 " "LATCH primitive \"regmem:regmem\|regMemory~124\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~125 " "LATCH primitive \"regmem:regmem\|regMemory~125\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~126 " "LATCH primitive \"regmem:regmem\|regMemory~126\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~127 " "LATCH primitive \"regmem:regmem\|regMemory~127\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~128 " "LATCH primitive \"regmem:regmem\|regMemory~128\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~129 " "LATCH primitive \"regmem:regmem\|regMemory~129\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~130 " "LATCH primitive \"regmem:regmem\|regMemory~130\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~131 " "LATCH primitive \"regmem:regmem\|regMemory~131\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~132 " "LATCH primitive \"regmem:regmem\|regMemory~132\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~133 " "LATCH primitive \"regmem:regmem\|regMemory~133\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~134 " "LATCH primitive \"regmem:regmem\|regMemory~134\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~135 " "LATCH primitive \"regmem:regmem\|regMemory~135\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~136 " "LATCH primitive \"regmem:regmem\|regMemory~136\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~137 " "LATCH primitive \"regmem:regmem\|regMemory~137\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~138 " "LATCH primitive \"regmem:regmem\|regMemory~138\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~139 " "LATCH primitive \"regmem:regmem\|regMemory~139\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~140 " "LATCH primitive \"regmem:regmem\|regMemory~140\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~141 " "LATCH primitive \"regmem:regmem\|regMemory~141\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~142 " "LATCH primitive \"regmem:regmem\|regMemory~142\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~143 " "LATCH primitive \"regmem:regmem\|regMemory~143\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~144 " "LATCH primitive \"regmem:regmem\|regMemory~144\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~145 " "LATCH primitive \"regmem:regmem\|regMemory~145\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~146 " "LATCH primitive \"regmem:regmem\|regMemory~146\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~147 " "LATCH primitive \"regmem:regmem\|regMemory~147\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~148 " "LATCH primitive \"regmem:regmem\|regMemory~148\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~149 " "LATCH primitive \"regmem:regmem\|regMemory~149\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~150 " "LATCH primitive \"regmem:regmem\|regMemory~150\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~151 " "LATCH primitive \"regmem:regmem\|regMemory~151\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~152 " "LATCH primitive \"regmem:regmem\|regMemory~152\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~153 " "LATCH primitive \"regmem:regmem\|regMemory~153\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~154 " "LATCH primitive \"regmem:regmem\|regMemory~154\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~155 " "LATCH primitive \"regmem:regmem\|regMemory~155\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~156 " "LATCH primitive \"regmem:regmem\|regMemory~156\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~157 " "LATCH primitive \"regmem:regmem\|regMemory~157\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~158 " "LATCH primitive \"regmem:regmem\|regMemory~158\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~159 " "LATCH primitive \"regmem:regmem\|regMemory~159\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~160 " "LATCH primitive \"regmem:regmem\|regMemory~160\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~161 " "LATCH primitive \"regmem:regmem\|regMemory~161\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~162 " "LATCH primitive \"regmem:regmem\|regMemory~162\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~163 " "LATCH primitive \"regmem:regmem\|regMemory~163\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~164 " "LATCH primitive \"regmem:regmem\|regMemory~164\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~165 " "LATCH primitive \"regmem:regmem\|regMemory~165\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~166 " "LATCH primitive \"regmem:regmem\|regMemory~166\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~167 " "LATCH primitive \"regmem:regmem\|regMemory~167\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~168 " "LATCH primitive \"regmem:regmem\|regMemory~168\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~169 " "LATCH primitive \"regmem:regmem\|regMemory~169\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~170 " "LATCH primitive \"regmem:regmem\|regMemory~170\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~171 " "LATCH primitive \"regmem:regmem\|regMemory~171\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~172 " "LATCH primitive \"regmem:regmem\|regMemory~172\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~173 " "LATCH primitive \"regmem:regmem\|regMemory~173\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~174 " "LATCH primitive \"regmem:regmem\|regMemory~174\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~175 " "LATCH primitive \"regmem:regmem\|regMemory~175\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~176 " "LATCH primitive \"regmem:regmem\|regMemory~176\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~177 " "LATCH primitive \"regmem:regmem\|regMemory~177\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~178 " "LATCH primitive \"regmem:regmem\|regMemory~178\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~179 " "LATCH primitive \"regmem:regmem\|regMemory~179\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~180 " "LATCH primitive \"regmem:regmem\|regMemory~180\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~181 " "LATCH primitive \"regmem:regmem\|regMemory~181\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~182 " "LATCH primitive \"regmem:regmem\|regMemory~182\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~183 " "LATCH primitive \"regmem:regmem\|regMemory~183\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~184 " "LATCH primitive \"regmem:regmem\|regMemory~184\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~185 " "LATCH primitive \"regmem:regmem\|regMemory~185\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~186 " "LATCH primitive \"regmem:regmem\|regMemory~186\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~187 " "LATCH primitive \"regmem:regmem\|regMemory~187\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~188 " "LATCH primitive \"regmem:regmem\|regMemory~188\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~189 " "LATCH primitive \"regmem:regmem\|regMemory~189\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~190 " "LATCH primitive \"regmem:regmem\|regMemory~190\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~191 " "LATCH primitive \"regmem:regmem\|regMemory~191\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~192 " "LATCH primitive \"regmem:regmem\|regMemory~192\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~193 " "LATCH primitive \"regmem:regmem\|regMemory~193\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~194 " "LATCH primitive \"regmem:regmem\|regMemory~194\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~195 " "LATCH primitive \"regmem:regmem\|regMemory~195\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~196 " "LATCH primitive \"regmem:regmem\|regMemory~196\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~197 " "LATCH primitive \"regmem:regmem\|regMemory~197\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~198 " "LATCH primitive \"regmem:regmem\|regMemory~198\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~199 " "LATCH primitive \"regmem:regmem\|regMemory~199\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~200 " "LATCH primitive \"regmem:regmem\|regMemory~200\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~201 " "LATCH primitive \"regmem:regmem\|regMemory~201\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~202 " "LATCH primitive \"regmem:regmem\|regMemory~202\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~203 " "LATCH primitive \"regmem:regmem\|regMemory~203\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~204 " "LATCH primitive \"regmem:regmem\|regMemory~204\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~205 " "LATCH primitive \"regmem:regmem\|regMemory~205\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~206 " "LATCH primitive \"regmem:regmem\|regMemory~206\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~207 " "LATCH primitive \"regmem:regmem\|regMemory~207\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~208 " "LATCH primitive \"regmem:regmem\|regMemory~208\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~209 " "LATCH primitive \"regmem:regmem\|regMemory~209\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~210 " "LATCH primitive \"regmem:regmem\|regMemory~210\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~211 " "LATCH primitive \"regmem:regmem\|regMemory~211\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~212 " "LATCH primitive \"regmem:regmem\|regMemory~212\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~213 " "LATCH primitive \"regmem:regmem\|regMemory~213\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~214 " "LATCH primitive \"regmem:regmem\|regMemory~214\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~215 " "LATCH primitive \"regmem:regmem\|regMemory~215\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~216 " "LATCH primitive \"regmem:regmem\|regMemory~216\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~217 " "LATCH primitive \"regmem:regmem\|regMemory~217\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~218 " "LATCH primitive \"regmem:regmem\|regMemory~218\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~219 " "LATCH primitive \"regmem:regmem\|regMemory~219\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~220 " "LATCH primitive \"regmem:regmem\|regMemory~220\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~221 " "LATCH primitive \"regmem:regmem\|regMemory~221\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~222 " "LATCH primitive \"regmem:regmem\|regMemory~222\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~223 " "LATCH primitive \"regmem:regmem\|regMemory~223\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~224 " "LATCH primitive \"regmem:regmem\|regMemory~224\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~225 " "LATCH primitive \"regmem:regmem\|regMemory~225\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~226 " "LATCH primitive \"regmem:regmem\|regMemory~226\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~227 " "LATCH primitive \"regmem:regmem\|regMemory~227\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~228 " "LATCH primitive \"regmem:regmem\|regMemory~228\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~229 " "LATCH primitive \"regmem:regmem\|regMemory~229\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~230 " "LATCH primitive \"regmem:regmem\|regMemory~230\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~231 " "LATCH primitive \"regmem:regmem\|regMemory~231\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~232 " "LATCH primitive \"regmem:regmem\|regMemory~232\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~233 " "LATCH primitive \"regmem:regmem\|regMemory~233\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~234 " "LATCH primitive \"regmem:regmem\|regMemory~234\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~235 " "LATCH primitive \"regmem:regmem\|regMemory~235\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~236 " "LATCH primitive \"regmem:regmem\|regMemory~236\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~237 " "LATCH primitive \"regmem:regmem\|regMemory~237\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~238 " "LATCH primitive \"regmem:regmem\|regMemory~238\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~239 " "LATCH primitive \"regmem:regmem\|regMemory~239\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~240 " "LATCH primitive \"regmem:regmem\|regMemory~240\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~241 " "LATCH primitive \"regmem:regmem\|regMemory~241\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~242 " "LATCH primitive \"regmem:regmem\|regMemory~242\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~243 " "LATCH primitive \"regmem:regmem\|regMemory~243\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~244 " "LATCH primitive \"regmem:regmem\|regMemory~244\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~245 " "LATCH primitive \"regmem:regmem\|regMemory~245\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~246 " "LATCH primitive \"regmem:regmem\|regMemory~246\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~247 " "LATCH primitive \"regmem:regmem\|regMemory~247\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~248 " "LATCH primitive \"regmem:regmem\|regMemory~248\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~249 " "LATCH primitive \"regmem:regmem\|regMemory~249\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~250 " "LATCH primitive \"regmem:regmem\|regMemory~250\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~251 " "LATCH primitive \"regmem:regmem\|regMemory~251\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~252 " "LATCH primitive \"regmem:regmem\|regMemory~252\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~253 " "LATCH primitive \"regmem:regmem\|regMemory~253\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~254 " "LATCH primitive \"regmem:regmem\|regMemory~254\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~255 " "LATCH primitive \"regmem:regmem\|regMemory~255\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~256 " "LATCH primitive \"regmem:regmem\|regMemory~256\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~257 " "LATCH primitive \"regmem:regmem\|regMemory~257\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~258 " "LATCH primitive \"regmem:regmem\|regMemory~258\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~259 " "LATCH primitive \"regmem:regmem\|regMemory~259\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~260 " "LATCH primitive \"regmem:regmem\|regMemory~260\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~261 " "LATCH primitive \"regmem:regmem\|regMemory~261\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~262 " "LATCH primitive \"regmem:regmem\|regMemory~262\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~263 " "LATCH primitive \"regmem:regmem\|regMemory~263\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~264 " "LATCH primitive \"regmem:regmem\|regMemory~264\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~265 " "LATCH primitive \"regmem:regmem\|regMemory~265\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~266 " "LATCH primitive \"regmem:regmem\|regMemory~266\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~267 " "LATCH primitive \"regmem:regmem\|regMemory~267\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~268 " "LATCH primitive \"regmem:regmem\|regMemory~268\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~269 " "LATCH primitive \"regmem:regmem\|regMemory~269\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~270 " "LATCH primitive \"regmem:regmem\|regMemory~270\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~271 " "LATCH primitive \"regmem:regmem\|regMemory~271\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~272 " "LATCH primitive \"regmem:regmem\|regMemory~272\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~273 " "LATCH primitive \"regmem:regmem\|regMemory~273\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~274 " "LATCH primitive \"regmem:regmem\|regMemory~274\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~275 " "LATCH primitive \"regmem:regmem\|regMemory~275\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~276 " "LATCH primitive \"regmem:regmem\|regMemory~276\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~277 " "LATCH primitive \"regmem:regmem\|regMemory~277\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~278 " "LATCH primitive \"regmem:regmem\|regMemory~278\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~279 " "LATCH primitive \"regmem:regmem\|regMemory~279\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~280 " "LATCH primitive \"regmem:regmem\|regMemory~280\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~281 " "LATCH primitive \"regmem:regmem\|regMemory~281\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~282 " "LATCH primitive \"regmem:regmem\|regMemory~282\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~283 " "LATCH primitive \"regmem:regmem\|regMemory~283\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~284 " "LATCH primitive \"regmem:regmem\|regMemory~284\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~285 " "LATCH primitive \"regmem:regmem\|regMemory~285\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~286 " "LATCH primitive \"regmem:regmem\|regMemory~286\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~287 " "LATCH primitive \"regmem:regmem\|regMemory~287\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~288 " "LATCH primitive \"regmem:regmem\|regMemory~288\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~289 " "LATCH primitive \"regmem:regmem\|regMemory~289\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~290 " "LATCH primitive \"regmem:regmem\|regMemory~290\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~291 " "LATCH primitive \"regmem:regmem\|regMemory~291\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~292 " "LATCH primitive \"regmem:regmem\|regMemory~292\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~293 " "LATCH primitive \"regmem:regmem\|regMemory~293\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~294 " "LATCH primitive \"regmem:regmem\|regMemory~294\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~295 " "LATCH primitive \"regmem:regmem\|regMemory~295\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~296 " "LATCH primitive \"regmem:regmem\|regMemory~296\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~297 " "LATCH primitive \"regmem:regmem\|regMemory~297\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~298 " "LATCH primitive \"regmem:regmem\|regMemory~298\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~299 " "LATCH primitive \"regmem:regmem\|regMemory~299\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~300 " "LATCH primitive \"regmem:regmem\|regMemory~300\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~301 " "LATCH primitive \"regmem:regmem\|regMemory~301\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~302 " "LATCH primitive \"regmem:regmem\|regMemory~302\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~303 " "LATCH primitive \"regmem:regmem\|regMemory~303\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~304 " "LATCH primitive \"regmem:regmem\|regMemory~304\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~305 " "LATCH primitive \"regmem:regmem\|regMemory~305\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~306 " "LATCH primitive \"regmem:regmem\|regMemory~306\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~307 " "LATCH primitive \"regmem:regmem\|regMemory~307\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~308 " "LATCH primitive \"regmem:regmem\|regMemory~308\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~309 " "LATCH primitive \"regmem:regmem\|regMemory~309\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~310 " "LATCH primitive \"regmem:regmem\|regMemory~310\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~311 " "LATCH primitive \"regmem:regmem\|regMemory~311\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~312 " "LATCH primitive \"regmem:regmem\|regMemory~312\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~313 " "LATCH primitive \"regmem:regmem\|regMemory~313\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~314 " "LATCH primitive \"regmem:regmem\|regMemory~314\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~315 " "LATCH primitive \"regmem:regmem\|regMemory~315\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~316 " "LATCH primitive \"regmem:regmem\|regMemory~316\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~317 " "LATCH primitive \"regmem:regmem\|regMemory~317\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~318 " "LATCH primitive \"regmem:regmem\|regMemory~318\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~319 " "LATCH primitive \"regmem:regmem\|regMemory~319\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~320 " "LATCH primitive \"regmem:regmem\|regMemory~320\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~321 " "LATCH primitive \"regmem:regmem\|regMemory~321\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~322 " "LATCH primitive \"regmem:regmem\|regMemory~322\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~323 " "LATCH primitive \"regmem:regmem\|regMemory~323\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~324 " "LATCH primitive \"regmem:regmem\|regMemory~324\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~325 " "LATCH primitive \"regmem:regmem\|regMemory~325\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~326 " "LATCH primitive \"regmem:regmem\|regMemory~326\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~327 " "LATCH primitive \"regmem:regmem\|regMemory~327\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~328 " "LATCH primitive \"regmem:regmem\|regMemory~328\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~329 " "LATCH primitive \"regmem:regmem\|regMemory~329\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~330 " "LATCH primitive \"regmem:regmem\|regMemory~330\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~331 " "LATCH primitive \"regmem:regmem\|regMemory~331\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~332 " "LATCH primitive \"regmem:regmem\|regMemory~332\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~333 " "LATCH primitive \"regmem:regmem\|regMemory~333\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~334 " "LATCH primitive \"regmem:regmem\|regMemory~334\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~335 " "LATCH primitive \"regmem:regmem\|regMemory~335\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~336 " "LATCH primitive \"regmem:regmem\|regMemory~336\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~337 " "LATCH primitive \"regmem:regmem\|regMemory~337\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~338 " "LATCH primitive \"regmem:regmem\|regMemory~338\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~339 " "LATCH primitive \"regmem:regmem\|regMemory~339\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~340 " "LATCH primitive \"regmem:regmem\|regMemory~340\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~341 " "LATCH primitive \"regmem:regmem\|regMemory~341\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~342 " "LATCH primitive \"regmem:regmem\|regMemory~342\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~343 " "LATCH primitive \"regmem:regmem\|regMemory~343\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~344 " "LATCH primitive \"regmem:regmem\|regMemory~344\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~345 " "LATCH primitive \"regmem:regmem\|regMemory~345\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~346 " "LATCH primitive \"regmem:regmem\|regMemory~346\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~347 " "LATCH primitive \"regmem:regmem\|regMemory~347\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~348 " "LATCH primitive \"regmem:regmem\|regMemory~348\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~349 " "LATCH primitive \"regmem:regmem\|regMemory~349\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~350 " "LATCH primitive \"regmem:regmem\|regMemory~350\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~351 " "LATCH primitive \"regmem:regmem\|regMemory~351\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~352 " "LATCH primitive \"regmem:regmem\|regMemory~352\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~353 " "LATCH primitive \"regmem:regmem\|regMemory~353\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~354 " "LATCH primitive \"regmem:regmem\|regMemory~354\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~355 " "LATCH primitive \"regmem:regmem\|regMemory~355\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~356 " "LATCH primitive \"regmem:regmem\|regMemory~356\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~357 " "LATCH primitive \"regmem:regmem\|regMemory~357\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~358 " "LATCH primitive \"regmem:regmem\|regMemory~358\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~359 " "LATCH primitive \"regmem:regmem\|regMemory~359\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~360 " "LATCH primitive \"regmem:regmem\|regMemory~360\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~361 " "LATCH primitive \"regmem:regmem\|regMemory~361\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~362 " "LATCH primitive \"regmem:regmem\|regMemory~362\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~363 " "LATCH primitive \"regmem:regmem\|regMemory~363\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~364 " "LATCH primitive \"regmem:regmem\|regMemory~364\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~365 " "LATCH primitive \"regmem:regmem\|regMemory~365\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~366 " "LATCH primitive \"regmem:regmem\|regMemory~366\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~367 " "LATCH primitive \"regmem:regmem\|regMemory~367\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~368 " "LATCH primitive \"regmem:regmem\|regMemory~368\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~369 " "LATCH primitive \"regmem:regmem\|regMemory~369\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~370 " "LATCH primitive \"regmem:regmem\|regMemory~370\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~371 " "LATCH primitive \"regmem:regmem\|regMemory~371\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~372 " "LATCH primitive \"regmem:regmem\|regMemory~372\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~373 " "LATCH primitive \"regmem:regmem\|regMemory~373\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~374 " "LATCH primitive \"regmem:regmem\|regMemory~374\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~375 " "LATCH primitive \"regmem:regmem\|regMemory~375\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~376 " "LATCH primitive \"regmem:regmem\|regMemory~376\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~377 " "LATCH primitive \"regmem:regmem\|regMemory~377\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~378 " "LATCH primitive \"regmem:regmem\|regMemory~378\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~379 " "LATCH primitive \"regmem:regmem\|regMemory~379\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~380 " "LATCH primitive \"regmem:regmem\|regMemory~380\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~381 " "LATCH primitive \"regmem:regmem\|regMemory~381\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~382 " "LATCH primitive \"regmem:regmem\|regMemory~382\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~383 " "LATCH primitive \"regmem:regmem\|regMemory~383\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~384 " "LATCH primitive \"regmem:regmem\|regMemory~384\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~385 " "LATCH primitive \"regmem:regmem\|regMemory~385\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~386 " "LATCH primitive \"regmem:regmem\|regMemory~386\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~387 " "LATCH primitive \"regmem:regmem\|regMemory~387\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~388 " "LATCH primitive \"regmem:regmem\|regMemory~388\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~389 " "LATCH primitive \"regmem:regmem\|regMemory~389\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~390 " "LATCH primitive \"regmem:regmem\|regMemory~390\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~391 " "LATCH primitive \"regmem:regmem\|regMemory~391\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~392 " "LATCH primitive \"regmem:regmem\|regMemory~392\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~393 " "LATCH primitive \"regmem:regmem\|regMemory~393\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~394 " "LATCH primitive \"regmem:regmem\|regMemory~394\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~395 " "LATCH primitive \"regmem:regmem\|regMemory~395\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~396 " "LATCH primitive \"regmem:regmem\|regMemory~396\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~397 " "LATCH primitive \"regmem:regmem\|regMemory~397\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~398 " "LATCH primitive \"regmem:regmem\|regMemory~398\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~399 " "LATCH primitive \"regmem:regmem\|regMemory~399\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~400 " "LATCH primitive \"regmem:regmem\|regMemory~400\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~401 " "LATCH primitive \"regmem:regmem\|regMemory~401\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~402 " "LATCH primitive \"regmem:regmem\|regMemory~402\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~403 " "LATCH primitive \"regmem:regmem\|regMemory~403\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~404 " "LATCH primitive \"regmem:regmem\|regMemory~404\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~405 " "LATCH primitive \"regmem:regmem\|regMemory~405\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~406 " "LATCH primitive \"regmem:regmem\|regMemory~406\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~407 " "LATCH primitive \"regmem:regmem\|regMemory~407\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~408 " "LATCH primitive \"regmem:regmem\|regMemory~408\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~409 " "LATCH primitive \"regmem:regmem\|regMemory~409\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~410 " "LATCH primitive \"regmem:regmem\|regMemory~410\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~411 " "LATCH primitive \"regmem:regmem\|regMemory~411\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~412 " "LATCH primitive \"regmem:regmem\|regMemory~412\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~413 " "LATCH primitive \"regmem:regmem\|regMemory~413\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~414 " "LATCH primitive \"regmem:regmem\|regMemory~414\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~415 " "LATCH primitive \"regmem:regmem\|regMemory~415\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~416 " "LATCH primitive \"regmem:regmem\|regMemory~416\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~417 " "LATCH primitive \"regmem:regmem\|regMemory~417\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~418 " "LATCH primitive \"regmem:regmem\|regMemory~418\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~419 " "LATCH primitive \"regmem:regmem\|regMemory~419\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~420 " "LATCH primitive \"regmem:regmem\|regMemory~420\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~421 " "LATCH primitive \"regmem:regmem\|regMemory~421\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~422 " "LATCH primitive \"regmem:regmem\|regMemory~422\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~423 " "LATCH primitive \"regmem:regmem\|regMemory~423\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~424 " "LATCH primitive \"regmem:regmem\|regMemory~424\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~425 " "LATCH primitive \"regmem:regmem\|regMemory~425\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~426 " "LATCH primitive \"regmem:regmem\|regMemory~426\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~427 " "LATCH primitive \"regmem:regmem\|regMemory~427\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~428 " "LATCH primitive \"regmem:regmem\|regMemory~428\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~429 " "LATCH primitive \"regmem:regmem\|regMemory~429\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~430 " "LATCH primitive \"regmem:regmem\|regMemory~430\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~431 " "LATCH primitive \"regmem:regmem\|regMemory~431\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~432 " "LATCH primitive \"regmem:regmem\|regMemory~432\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~433 " "LATCH primitive \"regmem:regmem\|regMemory~433\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~434 " "LATCH primitive \"regmem:regmem\|regMemory~434\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~435 " "LATCH primitive \"regmem:regmem\|regMemory~435\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~436 " "LATCH primitive \"regmem:regmem\|regMemory~436\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~437 " "LATCH primitive \"regmem:regmem\|regMemory~437\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~438 " "LATCH primitive \"regmem:regmem\|regMemory~438\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~439 " "LATCH primitive \"regmem:regmem\|regMemory~439\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~440 " "LATCH primitive \"regmem:regmem\|regMemory~440\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637840 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~441 " "LATCH primitive \"regmem:regmem\|regMemory~441\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~442 " "LATCH primitive \"regmem:regmem\|regMemory~442\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~443 " "LATCH primitive \"regmem:regmem\|regMemory~443\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~444 " "LATCH primitive \"regmem:regmem\|regMemory~444\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~445 " "LATCH primitive \"regmem:regmem\|regMemory~445\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~446 " "LATCH primitive \"regmem:regmem\|regMemory~446\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~447 " "LATCH primitive \"regmem:regmem\|regMemory~447\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~448 " "LATCH primitive \"regmem:regmem\|regMemory~448\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~449 " "LATCH primitive \"regmem:regmem\|regMemory~449\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~450 " "LATCH primitive \"regmem:regmem\|regMemory~450\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~451 " "LATCH primitive \"regmem:regmem\|regMemory~451\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~452 " "LATCH primitive \"regmem:regmem\|regMemory~452\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~453 " "LATCH primitive \"regmem:regmem\|regMemory~453\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~454 " "LATCH primitive \"regmem:regmem\|regMemory~454\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~455 " "LATCH primitive \"regmem:regmem\|regMemory~455\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~456 " "LATCH primitive \"regmem:regmem\|regMemory~456\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~457 " "LATCH primitive \"regmem:regmem\|regMemory~457\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~458 " "LATCH primitive \"regmem:regmem\|regMemory~458\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~459 " "LATCH primitive \"regmem:regmem\|regMemory~459\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~460 " "LATCH primitive \"regmem:regmem\|regMemory~460\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~461 " "LATCH primitive \"regmem:regmem\|regMemory~461\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~462 " "LATCH primitive \"regmem:regmem\|regMemory~462\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~463 " "LATCH primitive \"regmem:regmem\|regMemory~463\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~464 " "LATCH primitive \"regmem:regmem\|regMemory~464\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~465 " "LATCH primitive \"regmem:regmem\|regMemory~465\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~466 " "LATCH primitive \"regmem:regmem\|regMemory~466\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~467 " "LATCH primitive \"regmem:regmem\|regMemory~467\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~468 " "LATCH primitive \"regmem:regmem\|regMemory~468\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~469 " "LATCH primitive \"regmem:regmem\|regMemory~469\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~470 " "LATCH primitive \"regmem:regmem\|regMemory~470\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~471 " "LATCH primitive \"regmem:regmem\|regMemory~471\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~472 " "LATCH primitive \"regmem:regmem\|regMemory~472\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~473 " "LATCH primitive \"regmem:regmem\|regMemory~473\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~474 " "LATCH primitive \"regmem:regmem\|regMemory~474\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~475 " "LATCH primitive \"regmem:regmem\|regMemory~475\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~476 " "LATCH primitive \"regmem:regmem\|regMemory~476\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~477 " "LATCH primitive \"regmem:regmem\|regMemory~477\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~478 " "LATCH primitive \"regmem:regmem\|regMemory~478\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~479 " "LATCH primitive \"regmem:regmem\|regMemory~479\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~480 " "LATCH primitive \"regmem:regmem\|regMemory~480\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~481 " "LATCH primitive \"regmem:regmem\|regMemory~481\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~482 " "LATCH primitive \"regmem:regmem\|regMemory~482\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~483 " "LATCH primitive \"regmem:regmem\|regMemory~483\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~484 " "LATCH primitive \"regmem:regmem\|regMemory~484\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~485 " "LATCH primitive \"regmem:regmem\|regMemory~485\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~486 " "LATCH primitive \"regmem:regmem\|regMemory~486\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~487 " "LATCH primitive \"regmem:regmem\|regMemory~487\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~488 " "LATCH primitive \"regmem:regmem\|regMemory~488\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~489 " "LATCH primitive \"regmem:regmem\|regMemory~489\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~490 " "LATCH primitive \"regmem:regmem\|regMemory~490\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~491 " "LATCH primitive \"regmem:regmem\|regMemory~491\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~492 " "LATCH primitive \"regmem:regmem\|regMemory~492\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~493 " "LATCH primitive \"regmem:regmem\|regMemory~493\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~494 " "LATCH primitive \"regmem:regmem\|regMemory~494\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~495 " "LATCH primitive \"regmem:regmem\|regMemory~495\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~496 " "LATCH primitive \"regmem:regmem\|regMemory~496\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~497 " "LATCH primitive \"regmem:regmem\|regMemory~497\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~498 " "LATCH primitive \"regmem:regmem\|regMemory~498\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~499 " "LATCH primitive \"regmem:regmem\|regMemory~499\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~500 " "LATCH primitive \"regmem:regmem\|regMemory~500\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~501 " "LATCH primitive \"regmem:regmem\|regMemory~501\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~502 " "LATCH primitive \"regmem:regmem\|regMemory~502\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~503 " "LATCH primitive \"regmem:regmem\|regMemory~503\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~504 " "LATCH primitive \"regmem:regmem\|regMemory~504\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~505 " "LATCH primitive \"regmem:regmem\|regMemory~505\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~506 " "LATCH primitive \"regmem:regmem\|regMemory~506\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~507 " "LATCH primitive \"regmem:regmem\|regMemory~507\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~508 " "LATCH primitive \"regmem:regmem\|regMemory~508\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~509 " "LATCH primitive \"regmem:regmem\|regMemory~509\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~510 " "LATCH primitive \"regmem:regmem\|regMemory~510\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~511 " "LATCH primitive \"regmem:regmem\|regMemory~511\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~512 " "LATCH primitive \"regmem:regmem\|regMemory~512\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~513 " "LATCH primitive \"regmem:regmem\|regMemory~513\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~514 " "LATCH primitive \"regmem:regmem\|regMemory~514\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~515 " "LATCH primitive \"regmem:regmem\|regMemory~515\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~516 " "LATCH primitive \"regmem:regmem\|regMemory~516\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~517 " "LATCH primitive \"regmem:regmem\|regMemory~517\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~518 " "LATCH primitive \"regmem:regmem\|regMemory~518\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~519 " "LATCH primitive \"regmem:regmem\|regMemory~519\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~520 " "LATCH primitive \"regmem:regmem\|regMemory~520\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~521 " "LATCH primitive \"regmem:regmem\|regMemory~521\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~522 " "LATCH primitive \"regmem:regmem\|regMemory~522\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~523 " "LATCH primitive \"regmem:regmem\|regMemory~523\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~524 " "LATCH primitive \"regmem:regmem\|regMemory~524\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~525 " "LATCH primitive \"regmem:regmem\|regMemory~525\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~526 " "LATCH primitive \"regmem:regmem\|regMemory~526\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~527 " "LATCH primitive \"regmem:regmem\|regMemory~527\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~528 " "LATCH primitive \"regmem:regmem\|regMemory~528\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~529 " "LATCH primitive \"regmem:regmem\|regMemory~529\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~530 " "LATCH primitive \"regmem:regmem\|regMemory~530\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~531 " "LATCH primitive \"regmem:regmem\|regMemory~531\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~532 " "LATCH primitive \"regmem:regmem\|regMemory~532\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~533 " "LATCH primitive \"regmem:regmem\|regMemory~533\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~534 " "LATCH primitive \"regmem:regmem\|regMemory~534\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~535 " "LATCH primitive \"regmem:regmem\|regMemory~535\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~536 " "LATCH primitive \"regmem:regmem\|regMemory~536\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~537 " "LATCH primitive \"regmem:regmem\|regMemory~537\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~538 " "LATCH primitive \"regmem:regmem\|regMemory~538\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~539 " "LATCH primitive \"regmem:regmem\|regMemory~539\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~540 " "LATCH primitive \"regmem:regmem\|regMemory~540\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~541 " "LATCH primitive \"regmem:regmem\|regMemory~541\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~542 " "LATCH primitive \"regmem:regmem\|regMemory~542\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~543 " "LATCH primitive \"regmem:regmem\|regMemory~543\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~544 " "LATCH primitive \"regmem:regmem\|regMemory~544\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~545 " "LATCH primitive \"regmem:regmem\|regMemory~545\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~546 " "LATCH primitive \"regmem:regmem\|regMemory~546\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~547 " "LATCH primitive \"regmem:regmem\|regMemory~547\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~548 " "LATCH primitive \"regmem:regmem\|regMemory~548\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~549 " "LATCH primitive \"regmem:regmem\|regMemory~549\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~550 " "LATCH primitive \"regmem:regmem\|regMemory~550\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~551 " "LATCH primitive \"regmem:regmem\|regMemory~551\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~552 " "LATCH primitive \"regmem:regmem\|regMemory~552\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~553 " "LATCH primitive \"regmem:regmem\|regMemory~553\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~554 " "LATCH primitive \"regmem:regmem\|regMemory~554\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~555 " "LATCH primitive \"regmem:regmem\|regMemory~555\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~556 " "LATCH primitive \"regmem:regmem\|regMemory~556\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~557 " "LATCH primitive \"regmem:regmem\|regMemory~557\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~558 " "LATCH primitive \"regmem:regmem\|regMemory~558\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~559 " "LATCH primitive \"regmem:regmem\|regMemory~559\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~560 " "LATCH primitive \"regmem:regmem\|regMemory~560\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~561 " "LATCH primitive \"regmem:regmem\|regMemory~561\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~562 " "LATCH primitive \"regmem:regmem\|regMemory~562\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~563 " "LATCH primitive \"regmem:regmem\|regMemory~563\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~564 " "LATCH primitive \"regmem:regmem\|regMemory~564\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~565 " "LATCH primitive \"regmem:regmem\|regMemory~565\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~566 " "LATCH primitive \"regmem:regmem\|regMemory~566\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~567 " "LATCH primitive \"regmem:regmem\|regMemory~567\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~568 " "LATCH primitive \"regmem:regmem\|regMemory~568\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~569 " "LATCH primitive \"regmem:regmem\|regMemory~569\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~570 " "LATCH primitive \"regmem:regmem\|regMemory~570\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~571 " "LATCH primitive \"regmem:regmem\|regMemory~571\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~572 " "LATCH primitive \"regmem:regmem\|regMemory~572\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~573 " "LATCH primitive \"regmem:regmem\|regMemory~573\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~574 " "LATCH primitive \"regmem:regmem\|regMemory~574\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~575 " "LATCH primitive \"regmem:regmem\|regMemory~575\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~576 " "LATCH primitive \"regmem:regmem\|regMemory~576\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~577 " "LATCH primitive \"regmem:regmem\|regMemory~577\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~578 " "LATCH primitive \"regmem:regmem\|regMemory~578\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~579 " "LATCH primitive \"regmem:regmem\|regMemory~579\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~580 " "LATCH primitive \"regmem:regmem\|regMemory~580\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~581 " "LATCH primitive \"regmem:regmem\|regMemory~581\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~582 " "LATCH primitive \"regmem:regmem\|regMemory~582\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~583 " "LATCH primitive \"regmem:regmem\|regMemory~583\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~584 " "LATCH primitive \"regmem:regmem\|regMemory~584\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~585 " "LATCH primitive \"regmem:regmem\|regMemory~585\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~586 " "LATCH primitive \"regmem:regmem\|regMemory~586\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~587 " "LATCH primitive \"regmem:regmem\|regMemory~587\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~588 " "LATCH primitive \"regmem:regmem\|regMemory~588\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~589 " "LATCH primitive \"regmem:regmem\|regMemory~589\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~590 " "LATCH primitive \"regmem:regmem\|regMemory~590\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~591 " "LATCH primitive \"regmem:regmem\|regMemory~591\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~592 " "LATCH primitive \"regmem:regmem\|regMemory~592\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~593 " "LATCH primitive \"regmem:regmem\|regMemory~593\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~594 " "LATCH primitive \"regmem:regmem\|regMemory~594\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~595 " "LATCH primitive \"regmem:regmem\|regMemory~595\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~596 " "LATCH primitive \"regmem:regmem\|regMemory~596\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~597 " "LATCH primitive \"regmem:regmem\|regMemory~597\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~598 " "LATCH primitive \"regmem:regmem\|regMemory~598\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~599 " "LATCH primitive \"regmem:regmem\|regMemory~599\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~600 " "LATCH primitive \"regmem:regmem\|regMemory~600\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~601 " "LATCH primitive \"regmem:regmem\|regMemory~601\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~602 " "LATCH primitive \"regmem:regmem\|regMemory~602\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~603 " "LATCH primitive \"regmem:regmem\|regMemory~603\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~604 " "LATCH primitive \"regmem:regmem\|regMemory~604\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~605 " "LATCH primitive \"regmem:regmem\|regMemory~605\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~606 " "LATCH primitive \"regmem:regmem\|regMemory~606\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~607 " "LATCH primitive \"regmem:regmem\|regMemory~607\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~608 " "LATCH primitive \"regmem:regmem\|regMemory~608\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~609 " "LATCH primitive \"regmem:regmem\|regMemory~609\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~610 " "LATCH primitive \"regmem:regmem\|regMemory~610\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~611 " "LATCH primitive \"regmem:regmem\|regMemory~611\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~612 " "LATCH primitive \"regmem:regmem\|regMemory~612\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~613 " "LATCH primitive \"regmem:regmem\|regMemory~613\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~614 " "LATCH primitive \"regmem:regmem\|regMemory~614\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~615 " "LATCH primitive \"regmem:regmem\|regMemory~615\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~616 " "LATCH primitive \"regmem:regmem\|regMemory~616\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~617 " "LATCH primitive \"regmem:regmem\|regMemory~617\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~618 " "LATCH primitive \"regmem:regmem\|regMemory~618\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~619 " "LATCH primitive \"regmem:regmem\|regMemory~619\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~620 " "LATCH primitive \"regmem:regmem\|regMemory~620\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~621 " "LATCH primitive \"regmem:regmem\|regMemory~621\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~622 " "LATCH primitive \"regmem:regmem\|regMemory~622\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~623 " "LATCH primitive \"regmem:regmem\|regMemory~623\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~624 " "LATCH primitive \"regmem:regmem\|regMemory~624\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~625 " "LATCH primitive \"regmem:regmem\|regMemory~625\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~626 " "LATCH primitive \"regmem:regmem\|regMemory~626\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~627 " "LATCH primitive \"regmem:regmem\|regMemory~627\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~628 " "LATCH primitive \"regmem:regmem\|regMemory~628\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~629 " "LATCH primitive \"regmem:regmem\|regMemory~629\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~630 " "LATCH primitive \"regmem:regmem\|regMemory~630\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~631 " "LATCH primitive \"regmem:regmem\|regMemory~631\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~632 " "LATCH primitive \"regmem:regmem\|regMemory~632\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~633 " "LATCH primitive \"regmem:regmem\|regMemory~633\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~634 " "LATCH primitive \"regmem:regmem\|regMemory~634\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~635 " "LATCH primitive \"regmem:regmem\|regMemory~635\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~636 " "LATCH primitive \"regmem:regmem\|regMemory~636\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~637 " "LATCH primitive \"regmem:regmem\|regMemory~637\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~638 " "LATCH primitive \"regmem:regmem\|regMemory~638\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~639 " "LATCH primitive \"regmem:regmem\|regMemory~639\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~640 " "LATCH primitive \"regmem:regmem\|regMemory~640\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~641 " "LATCH primitive \"regmem:regmem\|regMemory~641\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~642 " "LATCH primitive \"regmem:regmem\|regMemory~642\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~643 " "LATCH primitive \"regmem:regmem\|regMemory~643\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~644 " "LATCH primitive \"regmem:regmem\|regMemory~644\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~645 " "LATCH primitive \"regmem:regmem\|regMemory~645\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~646 " "LATCH primitive \"regmem:regmem\|regMemory~646\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~647 " "LATCH primitive \"regmem:regmem\|regMemory~647\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~648 " "LATCH primitive \"regmem:regmem\|regMemory~648\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~649 " "LATCH primitive \"regmem:regmem\|regMemory~649\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~650 " "LATCH primitive \"regmem:regmem\|regMemory~650\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~651 " "LATCH primitive \"regmem:regmem\|regMemory~651\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~652 " "LATCH primitive \"regmem:regmem\|regMemory~652\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~653 " "LATCH primitive \"regmem:regmem\|regMemory~653\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~654 " "LATCH primitive \"regmem:regmem\|regMemory~654\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~655 " "LATCH primitive \"regmem:regmem\|regMemory~655\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~656 " "LATCH primitive \"regmem:regmem\|regMemory~656\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~657 " "LATCH primitive \"regmem:regmem\|regMemory~657\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~658 " "LATCH primitive \"regmem:regmem\|regMemory~658\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~659 " "LATCH primitive \"regmem:regmem\|regMemory~659\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~660 " "LATCH primitive \"regmem:regmem\|regMemory~660\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~661 " "LATCH primitive \"regmem:regmem\|regMemory~661\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~662 " "LATCH primitive \"regmem:regmem\|regMemory~662\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~663 " "LATCH primitive \"regmem:regmem\|regMemory~663\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~664 " "LATCH primitive \"regmem:regmem\|regMemory~664\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~665 " "LATCH primitive \"regmem:regmem\|regMemory~665\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~666 " "LATCH primitive \"regmem:regmem\|regMemory~666\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~667 " "LATCH primitive \"regmem:regmem\|regMemory~667\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~668 " "LATCH primitive \"regmem:regmem\|regMemory~668\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~669 " "LATCH primitive \"regmem:regmem\|regMemory~669\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~670 " "LATCH primitive \"regmem:regmem\|regMemory~670\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~671 " "LATCH primitive \"regmem:regmem\|regMemory~671\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~672 " "LATCH primitive \"regmem:regmem\|regMemory~672\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~673 " "LATCH primitive \"regmem:regmem\|regMemory~673\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~674 " "LATCH primitive \"regmem:regmem\|regMemory~674\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~675 " "LATCH primitive \"regmem:regmem\|regMemory~675\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~676 " "LATCH primitive \"regmem:regmem\|regMemory~676\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~677 " "LATCH primitive \"regmem:regmem\|regMemory~677\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~678 " "LATCH primitive \"regmem:regmem\|regMemory~678\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~679 " "LATCH primitive \"regmem:regmem\|regMemory~679\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~680 " "LATCH primitive \"regmem:regmem\|regMemory~680\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~681 " "LATCH primitive \"regmem:regmem\|regMemory~681\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~682 " "LATCH primitive \"regmem:regmem\|regMemory~682\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~683 " "LATCH primitive \"regmem:regmem\|regMemory~683\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~684 " "LATCH primitive \"regmem:regmem\|regMemory~684\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~685 " "LATCH primitive \"regmem:regmem\|regMemory~685\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~686 " "LATCH primitive \"regmem:regmem\|regMemory~686\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~687 " "LATCH primitive \"regmem:regmem\|regMemory~687\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~688 " "LATCH primitive \"regmem:regmem\|regMemory~688\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~689 " "LATCH primitive \"regmem:regmem\|regMemory~689\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~690 " "LATCH primitive \"regmem:regmem\|regMemory~690\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~691 " "LATCH primitive \"regmem:regmem\|regMemory~691\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~692 " "LATCH primitive \"regmem:regmem\|regMemory~692\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~693 " "LATCH primitive \"regmem:regmem\|regMemory~693\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~694 " "LATCH primitive \"regmem:regmem\|regMemory~694\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~695 " "LATCH primitive \"regmem:regmem\|regMemory~695\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~696 " "LATCH primitive \"regmem:regmem\|regMemory~696\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~697 " "LATCH primitive \"regmem:regmem\|regMemory~697\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~698 " "LATCH primitive \"regmem:regmem\|regMemory~698\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~699 " "LATCH primitive \"regmem:regmem\|regMemory~699\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~700 " "LATCH primitive \"regmem:regmem\|regMemory~700\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~701 " "LATCH primitive \"regmem:regmem\|regMemory~701\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~702 " "LATCH primitive \"regmem:regmem\|regMemory~702\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~703 " "LATCH primitive \"regmem:regmem\|regMemory~703\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~704 " "LATCH primitive \"regmem:regmem\|regMemory~704\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~705 " "LATCH primitive \"regmem:regmem\|regMemory~705\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~706 " "LATCH primitive \"regmem:regmem\|regMemory~706\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~707 " "LATCH primitive \"regmem:regmem\|regMemory~707\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~708 " "LATCH primitive \"regmem:regmem\|regMemory~708\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~709 " "LATCH primitive \"regmem:regmem\|regMemory~709\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~710 " "LATCH primitive \"regmem:regmem\|regMemory~710\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~711 " "LATCH primitive \"regmem:regmem\|regMemory~711\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~712 " "LATCH primitive \"regmem:regmem\|regMemory~712\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~713 " "LATCH primitive \"regmem:regmem\|regMemory~713\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~714 " "LATCH primitive \"regmem:regmem\|regMemory~714\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~715 " "LATCH primitive \"regmem:regmem\|regMemory~715\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~716 " "LATCH primitive \"regmem:regmem\|regMemory~716\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~717 " "LATCH primitive \"regmem:regmem\|regMemory~717\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~718 " "LATCH primitive \"regmem:regmem\|regMemory~718\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~719 " "LATCH primitive \"regmem:regmem\|regMemory~719\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~720 " "LATCH primitive \"regmem:regmem\|regMemory~720\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~721 " "LATCH primitive \"regmem:regmem\|regMemory~721\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~722 " "LATCH primitive \"regmem:regmem\|regMemory~722\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~723 " "LATCH primitive \"regmem:regmem\|regMemory~723\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~724 " "LATCH primitive \"regmem:regmem\|regMemory~724\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~725 " "LATCH primitive \"regmem:regmem\|regMemory~725\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~726 " "LATCH primitive \"regmem:regmem\|regMemory~726\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~727 " "LATCH primitive \"regmem:regmem\|regMemory~727\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~728 " "LATCH primitive \"regmem:regmem\|regMemory~728\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~729 " "LATCH primitive \"regmem:regmem\|regMemory~729\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~730 " "LATCH primitive \"regmem:regmem\|regMemory~730\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~731 " "LATCH primitive \"regmem:regmem\|regMemory~731\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~732 " "LATCH primitive \"regmem:regmem\|regMemory~732\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~733 " "LATCH primitive \"regmem:regmem\|regMemory~733\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~734 " "LATCH primitive \"regmem:regmem\|regMemory~734\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~735 " "LATCH primitive \"regmem:regmem\|regMemory~735\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~736 " "LATCH primitive \"regmem:regmem\|regMemory~736\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~737 " "LATCH primitive \"regmem:regmem\|regMemory~737\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~738 " "LATCH primitive \"regmem:regmem\|regMemory~738\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~739 " "LATCH primitive \"regmem:regmem\|regMemory~739\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~740 " "LATCH primitive \"regmem:regmem\|regMemory~740\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~741 " "LATCH primitive \"regmem:regmem\|regMemory~741\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~742 " "LATCH primitive \"regmem:regmem\|regMemory~742\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~743 " "LATCH primitive \"regmem:regmem\|regMemory~743\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~744 " "LATCH primitive \"regmem:regmem\|regMemory~744\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~745 " "LATCH primitive \"regmem:regmem\|regMemory~745\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~746 " "LATCH primitive \"regmem:regmem\|regMemory~746\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~747 " "LATCH primitive \"regmem:regmem\|regMemory~747\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~748 " "LATCH primitive \"regmem:regmem\|regMemory~748\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~749 " "LATCH primitive \"regmem:regmem\|regMemory~749\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~750 " "LATCH primitive \"regmem:regmem\|regMemory~750\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~751 " "LATCH primitive \"regmem:regmem\|regMemory~751\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~752 " "LATCH primitive \"regmem:regmem\|regMemory~752\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~753 " "LATCH primitive \"regmem:regmem\|regMemory~753\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~754 " "LATCH primitive \"regmem:regmem\|regMemory~754\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~755 " "LATCH primitive \"regmem:regmem\|regMemory~755\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~756 " "LATCH primitive \"regmem:regmem\|regMemory~756\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~757 " "LATCH primitive \"regmem:regmem\|regMemory~757\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~758 " "LATCH primitive \"regmem:regmem\|regMemory~758\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~759 " "LATCH primitive \"regmem:regmem\|regMemory~759\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~760 " "LATCH primitive \"regmem:regmem\|regMemory~760\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~761 " "LATCH primitive \"regmem:regmem\|regMemory~761\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~762 " "LATCH primitive \"regmem:regmem\|regMemory~762\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~763 " "LATCH primitive \"regmem:regmem\|regMemory~763\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~764 " "LATCH primitive \"regmem:regmem\|regMemory~764\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~765 " "LATCH primitive \"regmem:regmem\|regMemory~765\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~766 " "LATCH primitive \"regmem:regmem\|regMemory~766\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~767 " "LATCH primitive \"regmem:regmem\|regMemory~767\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~768 " "LATCH primitive \"regmem:regmem\|regMemory~768\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~769 " "LATCH primitive \"regmem:regmem\|regMemory~769\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~770 " "LATCH primitive \"regmem:regmem\|regMemory~770\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~771 " "LATCH primitive \"regmem:regmem\|regMemory~771\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~772 " "LATCH primitive \"regmem:regmem\|regMemory~772\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~773 " "LATCH primitive \"regmem:regmem\|regMemory~773\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~774 " "LATCH primitive \"regmem:regmem\|regMemory~774\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~775 " "LATCH primitive \"regmem:regmem\|regMemory~775\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~776 " "LATCH primitive \"regmem:regmem\|regMemory~776\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~777 " "LATCH primitive \"regmem:regmem\|regMemory~777\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~778 " "LATCH primitive \"regmem:regmem\|regMemory~778\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~779 " "LATCH primitive \"regmem:regmem\|regMemory~779\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~780 " "LATCH primitive \"regmem:regmem\|regMemory~780\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~781 " "LATCH primitive \"regmem:regmem\|regMemory~781\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~782 " "LATCH primitive \"regmem:regmem\|regMemory~782\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~783 " "LATCH primitive \"regmem:regmem\|regMemory~783\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~784 " "LATCH primitive \"regmem:regmem\|regMemory~784\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~785 " "LATCH primitive \"regmem:regmem\|regMemory~785\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~786 " "LATCH primitive \"regmem:regmem\|regMemory~786\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~787 " "LATCH primitive \"regmem:regmem\|regMemory~787\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~788 " "LATCH primitive \"regmem:regmem\|regMemory~788\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~789 " "LATCH primitive \"regmem:regmem\|regMemory~789\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~790 " "LATCH primitive \"regmem:regmem\|regMemory~790\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~791 " "LATCH primitive \"regmem:regmem\|regMemory~791\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~792 " "LATCH primitive \"regmem:regmem\|regMemory~792\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~793 " "LATCH primitive \"regmem:regmem\|regMemory~793\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~794 " "LATCH primitive \"regmem:regmem\|regMemory~794\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~795 " "LATCH primitive \"regmem:regmem\|regMemory~795\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~796 " "LATCH primitive \"regmem:regmem\|regMemory~796\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~797 " "LATCH primitive \"regmem:regmem\|regMemory~797\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~798 " "LATCH primitive \"regmem:regmem\|regMemory~798\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~799 " "LATCH primitive \"regmem:regmem\|regMemory~799\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~800 " "LATCH primitive \"regmem:regmem\|regMemory~800\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~801 " "LATCH primitive \"regmem:regmem\|regMemory~801\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~802 " "LATCH primitive \"regmem:regmem\|regMemory~802\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~803 " "LATCH primitive \"regmem:regmem\|regMemory~803\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~804 " "LATCH primitive \"regmem:regmem\|regMemory~804\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~805 " "LATCH primitive \"regmem:regmem\|regMemory~805\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~806 " "LATCH primitive \"regmem:regmem\|regMemory~806\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~807 " "LATCH primitive \"regmem:regmem\|regMemory~807\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~808 " "LATCH primitive \"regmem:regmem\|regMemory~808\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~809 " "LATCH primitive \"regmem:regmem\|regMemory~809\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~810 " "LATCH primitive \"regmem:regmem\|regMemory~810\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~811 " "LATCH primitive \"regmem:regmem\|regMemory~811\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~812 " "LATCH primitive \"regmem:regmem\|regMemory~812\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~813 " "LATCH primitive \"regmem:regmem\|regMemory~813\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~814 " "LATCH primitive \"regmem:regmem\|regMemory~814\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~815 " "LATCH primitive \"regmem:regmem\|regMemory~815\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~816 " "LATCH primitive \"regmem:regmem\|regMemory~816\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~817 " "LATCH primitive \"regmem:regmem\|regMemory~817\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~818 " "LATCH primitive \"regmem:regmem\|regMemory~818\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~819 " "LATCH primitive \"regmem:regmem\|regMemory~819\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~820 " "LATCH primitive \"regmem:regmem\|regMemory~820\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~821 " "LATCH primitive \"regmem:regmem\|regMemory~821\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~822 " "LATCH primitive \"regmem:regmem\|regMemory~822\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~823 " "LATCH primitive \"regmem:regmem\|regMemory~823\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~824 " "LATCH primitive \"regmem:regmem\|regMemory~824\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~825 " "LATCH primitive \"regmem:regmem\|regMemory~825\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~826 " "LATCH primitive \"regmem:regmem\|regMemory~826\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~827 " "LATCH primitive \"regmem:regmem\|regMemory~827\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~828 " "LATCH primitive \"regmem:regmem\|regMemory~828\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~829 " "LATCH primitive \"regmem:regmem\|regMemory~829\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~830 " "LATCH primitive \"regmem:regmem\|regMemory~830\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~831 " "LATCH primitive \"regmem:regmem\|regMemory~831\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~832 " "LATCH primitive \"regmem:regmem\|regMemory~832\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~833 " "LATCH primitive \"regmem:regmem\|regMemory~833\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~834 " "LATCH primitive \"regmem:regmem\|regMemory~834\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~835 " "LATCH primitive \"regmem:regmem\|regMemory~835\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~836 " "LATCH primitive \"regmem:regmem\|regMemory~836\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~837 " "LATCH primitive \"regmem:regmem\|regMemory~837\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~838 " "LATCH primitive \"regmem:regmem\|regMemory~838\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~839 " "LATCH primitive \"regmem:regmem\|regMemory~839\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~840 " "LATCH primitive \"regmem:regmem\|regMemory~840\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~841 " "LATCH primitive \"regmem:regmem\|regMemory~841\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~842 " "LATCH primitive \"regmem:regmem\|regMemory~842\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~843 " "LATCH primitive \"regmem:regmem\|regMemory~843\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~844 " "LATCH primitive \"regmem:regmem\|regMemory~844\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~845 " "LATCH primitive \"regmem:regmem\|regMemory~845\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~846 " "LATCH primitive \"regmem:regmem\|regMemory~846\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~847 " "LATCH primitive \"regmem:regmem\|regMemory~847\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~848 " "LATCH primitive \"regmem:regmem\|regMemory~848\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~849 " "LATCH primitive \"regmem:regmem\|regMemory~849\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~850 " "LATCH primitive \"regmem:regmem\|regMemory~850\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~851 " "LATCH primitive \"regmem:regmem\|regMemory~851\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~852 " "LATCH primitive \"regmem:regmem\|regMemory~852\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~853 " "LATCH primitive \"regmem:regmem\|regMemory~853\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~854 " "LATCH primitive \"regmem:regmem\|regMemory~854\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~855 " "LATCH primitive \"regmem:regmem\|regMemory~855\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~856 " "LATCH primitive \"regmem:regmem\|regMemory~856\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~857 " "LATCH primitive \"regmem:regmem\|regMemory~857\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~858 " "LATCH primitive \"regmem:regmem\|regMemory~858\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~859 " "LATCH primitive \"regmem:regmem\|regMemory~859\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~860 " "LATCH primitive \"regmem:regmem\|regMemory~860\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~861 " "LATCH primitive \"regmem:regmem\|regMemory~861\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~862 " "LATCH primitive \"regmem:regmem\|regMemory~862\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~863 " "LATCH primitive \"regmem:regmem\|regMemory~863\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~864 " "LATCH primitive \"regmem:regmem\|regMemory~864\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637881 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~865 " "LATCH primitive \"regmem:regmem\|regMemory~865\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~866 " "LATCH primitive \"regmem:regmem\|regMemory~866\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~867 " "LATCH primitive \"regmem:regmem\|regMemory~867\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~868 " "LATCH primitive \"regmem:regmem\|regMemory~868\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~869 " "LATCH primitive \"regmem:regmem\|regMemory~869\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~870 " "LATCH primitive \"regmem:regmem\|regMemory~870\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~871 " "LATCH primitive \"regmem:regmem\|regMemory~871\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~872 " "LATCH primitive \"regmem:regmem\|regMemory~872\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~873 " "LATCH primitive \"regmem:regmem\|regMemory~873\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~874 " "LATCH primitive \"regmem:regmem\|regMemory~874\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~875 " "LATCH primitive \"regmem:regmem\|regMemory~875\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~876 " "LATCH primitive \"regmem:regmem\|regMemory~876\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~877 " "LATCH primitive \"regmem:regmem\|regMemory~877\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~878 " "LATCH primitive \"regmem:regmem\|regMemory~878\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~879 " "LATCH primitive \"regmem:regmem\|regMemory~879\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~880 " "LATCH primitive \"regmem:regmem\|regMemory~880\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~881 " "LATCH primitive \"regmem:regmem\|regMemory~881\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~882 " "LATCH primitive \"regmem:regmem\|regMemory~882\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~883 " "LATCH primitive \"regmem:regmem\|regMemory~883\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~884 " "LATCH primitive \"regmem:regmem\|regMemory~884\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~885 " "LATCH primitive \"regmem:regmem\|regMemory~885\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~886 " "LATCH primitive \"regmem:regmem\|regMemory~886\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~887 " "LATCH primitive \"regmem:regmem\|regMemory~887\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~888 " "LATCH primitive \"regmem:regmem\|regMemory~888\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~889 " "LATCH primitive \"regmem:regmem\|regMemory~889\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~890 " "LATCH primitive \"regmem:regmem\|regMemory~890\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~891 " "LATCH primitive \"regmem:regmem\|regMemory~891\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~892 " "LATCH primitive \"regmem:regmem\|regMemory~892\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~893 " "LATCH primitive \"regmem:regmem\|regMemory~893\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~894 " "LATCH primitive \"regmem:regmem\|regMemory~894\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~895 " "LATCH primitive \"regmem:regmem\|regMemory~895\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~896 " "LATCH primitive \"regmem:regmem\|regMemory~896\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~897 " "LATCH primitive \"regmem:regmem\|regMemory~897\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~898 " "LATCH primitive \"regmem:regmem\|regMemory~898\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~899 " "LATCH primitive \"regmem:regmem\|regMemory~899\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~900 " "LATCH primitive \"regmem:regmem\|regMemory~900\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~901 " "LATCH primitive \"regmem:regmem\|regMemory~901\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~902 " "LATCH primitive \"regmem:regmem\|regMemory~902\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~903 " "LATCH primitive \"regmem:regmem\|regMemory~903\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~904 " "LATCH primitive \"regmem:regmem\|regMemory~904\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~905 " "LATCH primitive \"regmem:regmem\|regMemory~905\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~906 " "LATCH primitive \"regmem:regmem\|regMemory~906\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~907 " "LATCH primitive \"regmem:regmem\|regMemory~907\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~908 " "LATCH primitive \"regmem:regmem\|regMemory~908\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~909 " "LATCH primitive \"regmem:regmem\|regMemory~909\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~910 " "LATCH primitive \"regmem:regmem\|regMemory~910\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~911 " "LATCH primitive \"regmem:regmem\|regMemory~911\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~912 " "LATCH primitive \"regmem:regmem\|regMemory~912\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~913 " "LATCH primitive \"regmem:regmem\|regMemory~913\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~914 " "LATCH primitive \"regmem:regmem\|regMemory~914\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~915 " "LATCH primitive \"regmem:regmem\|regMemory~915\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~916 " "LATCH primitive \"regmem:regmem\|regMemory~916\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~917 " "LATCH primitive \"regmem:regmem\|regMemory~917\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~918 " "LATCH primitive \"regmem:regmem\|regMemory~918\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~919 " "LATCH primitive \"regmem:regmem\|regMemory~919\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~920 " "LATCH primitive \"regmem:regmem\|regMemory~920\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~921 " "LATCH primitive \"regmem:regmem\|regMemory~921\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~922 " "LATCH primitive \"regmem:regmem\|regMemory~922\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~923 " "LATCH primitive \"regmem:regmem\|regMemory~923\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~924 " "LATCH primitive \"regmem:regmem\|regMemory~924\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~925 " "LATCH primitive \"regmem:regmem\|regMemory~925\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~926 " "LATCH primitive \"regmem:regmem\|regMemory~926\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~927 " "LATCH primitive \"regmem:regmem\|regMemory~927\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~928 " "LATCH primitive \"regmem:regmem\|regMemory~928\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~929 " "LATCH primitive \"regmem:regmem\|regMemory~929\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~930 " "LATCH primitive \"regmem:regmem\|regMemory~930\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~931 " "LATCH primitive \"regmem:regmem\|regMemory~931\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~932 " "LATCH primitive \"regmem:regmem\|regMemory~932\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~933 " "LATCH primitive \"regmem:regmem\|regMemory~933\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~934 " "LATCH primitive \"regmem:regmem\|regMemory~934\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~935 " "LATCH primitive \"regmem:regmem\|regMemory~935\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~936 " "LATCH primitive \"regmem:regmem\|regMemory~936\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~937 " "LATCH primitive \"regmem:regmem\|regMemory~937\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~938 " "LATCH primitive \"regmem:regmem\|regMemory~938\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~939 " "LATCH primitive \"regmem:regmem\|regMemory~939\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~940 " "LATCH primitive \"regmem:regmem\|regMemory~940\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~941 " "LATCH primitive \"regmem:regmem\|regMemory~941\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~942 " "LATCH primitive \"regmem:regmem\|regMemory~942\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~943 " "LATCH primitive \"regmem:regmem\|regMemory~943\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~944 " "LATCH primitive \"regmem:regmem\|regMemory~944\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~945 " "LATCH primitive \"regmem:regmem\|regMemory~945\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~946 " "LATCH primitive \"regmem:regmem\|regMemory~946\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~947 " "LATCH primitive \"regmem:regmem\|regMemory~947\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~948 " "LATCH primitive \"regmem:regmem\|regMemory~948\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~949 " "LATCH primitive \"regmem:regmem\|regMemory~949\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~950 " "LATCH primitive \"regmem:regmem\|regMemory~950\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~951 " "LATCH primitive \"regmem:regmem\|regMemory~951\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~952 " "LATCH primitive \"regmem:regmem\|regMemory~952\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~953 " "LATCH primitive \"regmem:regmem\|regMemory~953\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~954 " "LATCH primitive \"regmem:regmem\|regMemory~954\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~955 " "LATCH primitive \"regmem:regmem\|regMemory~955\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~956 " "LATCH primitive \"regmem:regmem\|regMemory~956\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~957 " "LATCH primitive \"regmem:regmem\|regMemory~957\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~958 " "LATCH primitive \"regmem:regmem\|regMemory~958\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~959 " "LATCH primitive \"regmem:regmem\|regMemory~959\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~960 " "LATCH primitive \"regmem:regmem\|regMemory~960\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~961 " "LATCH primitive \"regmem:regmem\|regMemory~961\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~962 " "LATCH primitive \"regmem:regmem\|regMemory~962\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~963 " "LATCH primitive \"regmem:regmem\|regMemory~963\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~964 " "LATCH primitive \"regmem:regmem\|regMemory~964\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~965 " "LATCH primitive \"regmem:regmem\|regMemory~965\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~966 " "LATCH primitive \"regmem:regmem\|regMemory~966\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~967 " "LATCH primitive \"regmem:regmem\|regMemory~967\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~968 " "LATCH primitive \"regmem:regmem\|regMemory~968\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~969 " "LATCH primitive \"regmem:regmem\|regMemory~969\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~970 " "LATCH primitive \"regmem:regmem\|regMemory~970\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~971 " "LATCH primitive \"regmem:regmem\|regMemory~971\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~972 " "LATCH primitive \"regmem:regmem\|regMemory~972\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~973 " "LATCH primitive \"regmem:regmem\|regMemory~973\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~974 " "LATCH primitive \"regmem:regmem\|regMemory~974\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~975 " "LATCH primitive \"regmem:regmem\|regMemory~975\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~976 " "LATCH primitive \"regmem:regmem\|regMemory~976\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~977 " "LATCH primitive \"regmem:regmem\|regMemory~977\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~978 " "LATCH primitive \"regmem:regmem\|regMemory~978\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~979 " "LATCH primitive \"regmem:regmem\|regMemory~979\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~980 " "LATCH primitive \"regmem:regmem\|regMemory~980\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~981 " "LATCH primitive \"regmem:regmem\|regMemory~981\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~982 " "LATCH primitive \"regmem:regmem\|regMemory~982\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~983 " "LATCH primitive \"regmem:regmem\|regMemory~983\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~984 " "LATCH primitive \"regmem:regmem\|regMemory~984\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~985 " "LATCH primitive \"regmem:regmem\|regMemory~985\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~986 " "LATCH primitive \"regmem:regmem\|regMemory~986\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~987 " "LATCH primitive \"regmem:regmem\|regMemory~987\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~988 " "LATCH primitive \"regmem:regmem\|regMemory~988\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~989 " "LATCH primitive \"regmem:regmem\|regMemory~989\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~990 " "LATCH primitive \"regmem:regmem\|regMemory~990\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~991 " "LATCH primitive \"regmem:regmem\|regMemory~991\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~992 " "LATCH primitive \"regmem:regmem\|regMemory~992\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~993 " "LATCH primitive \"regmem:regmem\|regMemory~993\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~994 " "LATCH primitive \"regmem:regmem\|regMemory~994\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~995 " "LATCH primitive \"regmem:regmem\|regMemory~995\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~996 " "LATCH primitive \"regmem:regmem\|regMemory~996\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~997 " "LATCH primitive \"regmem:regmem\|regMemory~997\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~998 " "LATCH primitive \"regmem:regmem\|regMemory~998\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~999 " "LATCH primitive \"regmem:regmem\|regMemory~999\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1000 " "LATCH primitive \"regmem:regmem\|regMemory~1000\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1001 " "LATCH primitive \"regmem:regmem\|regMemory~1001\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1002 " "LATCH primitive \"regmem:regmem\|regMemory~1002\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1003 " "LATCH primitive \"regmem:regmem\|regMemory~1003\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1004 " "LATCH primitive \"regmem:regmem\|regMemory~1004\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1005 " "LATCH primitive \"regmem:regmem\|regMemory~1005\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1006 " "LATCH primitive \"regmem:regmem\|regMemory~1006\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1007 " "LATCH primitive \"regmem:regmem\|regMemory~1007\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1008 " "LATCH primitive \"regmem:regmem\|regMemory~1008\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1009 " "LATCH primitive \"regmem:regmem\|regMemory~1009\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637883 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1010 " "LATCH primitive \"regmem:regmem\|regMemory~1010\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1011 " "LATCH primitive \"regmem:regmem\|regMemory~1011\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1012 " "LATCH primitive \"regmem:regmem\|regMemory~1012\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1013 " "LATCH primitive \"regmem:regmem\|regMemory~1013\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1014 " "LATCH primitive \"regmem:regmem\|regMemory~1014\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1015 " "LATCH primitive \"regmem:regmem\|regMemory~1015\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1016 " "LATCH primitive \"regmem:regmem\|regMemory~1016\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1017 " "LATCH primitive \"regmem:regmem\|regMemory~1017\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1018 " "LATCH primitive \"regmem:regmem\|regMemory~1018\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1019 " "LATCH primitive \"regmem:regmem\|regMemory~1019\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1020 " "LATCH primitive \"regmem:regmem\|regMemory~1020\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1021 " "LATCH primitive \"regmem:regmem\|regMemory~1021\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1022 " "LATCH primitive \"regmem:regmem\|regMemory~1022\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "regmem:regmem\|regMemory~1023 " "LATCH primitive \"regmem:regmem\|regMemory~1023\" is permanently enabled" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1693756637891 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693756638262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[0\] " "Latch control:control\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[28\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[1\] " "Latch control:control\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[28\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in2Mux " "Latch control:control\|in2Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[26\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[1\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[1\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[2\] " "Latch control:control\|aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[3\] " "Latch control:control\|aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|regWrite " "Latch control:control\|regWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[0\] " "Latch control:control\|in1Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[31\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[31\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[1\] " "Latch control:control\|in1Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intMem:intMem\|instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal intMem:intMem\|instruction\[29\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693756638287 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693756638287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693756639310 "|MIPS|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693756639310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693756639486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693756642245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693756642245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "870 " "Implemented 870 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693756642536 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693756642536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "739 " "Implemented 739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693756642536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693756642536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693756642715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 12:57:22 2023 " "Processing ended: Sun Sep 03 12:57:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693756642715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693756642715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693756642715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693756642715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693756644387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693756644387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 12:57:23 2023 " "Processing started: Sun Sep 03 12:57:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693756644387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693756644387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693756644387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693756644539 ""}
{ "Info" "0" "" "Project  = MIPS" {  } {  } 0 0 "Project  = MIPS" 0 0 "Fitter" 0 0 1693756644547 ""}
{ "Info" "0" "" "Revision = MIPS" {  } {  } 0 0 "Revision = MIPS" 0 0 "Fitter" 0 0 1693756644547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693756644770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693756644770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"MIPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693756644786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693756644862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693756644862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693756646031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693756646071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693756646283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693756646682 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693756656626 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 94 global CLKCTRL_G10 " "clock~inputCLKENA0 with 94 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693756657201 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693756657201 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693756657201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693756657209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693756657209 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693756657209 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693756657209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693756657209 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693756657209 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693756658264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693756658272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693756658272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: dataa  to: combout " "Cell: control\|WideOr16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693756658272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1693756658272 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693756658280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693756658280 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693756658280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693756658345 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693756658345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693756658345 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693756658428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693756663008 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1693756663663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693756703147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693756746622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693756754284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693756754284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693756757136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/GitHub/Arquitetura-projeto-2/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1693756763550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693756763550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1693756781089 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693756781089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693756781089 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.96 " "Total time spent on timing analysis during the Fitter is 2.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693756784071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693756784120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693756785257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693756785257 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693756787199 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693756792980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.fit.smsg " "Generated suppressed messages file D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693756793430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7418 " "Peak virtual memory: 7418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693756794272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 12:59:54 2023 " "Processing ended: Sun Sep 03 12:59:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693756794272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693756794272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:58 " "Total CPU time (on all processors): 00:10:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693756794272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693756794272 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693756795643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693756795643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 12:59:55 2023 " "Processing started: Sun Sep 03 12:59:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693756795643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693756795643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693756795643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1693756796843 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693756804508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693756804950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 13:00:04 2023 " "Processing ended: Sun Sep 03 13:00:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693756804950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693756804950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693756804950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693756804950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693756805601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693756806462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693756806462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 13:00:06 2023 " "Processing started: Sun Sep 03 13:00:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693756806462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693756806462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS -c MIPS " "Command: quartus_sta MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693756806470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693756806644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693756807559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693756807559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756807617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756807617 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693756808395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS.sdc " "Synopsys Design Constraints File file not found: 'MIPS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693756808451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756808451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693756808451 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\] " "create_clock -period 1.000 -name control:control\|in1Mux\[0\] control:control\|in1Mux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693756808451 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name intMem:intMem\|instruction\[26\] intMem:intMem\|instruction\[26\] " "create_clock -period 1.000 -name intMem:intMem\|instruction\[26\] intMem:intMem\|instruction\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693756808451 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693756808451 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datac  to: combout " "Cell: control\|WideOr16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693756808459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693756808459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693756808459 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693756808467 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693756808467 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693756808475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693756808560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693756808560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.199 " "Worst-case setup slack is -9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.199            -482.206 clock  " "   -9.199            -482.206 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.148             -54.370 intMem:intMem\|instruction\[26\]  " "   -8.148             -54.370 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.793            -157.182 control:control\|in1Mux\[0\]  " "   -6.793            -157.182 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756808581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.065 " "Worst-case hold slack is -1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065             -17.285 control:control\|in1Mux\[0\]  " "   -1.065             -17.285 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.349              -0.349 clock  " "   -0.349              -0.349 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 intMem:intMem\|instruction\[26\]  " "    1.381               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756808589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756808605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756808671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -116.245 clock  " "   -0.724            -116.245 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 intMem:intMem\|instruction\[26\]  " "    0.089               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 control:control\|in1Mux\[0\]  " "    0.271               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756808671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756808671 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693756808694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693756808744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693756811732 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datac  to: combout " "Cell: control\|WideOr16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693756811875 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693756811875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693756811875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693756812139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693756812139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.009 " "Worst-case setup slack is -9.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.009            -484.605 clock  " "   -9.009            -484.605 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.048             -54.800 intMem:intMem\|instruction\[26\]  " "   -8.048             -54.800 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926            -161.254 control:control\|in1Mux\[0\]  " "   -6.926            -161.254 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756812188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.192 " "Worst-case hold slack is -1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192             -19.758 control:control\|in1Mux\[0\]  " "   -1.192             -19.758 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638              -0.638 clock  " "   -0.638              -0.638 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 intMem:intMem\|instruction\[26\]  " "    1.305               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756812204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756812226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756812226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -116.991 clock  " "   -0.724            -116.991 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 intMem:intMem\|instruction\[26\]  " "    0.084               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 control:control\|in1Mux\[0\]  " "    0.263               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756812242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756812242 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693756812266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693756812589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693756814017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datac  to: combout " "Cell: control\|WideOr16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693756814109 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693756814109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693756814109 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693756814117 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693756814117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.749 " "Worst-case setup slack is -3.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.749            -171.600 clock  " "   -3.749            -171.600 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.274             -20.454 intMem:intMem\|instruction\[26\]  " "   -3.274             -20.454 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772             -59.802 control:control\|in1Mux\[0\]  " "   -2.772             -59.802 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756814117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.394 " "Worst-case hold slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.172 control:control\|in1Mux\[0\]  " "   -0.394              -7.172 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.105 clock  " "   -0.105              -0.105 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 intMem:intMem\|instruction\[26\]  " "    0.569               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756814136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756814152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756814152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -8.649 clock  " "   -0.088              -8.649 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 intMem:intMem\|instruction\[26\]  " "    0.111               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 control:control\|in1Mux\[0\]  " "    0.228               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756814160 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693756814176 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: control\|WideOr16~0  from: datac  to: combout " "Cell: control\|WideOr16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1693756814374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1693756814374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693756814374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693756814382 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693756814382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.272 " "Worst-case setup slack is -3.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.272            -145.758 clock  " "   -3.272            -145.758 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.983             -19.058 intMem:intMem\|instruction\[26\]  " "   -2.983             -19.058 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408             -52.563 control:control\|in1Mux\[0\]  " "   -2.408             -52.563 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756814382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.373 " "Worst-case hold slack is -0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373              -6.547 control:control\|in1Mux\[0\]  " "   -0.373              -6.547 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.233 clock  " "   -0.233              -0.233 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 intMem:intMem\|instruction\[26\]  " "    0.544               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756814394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756814402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693756814411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -8.844 clock  " "   -0.089              -8.844 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 intMem:intMem\|instruction\[26\]  " "    0.172               0.000 intMem:intMem\|instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 control:control\|in1Mux\[0\]  " "    0.263               0.000 control:control\|in1Mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693756814436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693756814436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693756817276 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693756817292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5310 " "Peak virtual memory: 5310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693756817410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 13:00:17 2023 " "Processing ended: Sun Sep 03 13:00:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693756817410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693756817410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693756817410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693756817410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1693756818816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693756818816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 13:00:18 2023 " "Processing started: Sun Sep 03 13:00:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693756818816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693756818816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693756818816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1693756820222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS.vo D:/GitHub/Arquitetura-projeto-2/simulation/modelsim/ simulation " "Generated file MIPS.vo in folder \"D:/GitHub/Arquitetura-projeto-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1693756820502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693756820603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 13:00:20 2023 " "Processing ended: Sun Sep 03 13:00:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693756820603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693756820603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693756820603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693756820603 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1152 s " "Quartus Prime Full Compilation was successful. 0 errors, 1152 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693756821333 ""}
