Timing Analyzer report for R3_PVP
Sun Sep 19 16:10:18 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'mem_clk'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'mem_clk'
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'mem_clk'
 34. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'mem_clk'
 44. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'mem_clk'
 48. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R3_PVP                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.8%      ;
;     Processor 3            ;   9.5%      ;
;     Processor 4            ;   6.1%      ;
;     Processors 5-8         ;   4.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun Sep 19 16:10:11 2021 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 97.65 MHz  ; 97.65 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 143.88 MHz ; 143.88 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.156  ; 0.000         ;
; mem_clk                                              ; 11.091 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.494 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; mem_clk                                              ; 1.882 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.394 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.137 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.693  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.719 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                              ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 6.156 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 6.208      ;
; 6.241 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 6.117      ;
; 6.241 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 6.117      ;
; 6.298 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 6.061      ;
; 6.355 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 6.003      ;
; 6.358 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 6.000      ;
; 6.359 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.998      ;
; 6.360 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.997      ;
; 6.378 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.980      ;
; 6.381 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.977      ;
; 6.393 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.971      ;
; 6.395 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.969      ;
; 6.453 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.911      ;
; 6.457 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.907      ;
; 6.463 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.879      ;
; 6.463 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.879      ;
; 6.482 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.861      ;
; 6.484 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.859      ;
; 6.545 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.798      ;
; 6.546 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.797      ;
; 6.581 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.763      ;
; 6.584 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.760      ;
; 6.588 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.756      ;
; 6.589 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.755      ;
; 6.593 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.766      ;
; 6.603 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.744      ;
; 6.607 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.740      ;
; 6.616 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.728      ;
; 6.633 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.725      ;
; 6.634 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.724      ;
; 6.639 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.553     ; 5.719      ;
; 6.642 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.721      ;
; 6.642 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.721      ;
; 6.643 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.704      ;
; 6.644 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.703      ;
; 6.657 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.687      ;
; 6.659 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.685      ;
; 6.661 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.686      ;
; 6.662 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.685      ;
; 6.663 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.694      ;
; 6.663 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.694      ;
; 6.664 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.700      ;
; 6.669 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.695      ;
; 6.671 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.688      ;
; 6.683 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.681      ;
; 6.685 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.679      ;
; 6.686 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.673      ;
; 6.688 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.676      ;
; 6.689 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.675      ;
; 6.700 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.657      ;
; 6.700 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.657      ;
; 6.703 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.556     ; 5.652      ;
; 6.706 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.636      ;
; 6.715 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.555     ; 5.641      ;
; 6.726 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.547     ; 5.638      ;
; 6.736 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.627      ;
; 6.739 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.603      ;
; 6.740 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.602      ;
; 6.754 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.588      ;
; 6.759 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.583      ;
; 6.762 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.581      ;
; 6.762 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.581      ;
; 6.762 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.580      ;
; 6.764 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.578      ;
; 6.783 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.576      ;
; 6.792 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.567      ;
; 6.793 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.549      ;
; 6.793 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.549      ;
; 6.805 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.537      ;
; 6.811 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.536      ;
; 6.811 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.536      ;
; 6.812 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.530      ;
; 6.814 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.528      ;
; 6.822 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.537      ;
; 6.823 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.521      ;
; 6.827 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.517      ;
; 6.829 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.514      ;
; 6.833 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.510      ;
; 6.835 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.508      ;
; 6.836 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.507      ;
; 6.838 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.525      ;
; 6.853 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.494      ;
; 6.853 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.494      ;
; 6.854 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.503      ;
; 6.855 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.502      ;
; 6.855 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.492      ;
; 6.855 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.492      ;
; 6.872 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.471      ;
; 6.876 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.467      ;
; 6.889 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.453      ;
; 6.891 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.451      ;
; 6.899 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.445      ;
; 6.900 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.444      ;
; 6.909 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.434      ;
; 6.911 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.432      ;
; 6.930 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.429      ;
; 6.932 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.411      ;
; 6.933 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.410      ;
; 6.949 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.395      ;
; 6.950 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.394      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.091 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 8.498      ;
; 11.383 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 8.206      ;
; 11.778 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.171      ; 7.783      ;
; 11.886 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 7.700      ;
; 12.073 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 7.513      ;
; 12.107 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.170      ; 7.453      ;
; 13.355 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 6.234      ;
; 13.367 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 6.222      ;
; 13.938 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.651      ;
; 13.979 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.168      ; 5.579      ;
; 13.994 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.595      ;
; 13.994 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.595      ;
; 14.001 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.588      ;
; 14.001 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.588      ;
; 14.003 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.586      ;
; 14.260 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.329      ;
; 14.455 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 5.131      ;
; 14.457 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.172      ; 5.105      ;
; 14.488 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 5.098      ;
; 14.491 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.171      ; 5.070      ;
; 14.496 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 5.091      ;
; 14.522 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 5.065      ;
; 14.554 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.035      ;
; 14.562 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.027      ;
; 14.562 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.027      ;
; 14.562 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.027      ;
; 14.566 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.023      ;
; 14.604 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 4.986      ;
; 14.605 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 4.984      ;
; 14.605 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 4.984      ;
; 14.610 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.976      ;
; 14.612 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.170      ; 4.948      ;
; 14.629 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.957      ;
; 14.642 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 4.947      ;
; 14.646 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.940      ;
; 14.653 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 4.934      ;
; 14.657 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.170      ; 4.903      ;
; 14.663 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.172      ; 4.899      ;
; 14.684 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 4.903      ;
; 14.704 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 4.886      ;
; 14.710 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.168      ; 4.848      ;
; 14.714 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.168      ; 4.844      ;
; 14.722 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 4.865      ;
; 14.722 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.170      ; 4.838      ;
; 14.754 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 4.833      ;
; 14.779 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.168      ; 4.779      ;
; 14.786 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.177      ; 4.781      ;
; 14.800 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.177      ; 4.767      ;
; 14.804 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.171      ; 4.757      ;
; 14.921 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.197      ; 4.666      ;
; 14.940 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.172      ; 4.622      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.494 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.608     ; 5.899      ;
; 13.505 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.609     ; 5.887      ;
; 13.541 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.612     ; 5.848      ;
; 13.546 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.612     ; 5.843      ;
; 13.548 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.609     ; 5.844      ;
; 13.582 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.608     ; 5.811      ;
; 13.954 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.595     ; 5.452      ;
; 13.987 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.847      ;
; 13.992 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.595     ; 5.414      ;
; 14.005 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.832      ;
; 14.337 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 5.501      ;
; 14.394 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.457      ;
; 15.158 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 4.619      ;
; 15.158 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 4.619      ;
; 15.158 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 4.619      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.242 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.222     ; 4.537      ;
; 15.327 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 4.453      ;
; 15.327 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 4.453      ;
; 15.327 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 4.453      ;
; 15.327 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 4.453      ;
; 15.327 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 4.453      ;
; 15.327 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 4.453      ;
; 15.446 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 4.332      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.504 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 4.278      ;
; 15.586 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 4.195      ;
; 15.586 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 4.195      ;
; 15.586 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 4.195      ;
; 15.586 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 4.195      ;
; 15.586 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 4.195      ;
; 16.196 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 3.582      ;
; 16.196 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 3.582      ;
; 16.196 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 3.582      ;
; 16.334 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 3.447      ;
; 16.334 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 3.447      ;
; 16.339 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 3.444      ;
; 16.339 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 3.444      ;
; 16.339 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 3.444      ;
; 16.339 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 3.444      ;
; 16.339 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 3.444      ;
; 16.339 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 3.444      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 16.960 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 2.813      ;
; 17.621 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 2.187      ;
; 18.523 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.293      ;
; 18.523 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.293      ;
; 18.525 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.291      ;
; 18.527 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 1.289      ;
; 18.529 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.286      ;
; 18.537 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.278      ;
; 18.543 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.272      ;
; 18.551 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.264      ;
; 18.553 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.262      ;
; 18.561 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.254      ;
; 18.562 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.253      ;
; 18.566 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.249      ;
; 18.567 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.248      ;
; 18.567 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.248      ;
; 18.568 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.247      ;
; 18.570 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.186     ; 1.245      ;
; 33.050 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.873      ;
; 33.062 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.861      ;
; 33.398 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 6.525      ;
; 34.077 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.845      ;
; 34.173 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.750      ;
; 34.174 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                        ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.747      ;
; 34.175 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.739      ;
; 34.175 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.739      ;
; 34.175 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.739      ;
; 34.185 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.738      ;
; 34.343 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.574      ;
; 34.343 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.574      ;
; 34.343 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.574      ;
; 34.343 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.574      ;
; 34.343 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.574      ;
; 34.343 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.574      ;
; 34.521 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.402      ;
; 34.598 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.320      ;
; 34.598 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 5.320      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.139      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.142      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.146      ;
; 0.409 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.144      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.147      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.149      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.149      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[8]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.150      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.151      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.149      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.152      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.151      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.154      ;
; 0.417 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.152      ;
; 0.417 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.154      ;
; 0.419 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.158      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.157      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.157      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.160      ;
; 0.423 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.160      ;
; 0.425 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.163      ;
; 0.427 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.165      ;
; 0.431 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.169      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.170      ;
; 0.433 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL      ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.168      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.171      ;
; 0.434 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.170      ;
; 0.435 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.173      ;
; 0.436 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.174      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.177      ;
; 0.441 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.178      ;
; 0.443 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.181      ;
; 0.444 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.182      ;
; 0.444 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.182      ;
; 0.446 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.181      ;
; 0.448 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.186      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_active             ; serial:serial_inst|UART:UART_inst|tx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[9]           ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_active                            ; serial:serial_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|empty             ; serial:serial_inst|queue_8_8:tx_queue|empty                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[4]             ; interrupt_controller:intcon_inst|prev_in[4]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|full              ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_overwrite                         ; serial:serial_inst|tx_overwrite                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0] ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|tx_overwrite                     ; keyboard:keyboard_inst|tx_overwrite                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]  ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]  ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]  ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|rx_overwrite                     ; keyboard:keyboard_inst|rx_overwrite                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[6]             ; interrupt_controller:intcon_inst|prev_in[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[1]             ; interrupt_controller:intcon_inst|prev_in[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[2]             ; interrupt_controller:intcon_inst|prev_in[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[7]             ; interrupt_controller:intcon_inst|prev_in[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[0]             ; interrupt_controller:intcon_inst|prev_in[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full          ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[3]             ; interrupt_controller:intcon_inst|prev_in[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|empty         ; keyboard:keyboard_inst|queue_8_8:rx_queue|empty                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|prev_in[5]             ; interrupt_controller:intcon_inst|prev_in[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full          ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|rx_active             ; serial:serial_inst|UART:UART_inst|rx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2] ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1] ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0] ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|empty         ; keyboard:keyboard_inst|queue_8_8:tx_queue|empty                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[47]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[47]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[63]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[63]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[31]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[31]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[15]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[15]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[46]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[46]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[62]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[62]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[30]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[30]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[14]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[14]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[44]             ; SDRAM_DP64_I:SDRAM_controller|data_hold[44]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
+-------+---------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.528 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.624 ; hex_low[4]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.034      ;
; 0.625 ; hex_high[0]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.035      ;
; 0.645 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.663 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.397      ;
; 0.668 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.960      ;
; 0.675 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.409      ;
; 0.677 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.970      ;
; 0.681 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.415      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.444      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.005      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.734 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.746 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.749 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.051      ;
; 0.757 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.051      ;
; 0.765 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; hex_high[5]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.183      ;
; 0.775 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.775 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.782 ; hex_high[2]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.192      ;
; 0.783 ; hex_high[7]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.193      ;
; 0.785 ; hex_low[7]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.195      ;
; 0.786 ; hex_high[3]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.196      ;
; 0.788 ; hex_high[1]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.198      ;
; 0.789 ; hex_low[6]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.199      ;
; 0.798 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.801 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.806 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.099      ;
; 0.811 ; hex_high[4]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.221      ;
; 0.816 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.820 ; hex_high[6]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.230      ;
; 0.824 ; hex_low[5]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.234      ;
; 0.827 ; hex_low[1]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.238      ;
; 0.830 ; hex_low[0]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.241      ;
; 0.833 ; hex_low[3]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.244      ;
; 0.833 ; hex_low[2]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 1.244      ;
; 0.859 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.152      ;
; 0.879 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.172      ;
; 0.922 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.925 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.216      ;
; 0.931 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.224      ;
; 0.931 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.224      ;
; 0.940 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.954 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.242      ;
; 0.958 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.246      ;
; 0.958 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.961 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.249      ;
; 0.974 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.262      ;
; 0.982 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.271      ;
; 0.985 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.273      ;
; 1.018 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.310      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.882 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.362      ;
; 1.919 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.546      ; 4.375      ;
; 2.012 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.545      ; 4.467      ;
; 2.049 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.542      ; 4.501      ;
; 2.056 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.536      ;
; 2.069 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.544      ; 4.523      ;
; 2.075 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.542      ; 4.527      ;
; 2.077 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.557      ;
; 2.091 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.551      ; 4.552      ;
; 2.095 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.542      ; 4.547      ;
; 2.102 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.584      ;
; 2.103 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.583      ;
; 2.120 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.551      ; 4.581      ;
; 2.124 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.544      ; 4.578      ;
; 2.124 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.606      ;
; 2.124 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.606      ;
; 2.130 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.610      ;
; 2.137 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.619      ;
; 2.137 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.619      ;
; 2.137 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.619      ;
; 2.149 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 4.632      ;
; 2.151 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.546      ; 4.607      ;
; 2.159 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.638      ;
; 2.164 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.646      ;
; 2.165 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.644      ;
; 2.165 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.644      ;
; 2.179 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.544      ; 4.633      ;
; 2.204 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.686      ;
; 2.224 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.704      ;
; 2.238 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.570      ; 4.718      ;
; 2.246 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 4.729      ;
; 2.256 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.735      ;
; 2.287 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.766      ;
; 2.293 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.546      ; 4.749      ;
; 2.350 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.545      ; 4.805      ;
; 2.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.884      ;
; 2.656 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.138      ;
; 2.656 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.138      ;
; 2.699 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.181      ;
; 2.719 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.201      ;
; 2.727 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.209      ;
; 2.727 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.209      ;
; 2.760 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.542      ; 5.212      ;
; 3.324 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.806      ;
; 3.335 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.817      ;
; 4.739 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.544      ; 7.193      ;
; 4.756 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 7.235      ;
; 4.962 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 7.441      ;
; 5.088 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.545      ; 7.543      ;
; 5.299 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 7.781      ;
; 5.587 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 8.069      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.513      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.394 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.512      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 3.501      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.396 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.507      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.501      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w1                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.503      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.503      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.503      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.503      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.397 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.504      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.501      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.501      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.510      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_p_miss               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.508      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.511      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.508      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.508      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
; 16.398 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 3.509      ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.137 ; rst                      ; serial:serial_inst|rx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.431      ;
; 1.137 ; rst                      ; serial:serial_inst|to_CPU[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.431      ;
; 1.137 ; rst                      ; serial:serial_inst|to_CPU[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.431      ;
; 2.142 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.444      ;
; 2.176 ; rst                      ; keyboard:keyboard_inst|tx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.474      ;
; 2.176 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.474      ;
; 2.176 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.474      ;
; 2.216 ; rst                      ; serial:serial_inst|tx_overwrite             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.519      ;
; 2.216 ; rst                      ; serial:serial_inst|tx_active                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.519      ;
; 2.257 ; rst                      ; keyboard:keyboard_inst|rx_overwrite         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.557      ;
; 2.257 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.557      ;
; 2.257 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.557      ;
; 2.257 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.557      ;
; 2.257 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 2.557      ;
; 2.556 ; rst                      ; serial:serial_inst|to_CPU[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.849      ;
; 2.556 ; rst                      ; serial:serial_inst|to_CPU[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.849      ;
; 2.556 ; rst                      ; serial:serial_inst|to_CPU[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.849      ;
; 2.556 ; rst                      ; serial:serial_inst|to_CPU[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.849      ;
; 2.556 ; rst                      ; serial:serial_inst|to_CPU[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.849      ;
; 2.556 ; rst                      ; serial:serial_inst|to_CPU[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.849      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 3.367      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.571      ; 3.363      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|data_page[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|p2_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|p1_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.580 ; rst                      ; MSC:MSC_inst|p1_control_enable              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.845      ;
; 2.582 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 3.370      ;
; 2.606 ; rst                      ; MSC:MSC_inst|p2_reset_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|p2_flush_reg                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|program_page[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|program_page[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|program_page[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|program_page[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|program_page[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.606 ; rst                      ; MSC:MSC_inst|program_page[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.870      ;
; 2.617 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.368      ;
; 2.617 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.368      ;
; 2.617 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.368      ;
; 2.617 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.368      ;
; 2.617 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.368      ;
; 2.621 ; rst                      ; MSC:MSC_inst|p1_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.894      ;
; 2.621 ; rst                      ; MSC:MSC_inst|prev_p1_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.894      ;
; 2.621 ; rst                      ; MSC:MSC_inst|p1_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.894      ;
; 2.621 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.894      ;
; 2.623 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.368      ;
; 2.623 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.368      ;
; 2.623 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.368      ;
; 2.624 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 3.368      ;
; 2.624 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 3.368      ;
; 2.627 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 3.370      ;
; 2.627 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 3.370      ;
; 2.627 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 3.370      ;
; 2.627 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.531      ; 3.370      ;
; 2.628 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.370      ;
; 2.628 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.370      ;
; 2.628 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.370      ;
; 2.628 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.370      ;
; 2.628 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.370      ;
; 2.628 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.530      ; 3.370      ;
; 2.649 ; rst                      ; hex_high[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.649 ; rst                      ; hex_high[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 2.947      ;
; 2.658 ; rst                      ; MSC:MSC_inst|p2_flush_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.916      ;
; 2.658 ; rst                      ; MSC:MSC_inst|p2_reset_req                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.916      ;
; 2.658 ; rst                      ; MSC:MSC_inst|prev_p2_req                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.916      ;
; 2.658 ; rst                      ; MSC:MSC_inst|p2_active                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.916      ;
; 2.658 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.916      ;
; 2.658 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.916      ;
; 2.660 ; rst                      ; VGA:VGA_inst|VGA_mode                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.936      ;
; 2.782 ; rst                      ; hex_low[4]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[5]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[6]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[7]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[0]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[1]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[2]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.782 ; rst                      ; hex_low[3]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.078      ;
; 2.893 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 3.170      ;
; 2.893 ; rst                      ; keyboard:keyboard_inst|tx_active            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 3.170      ;
; 3.073 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.362      ;
; 3.073 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.363      ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.316 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 105.06 MHz ; 105.06 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 152.42 MHz ; 152.42 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.056  ; 0.000         ;
; mem_clk                                              ; 11.887 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.983 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; mem_clk                                              ; 1.565 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.710 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.036 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.668  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                               ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 7.056 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.504      ;
; 7.132 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.422      ;
; 7.132 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.422      ;
; 7.189 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.366      ;
; 7.241 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.313      ;
; 7.244 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.310      ;
; 7.245 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.308      ;
; 7.246 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.307      ;
; 7.262 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.292      ;
; 7.265 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.289      ;
; 7.284 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.276      ;
; 7.285 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.275      ;
; 7.333 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.227      ;
; 7.337 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.223      ;
; 7.354 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.185      ;
; 7.355 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.184      ;
; 7.378 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.164      ;
; 7.381 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.161      ;
; 7.433 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.109      ;
; 7.434 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 5.108      ;
; 7.454 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.087      ;
; 7.456 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.099      ;
; 7.457 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.084      ;
; 7.466 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.075      ;
; 7.466 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.077      ;
; 7.467 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.074      ;
; 7.470 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.073      ;
; 7.486 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.055      ;
; 7.488 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.066      ;
; 7.489 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 5.070      ;
; 7.489 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 5.070      ;
; 7.490 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.064      ;
; 7.493 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.061      ;
; 7.507 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.046      ;
; 7.508 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.045      ;
; 7.516 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.025      ;
; 7.517 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.024      ;
; 7.520 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.040      ;
; 7.521 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.034      ;
; 7.525 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.018      ;
; 7.525 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.018      ;
; 7.525 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.035      ;
; 7.528 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.015      ;
; 7.529 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.014      ;
; 7.533 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.022      ;
; 7.543 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.017      ;
; 7.544 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.016      ;
; 7.545 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.015      ;
; 7.545 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 5.015      ;
; 7.547 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.006      ;
; 7.548 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.005      ;
; 7.548 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 5.005      ;
; 7.551 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.360     ; 5.001      ;
; 7.565 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.974      ;
; 7.576 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.352     ; 4.984      ;
; 7.582 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.977      ;
; 7.589 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.950      ;
; 7.590 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.949      ;
; 7.606 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.933      ;
; 7.610 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.929      ;
; 7.618 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.921      ;
; 7.620 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.919      ;
; 7.622 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.933      ;
; 7.624 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.918      ;
; 7.624 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.918      ;
; 7.630 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.925      ;
; 7.649 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.890      ;
; 7.650 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.889      ;
; 7.652 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.903      ;
; 7.658 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.881      ;
; 7.658 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.885      ;
; 7.658 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.885      ;
; 7.667 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.872      ;
; 7.668 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.871      ;
; 7.672 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.887      ;
; 7.673 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.868      ;
; 7.677 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.864      ;
; 7.684 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.858      ;
; 7.686 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.856      ;
; 7.686 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.856      ;
; 7.687 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 4.866      ;
; 7.688 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 4.865      ;
; 7.688 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.854      ;
; 7.699 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.844      ;
; 7.699 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.844      ;
; 7.703 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.840      ;
; 7.704 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 4.839      ;
; 7.724 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.818      ;
; 7.728 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.814      ;
; 7.737 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.802      ;
; 7.739 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.800      ;
; 7.751 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.790      ;
; 7.752 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.790      ;
; 7.752 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.789      ;
; 7.754 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.788      ;
; 7.761 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.794      ;
; 7.780 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.762      ;
; 7.781 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.359     ; 4.772      ;
; 7.781 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.370     ; 4.761      ;
; 7.788 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.767      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.887 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 7.527      ;
; 12.185 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 7.229      ;
; 12.518 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.999      ; 6.871      ;
; 12.675 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 6.735      ;
; 12.895 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 6.515      ;
; 12.900 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.997      ; 6.487      ;
; 13.688 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.726      ;
; 13.699 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.715      ;
; 14.220 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.194      ;
; 14.248 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.996      ; 5.138      ;
; 14.286 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.128      ;
; 14.286 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.128      ;
; 14.288 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.126      ;
; 14.288 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.126      ;
; 14.294 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.120      ;
; 14.528 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.886      ;
; 14.695 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.998      ; 4.693      ;
; 14.701 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.709      ;
; 14.748 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.662      ;
; 14.752 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.659      ;
; 14.760 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.999      ; 4.629      ;
; 14.776 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.635      ;
; 14.801 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.613      ;
; 14.822 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.592      ;
; 14.845 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.569      ;
; 14.845 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.569      ;
; 14.845 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.569      ;
; 14.866 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.027      ; 4.551      ;
; 14.879 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.531      ;
; 14.883 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.997      ; 4.504      ;
; 14.886 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.528      ;
; 14.886 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.528      ;
; 14.888 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.522      ;
; 14.908 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.998      ; 4.480      ;
; 14.910 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.501      ;
; 14.914 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.496      ;
; 14.920 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.997      ; 4.467      ;
; 14.934 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.477      ;
; 14.949 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.465      ;
; 14.951 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.996      ; 4.435      ;
; 14.965 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.997      ; 4.422      ;
; 14.970 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.996      ; 4.416      ;
; 14.974 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.437      ;
; 14.991 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.027      ; 4.426      ;
; 15.009 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.402      ;
; 15.019 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.996      ; 4.367      ;
; 15.048 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.999      ; 4.341      ;
; 15.058 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.005      ; 4.337      ;
; 15.069 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.005      ; 4.326      ;
; 15.161 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.250      ;
; 15.187 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.998      ; 4.201      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.983 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.536     ; 5.483      ;
; 14.003 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.537     ; 5.462      ;
; 14.036 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.537     ; 5.429      ;
; 14.041 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.537     ; 5.424      ;
; 14.051 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.537     ; 5.414      ;
; 14.076 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.536     ; 5.390      ;
; 14.413 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 5.444      ;
; 14.422 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 5.435      ;
; 14.436 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 5.043      ;
; 14.478 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.523     ; 5.001      ;
; 14.760 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 5.098      ;
; 14.806 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 5.065      ;
; 15.394 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.410      ;
; 15.394 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.410      ;
; 15.394 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.410      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.316      ;
; 15.565 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 4.242      ;
; 15.565 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 4.242      ;
; 15.565 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 4.242      ;
; 15.565 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 4.242      ;
; 15.565 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 4.242      ;
; 15.565 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 4.242      ;
; 15.691 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 4.114      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.721 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 4.088      ;
; 15.825 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.983      ;
; 15.825 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.983      ;
; 15.825 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.983      ;
; 15.825 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.983      ;
; 15.825 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.983      ;
; 16.393 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.412      ;
; 16.393 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.412      ;
; 16.393 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.412      ;
; 16.521 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.287      ;
; 16.521 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.194     ; 3.287      ;
; 16.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.284      ;
; 16.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.284      ;
; 16.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.284      ;
; 16.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.284      ;
; 16.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.284      ;
; 16.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 3.284      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.153 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 2.647      ;
; 17.756 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 2.075      ;
; 18.631 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.208      ;
; 18.631 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.208      ;
; 18.633 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.206      ;
; 18.635 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.204      ;
; 18.637 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.202      ;
; 18.642 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.196      ;
; 18.650 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.188      ;
; 18.679 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.160      ;
; 18.680 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.159      ;
; 18.681 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.158      ;
; 18.682 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.157      ;
; 18.685 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.153      ;
; 18.687 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.152      ;
; 18.691 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 1.147      ;
; 18.697 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.142      ;
; 18.699 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 1.140      ;
; 33.439 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.493      ;
; 33.446 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.486      ;
; 33.762 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 6.170      ;
; 34.368 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.563      ;
; 34.488 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                        ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.442      ;
; 34.504 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.428      ;
; 34.511 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.421      ;
; 34.566 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.358      ;
; 34.566 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.358      ;
; 34.566 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 5.358      ;
; 34.737 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.190      ;
; 34.737 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.190      ;
; 34.737 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.190      ;
; 34.737 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.190      ;
; 34.737 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.190      ;
; 34.737 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.190      ;
; 34.827 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.105      ;
; 34.964 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.964      ;
; 34.964 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.964      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.382 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                        ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.036      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.041      ;
; 0.383 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET              ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL             ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.038      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                         ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                    ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                    ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                         ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                        ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                    ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]                    ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                        ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]                     ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.039      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.043      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.044      ;
; 0.390 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                     ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.044      ;
; 0.390 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.045      ;
; 0.392 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.050      ;
; 0.393 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.052      ;
; 0.394 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.049      ;
; 0.394 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                      ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.049      ;
; 0.394 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.053      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[8]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.053      ;
; 0.396 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.054      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.056      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.055      ;
; 0.399 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]                      ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.057      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_active                    ; serial:serial_inst|UART:UART_inst|tx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|tx_active                                   ; serial:serial_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]             ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|empty                    ; serial:serial_inst|queue_8_8:tx_queue|empty                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[4]                    ; interrupt_controller:intcon_inst|prev_in[4]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|full                     ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|tx_overwrite                                ; serial:serial_inst|tx_overwrite                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|tx_overwrite                            ; keyboard:keyboard_inst|tx_overwrite                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]         ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]            ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[6]                    ; interrupt_controller:intcon_inst|prev_in[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; interrupt_controller:intcon_inst|prev_in[5]                    ; interrupt_controller:intcon_inst|prev_in[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[1]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[1]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[2]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[2]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[3]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[3]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[4]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[4]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[5]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[5]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[6]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[6]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[7]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[7]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[8]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[8]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[9]  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[9]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[10] ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[10]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit       ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|empty                ; keyboard:keyboard_inst|queue_8_8:tx_queue|empty                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[57]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[57]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[41]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[41]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[25]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[25]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[9]                     ; SDRAM_DP64_I:SDRAM_controller|data_hold[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[40]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[40]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[56]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[56]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[24]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[24]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[55]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[55]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[39]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[39]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[38]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[38]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[54]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[54]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[37]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[37]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[52]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[52]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[36]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[36]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[19]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[19]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[3]                     ; SDRAM_DP64_I:SDRAM_controller|data_hold[3]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[2]                     ; SDRAM_DP64_I:SDRAM_controller|data_hold[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[18]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[18]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; SDRAM_DP64_I:SDRAM_controller|data_hold[32]                    ; SDRAM_DP64_I:SDRAM_controller|data_hold[32]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                  ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]            ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|VGA_mode                                          ; VGA:VGA_inst|VGA_mode                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]        ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|rx_overwrite                            ; keyboard:keyboard_inst|rx_overwrite                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]            ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|prev_int_rq                               ; RIPTIDE_III:CPU_inst|prev_int_rq                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[1]                    ; interrupt_controller:intcon_inst|prev_in[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[2]                    ; interrupt_controller:intcon_inst|prev_in[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[7]                    ; interrupt_controller:intcon_inst|prev_in[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[0]                    ; interrupt_controller:intcon_inst|prev_in[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|prev_in[3]                    ; interrupt_controller:intcon_inst|prev_in[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|empty                ; keyboard:keyboard_inst|queue_8_8:rx_queue|empty                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.724      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.489 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.489 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.585 ; hex_low[4]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 0.957      ;
; 0.586 ; hex_high[0]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 0.959      ;
; 0.601 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.614 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.270      ;
; 0.620 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.626 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.282      ;
; 0.630 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.286      ;
; 0.631 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.897      ;
; 0.644 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.645 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.649 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.305      ;
; 0.683 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.697 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.971      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.972      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.721 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.726 ; hex_high[7]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.098      ;
; 0.727 ; hex_high[5]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.099      ;
; 0.730 ; hex_high[3]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.103      ;
; 0.730 ; hex_low[7]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.102      ;
; 0.730 ; hex_low[6]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.102      ;
; 0.732 ; hex_high[1]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.105      ;
; 0.735 ; hex_high[2]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.108      ;
; 0.742 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.009      ;
; 0.745 ; hex_high[4]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.117      ;
; 0.747 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.013      ;
; 0.750 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.017      ;
; 0.751 ; hex_high[6]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.123      ;
; 0.753 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.020      ;
; 0.758 ; hex_low[5]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.130      ;
; 0.764 ; hex_low[0]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.137      ;
; 0.765 ; hex_low[1]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.138      ;
; 0.767 ; hex_low[2]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.140      ;
; 0.768 ; hex_low[3]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 1.141      ;
; 0.804 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.070      ;
; 0.806 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.072      ;
; 0.846 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.113      ;
; 0.846 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.113      ;
; 0.848 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.114      ;
; 0.849 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.111      ;
; 0.855 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.117      ;
; 0.856 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.118      ;
; 0.861 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.863 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.868 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.130      ;
; 0.870 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.133      ;
; 0.878 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.140      ;
; 0.888 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.155      ;
; 0.919 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.186      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.565 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 3.847      ;
; 1.605 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.350      ; 3.865      ;
; 1.673 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.350      ; 3.933      ;
; 1.704 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 3.962      ;
; 1.725 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.007      ;
; 1.733 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.015      ;
; 1.738 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 3.996      ;
; 1.740 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 3.998      ;
; 1.752 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 4.010      ;
; 1.766 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.048      ;
; 1.766 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.356      ; 4.032      ;
; 1.771 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.055      ;
; 1.783 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.067      ;
; 1.783 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.067      ;
; 1.790 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.072      ;
; 1.792 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 4.050      ;
; 1.793 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.356      ; 4.059      ;
; 1.794 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.078      ;
; 1.794 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.078      ;
; 1.794 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.078      ;
; 1.810 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.350      ; 4.070      ;
; 1.818 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.377      ; 4.105      ;
; 1.819 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.099      ;
; 1.823 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.107      ;
; 1.828 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.108      ;
; 1.834 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.114      ;
; 1.838 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 4.096      ;
; 1.850 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.134      ;
; 1.869 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.151      ;
; 1.880 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.162      ;
; 1.894 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.377      ; 4.181      ;
; 1.903 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.183      ;
; 1.921 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.201      ;
; 1.929 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.350      ; 4.189      ;
; 1.986 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.350      ; 4.246      ;
; 2.036 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.320      ;
; 2.249 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.533      ;
; 2.249 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.533      ;
; 2.289 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.573      ;
; 2.304 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.588      ;
; 2.313 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.597      ;
; 2.313 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.597      ;
; 2.348 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 4.606      ;
; 2.847 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 5.131      ;
; 2.855 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 5.139      ;
; 4.035 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.348      ; 6.293      ;
; 4.070 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 6.350      ;
; 4.236 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 6.516      ;
; 4.312 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.350      ; 6.572      ;
; 4.479 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 6.763      ;
; 4.738 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 7.022      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.212      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.212      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.212      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.212      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.211      ;
; 16.710 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|p_miss                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.210      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.209      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.209      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.209      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.209      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.211      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 3.204      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.201      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.206      ;
; 16.711 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 3.205      ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-------+--------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.036 ; rst                      ; serial:serial_inst|rx_overwrite                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.304      ;
; 1.036 ; rst                      ; serial:serial_inst|to_CPU[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.304      ;
; 1.036 ; rst                      ; serial:serial_inst|to_CPU[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.304      ;
; 1.929 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.202      ;
; 1.959 ; rst                      ; keyboard:keyboard_inst|tx_overwrite                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.231      ;
; 1.959 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.231      ;
; 1.959 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.231      ;
; 1.995 ; rst                      ; serial:serial_inst|tx_overwrite                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.271      ;
; 1.995 ; rst                      ; serial:serial_inst|tx_active                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.271      ;
; 2.023 ; rst                      ; keyboard:keyboard_inst|rx_overwrite                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.023 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.023 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.023 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.023 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.298      ;
; 2.297 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.545      ; 3.037      ;
; 2.298 ; rst                      ; serial:serial_inst|to_CPU[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.565      ;
; 2.298 ; rst                      ; serial:serial_inst|to_CPU[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.565      ;
; 2.298 ; rst                      ; serial:serial_inst|to_CPU[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.565      ;
; 2.298 ; rst                      ; serial:serial_inst|to_CPU[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.565      ;
; 2.298 ; rst                      ; serial:serial_inst|to_CPU[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.565      ;
; 2.298 ; rst                      ; serial:serial_inst|to_CPU[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.565      ;
; 2.302 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 3.036      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.032      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.032      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.032      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 3.031      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 3.031      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.032      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 3.031      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 3.032      ;
; 2.304 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 3.031      ;
; 2.339 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 3.036      ;
; 2.339 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.502      ; 3.036      ;
; 2.340 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 3.036      ;
; 2.340 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 3.036      ;
; 2.340 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.501      ; 3.036      ;
; 2.346 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.036      ;
; 2.346 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.036      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 3.038      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 3.038      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 3.038      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 3.038      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.347 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.495      ; 3.037      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[6]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|data_page[5]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|p2_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.348 ; rst                      ; MSC:MSC_inst|p1_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.589      ;
; 2.379 ; rst                      ; hex_high[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[5]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.379 ; rst                      ; hex_high[7]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.653      ;
; 2.386 ; rst                      ; VGA:VGA_inst|VGA_mode                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.638      ;
; 2.390 ; rst                      ; MSC:MSC_inst|p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|program_page[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|program_page[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|program_page[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|program_page[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|program_page[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.390 ; rst                      ; MSC:MSC_inst|program_page[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.632      ;
; 2.420 ; rst                      ; MSC:MSC_inst|p1_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.669      ;
; 2.420 ; rst                      ; MSC:MSC_inst|prev_p1_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.669      ;
; 2.420 ; rst                      ; MSC:MSC_inst|p1_reset_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.669      ;
; 2.420 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.669      ;
; 2.448 ; rst                      ; MSC:MSC_inst|p2_flush_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.683      ;
; 2.448 ; rst                      ; MSC:MSC_inst|p2_reset_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.683      ;
; 2.448 ; rst                      ; MSC:MSC_inst|prev_p2_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.683      ;
; 2.448 ; rst                      ; MSC:MSC_inst|p2_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.683      ;
; 2.448 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.683      ;
; 2.448 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.683      ;
; 2.504 ; rst                      ; hex_low[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[5]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[0]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.504 ; rst                      ; hex_low[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.776      ;
; 2.594 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.846      ;
; 2.594 ; rst                      ; keyboard:keyboard_inst|tx_active                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.846      ;
; 2.766 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.036      ;
; 2.766 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 3.036      ;
+-------+--------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.691 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.505  ; 0.000         ;
; mem_clk                                              ; 14.286 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.403 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.137 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; mem_clk                                              ; 0.338 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.305 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.498 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.543  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.736 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                               ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 9.505 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.453      ;
; 9.556 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.395      ;
; 9.557 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.394      ;
; 9.583 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.369      ;
; 9.626 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.325      ;
; 9.629 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.322      ;
; 9.630 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.320      ;
; 9.631 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.319      ;
; 9.634 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.317      ;
; 9.637 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.314      ;
; 9.640 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.306      ;
; 9.641 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.305      ;
; 9.660 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.290      ;
; 9.662 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.288      ;
; 9.669 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.289      ;
; 9.670 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.288      ;
; 9.677 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.273      ;
; 9.678 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.272      ;
; 9.688 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.270      ;
; 9.692 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.266      ;
; 9.701 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.247      ;
; 9.701 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.247      ;
; 9.705 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.243      ;
; 9.707 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.241      ;
; 9.721 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.227      ;
; 9.722 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.226      ;
; 9.735 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.223      ;
; 9.735 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.223      ;
; 9.738 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.213      ;
; 9.740 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.208      ;
; 9.742 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.209      ;
; 9.742 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.209      ;
; 9.743 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.208      ;
; 9.747 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.205      ;
; 9.751 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.200      ;
; 9.756 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.195      ;
; 9.756 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.195      ;
; 9.757 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.194      ;
; 9.760 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.190      ;
; 9.761 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.189      ;
; 9.762 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.189      ;
; 9.763 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.187      ;
; 9.778 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.172      ;
; 9.778 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.174      ;
; 9.779 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.171      ;
; 9.782 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.168      ;
; 9.782 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.168      ;
; 9.782 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.948     ; 3.167      ;
; 9.786 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.160      ;
; 9.790 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.156      ;
; 9.791 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.161      ;
; 9.798 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.153      ;
; 9.798 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.153      ;
; 9.799 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.147      ;
; 9.800 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.146      ;
; 9.800 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.146      ;
; 9.800 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.146      ;
; 9.801 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.157      ;
; 9.802 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.144      ;
; 9.803 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.143      ;
; 9.804 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.154      ;
; 9.804 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.142      ;
; 9.805 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.153      ;
; 9.805 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.141      ;
; 9.806 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.152      ;
; 9.807 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.144      ;
; 9.808 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.150      ;
; 9.808 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.143      ;
; 9.819 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.139      ;
; 9.819 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.139      ;
; 9.819 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.127      ;
; 9.821 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.125      ;
; 9.826 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.124      ;
; 9.826 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.124      ;
; 9.831 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.127      ;
; 9.832 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.119      ;
; 9.832 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.118      ;
; 9.833 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.118      ;
; 9.833 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.119      ;
; 9.835 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.115      ;
; 9.846 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.102      ;
; 9.847 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.105      ;
; 9.849 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.099      ;
; 9.852 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.100      ;
; 9.861 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.089      ;
; 9.863 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.087      ;
; 9.866 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.092      ;
; 9.866 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.082      ;
; 9.867 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.083      ;
; 9.867 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.081      ;
; 9.868 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.082      ;
; 9.879 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.067      ;
; 9.879 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.071      ;
; 9.881 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.065      ;
; 9.883 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.067      ;
; 9.883 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.067      ;
; 9.884 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.066      ;
; 9.894 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.054      ;
; 9.895 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.053      ;
; 9.918 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.034      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.286 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 4.885      ;
; 14.441 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 4.730      ;
; 14.609 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.764      ; 4.545      ;
; 14.653 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 4.513      ;
; 14.749 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 4.417      ;
; 14.775 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 4.376      ;
; 15.990 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 3.181      ;
; 15.992 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 3.179      ;
; 16.310 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.841      ;
; 16.340 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.831      ;
; 16.340 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.831      ;
; 16.341 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.830      ;
; 16.349 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.822      ;
; 16.371 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.800      ;
; 16.371 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.800      ;
; 16.541 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.764      ; 2.613      ;
; 16.572 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.599      ;
; 16.624 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.763      ; 2.529      ;
; 16.625 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.541      ;
; 16.634 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.532      ;
; 16.642 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.783      ; 2.531      ;
; 16.647 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.524      ;
; 16.647 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.524      ;
; 16.651 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.520      ;
; 16.652 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.515      ;
; 16.654 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.513      ;
; 16.656 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.515      ;
; 16.656 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.515      ;
; 16.656 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.515      ;
; 16.671 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.770      ; 2.489      ;
; 16.672 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.494      ;
; 16.674 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.477      ;
; 16.675 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.491      ;
; 16.676 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.495      ;
; 16.681 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.485      ;
; 16.686 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.485      ;
; 16.689 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.763      ; 2.464      ;
; 16.689 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.770      ; 2.471      ;
; 16.690 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.783      ; 2.483      ;
; 16.691 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.460      ;
; 16.705 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.462      ;
; 16.722 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.445      ;
; 16.724 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.427      ;
; 16.728 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.423      ;
; 16.732 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.419      ;
; 16.743 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.424      ;
; 16.744 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.423      ;
; 16.752 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.761      ; 2.399      ;
; 16.775 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.764      ; 2.379      ;
; 16.809 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.763      ; 2.344      ;
; 16.832 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.777      ; 2.335      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.403 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 2.296      ;
; 17.407 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 2.292      ;
; 17.420 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.289     ; 2.278      ;
; 17.424 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.289     ; 2.274      ;
; 17.428 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 2.271      ;
; 17.445 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.288     ; 2.254      ;
; 17.569 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.330      ;
; 17.577 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 2.323      ;
; 17.624 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 2.083      ;
; 17.637 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 2.070      ;
; 17.708 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 2.192      ;
; 17.745 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.128      ;
; 17.745 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.128      ;
; 17.745 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.128      ;
; 17.765 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.143      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.777 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.103      ;
; 17.806 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.071      ;
; 17.806 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.071      ;
; 17.806 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.071      ;
; 17.806 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.071      ;
; 17.806 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.071      ;
; 17.806 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.071      ;
; 17.843 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 2.035      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.903 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.976      ;
; 17.911 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.967      ;
; 17.911 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.967      ;
; 17.911 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.967      ;
; 17.911 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.967      ;
; 17.911 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.967      ;
; 18.199 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.679      ;
; 18.199 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.679      ;
; 18.199 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.679      ;
; 18.262 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.616      ;
; 18.262 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.616      ;
; 18.272 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.608      ;
; 18.272 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.608      ;
; 18.272 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.608      ;
; 18.272 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.608      ;
; 18.272 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.608      ;
; 18.272 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.608      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.564 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.310      ;
; 18.958 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.941      ;
; 19.355 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.544      ;
; 19.359 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.540      ;
; 19.361 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.539      ;
; 19.362 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.538      ;
; 19.363 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.537      ;
; 19.364 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.536      ;
; 19.366 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.533      ;
; 19.369 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.530      ;
; 19.373 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.526      ;
; 19.380 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.519      ;
; 19.382 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.517      ;
; 19.383 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.516      ;
; 19.383 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.516      ;
; 19.384 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.515      ;
; 19.384 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.515      ;
; 19.385 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 0.514      ;
; 36.966 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.988      ;
; 37.004 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.950      ;
; 37.143 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.811      ;
; 37.423 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.530      ;
; 37.429 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.513      ;
; 37.429 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.513      ;
; 37.429 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.513      ;
; 37.460 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.494      ;
; 37.465 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                        ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.486      ;
; 37.496 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.450      ;
; 37.496 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.450      ;
; 37.496 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.450      ;
; 37.496 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.450      ;
; 37.496 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.450      ;
; 37.496 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.450      ;
; 37.498 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.456      ;
; 37.586 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.361      ;
; 37.586 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.361      ;
; 37.586 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.361      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.137 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.465      ;
; 0.139 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.468      ;
; 0.140 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.469      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[8]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.469      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.470      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.480      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]               ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[13]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.491      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.502      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.494      ;
; 0.172 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]               ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.506      ;
; 0.177 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.503      ;
; 0.178 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET       ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL      ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]              ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]             ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.505      ;
; 0.182 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.507      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active             ; serial:serial_inst|UART:UART_inst|tx_active                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[9]           ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                            ; serial:serial_inst|tx_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|empty             ; serial:serial_inst|queue_8_8:tx_queue|empty                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[4]             ; interrupt_controller:intcon_inst|prev_in[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|full              ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_overwrite                         ; serial:serial_inst|tx_overwrite                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1] ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+---------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.208 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.222 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.222 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.227 ; hex_low[4]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.415      ;
; 0.229 ; hex_high[0]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.417      ;
; 0.253 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.586      ;
; 0.260 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.590      ;
; 0.264 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.594      ;
; 0.266 ; hex_high[7]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.454      ;
; 0.266 ; hex_high[5]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.454      ;
; 0.267 ; hex_high[2]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.455      ;
; 0.267 ; hex_low[7]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.455      ;
; 0.267 ; hex_low[6]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.455      ;
; 0.268 ; hex_high[3]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.456      ;
; 0.269 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.599      ;
; 0.269 ; hex_high[1]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.457      ;
; 0.270 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.273 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; hex_high[4]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.462      ;
; 0.277 ; hex_high[6]                                                         ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.465      ;
; 0.279 ; hex_low[1]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.468      ;
; 0.279 ; hex_low[5]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.467      ;
; 0.280 ; hex_low[0]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.469      ;
; 0.281 ; hex_low[3]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.470      ;
; 0.281 ; hex_low[2]                                                          ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.470      ;
; 0.291 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.320 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.324 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.325 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.334 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.347 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.466      ;
; 0.363 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.481      ;
; 0.365 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.485      ;
; 0.371 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.490      ;
; 0.375 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.386 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.500      ;
; 0.387 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.501      ;
; 0.390 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.390 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.505      ;
; 0.391 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.505      ;
; 0.393 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.507      ;
; 0.394 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.394 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.395 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.516      ;
; 0.395 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.516      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.338 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.198      ;
; 0.365 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.936      ; 2.211      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.937      ; 2.234      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.246      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.267      ;
; 0.420 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.280      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.276      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.293      ;
; 0.436 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.280      ;
; 0.438 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.282      ;
; 0.448 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.308      ;
; 0.449 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.955      ; 2.314      ;
; 0.451 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.943      ; 2.304      ;
; 0.464 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.328      ;
; 0.464 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.328      ;
; 0.464 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.328      ;
; 0.464 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.328      ;
; 0.466 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.943      ; 2.319      ;
; 0.466 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.310      ;
; 0.466 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.936      ; 2.312      ;
; 0.475 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.333      ;
; 0.477 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.341      ;
; 0.477 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.341      ;
; 0.478 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.336      ;
; 0.478 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.342      ;
; 0.480 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.344      ;
; 0.482 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.340      ;
; 0.485 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.329      ;
; 0.491 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.351      ;
; 0.491 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.351      ;
; 0.493 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.955      ; 2.358      ;
; 0.506 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.364      ;
; 0.509 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.367      ;
; 0.510 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.936      ; 2.356      ;
; 0.540 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.937      ; 2.387      ;
; 0.585 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.449      ;
; 0.713 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.577      ;
; 0.713 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.577      ;
; 0.729 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.593      ;
; 0.729 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.593      ;
; 0.732 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 2.576      ;
; 0.737 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.601      ;
; 0.737 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.601      ;
; 1.029 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.893      ;
; 1.032 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 2.896      ;
; 2.110 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.934      ; 3.954      ;
; 2.132 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 3.990      ;
; 2.198 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 4.056      ;
; 2.234 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.937      ; 4.081      ;
; 2.415 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 4.279      ;
; 2.534 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.954      ; 4.398      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.305 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|p_miss                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.640      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.642      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.642      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.642      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.039     ; 1.642      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.636      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.636      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.636      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 1.636      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 1.629      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren3                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 1.637      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 1.634      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 1.635      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.042     ; 1.639      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
; 18.306 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 1.641      ;
+--------+--------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                           ;
+-------+--------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.498 ; rst                      ; serial:serial_inst|rx_overwrite                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; rst                      ; serial:serial_inst|to_CPU[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.498 ; rst                      ; serial:serial_inst|to_CPU[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.619      ;
; 0.905 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.029      ;
; 0.926 ; rst                      ; serial:serial_inst|tx_overwrite                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.051      ;
; 0.926 ; rst                      ; serial:serial_inst|tx_active                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.051      ;
; 0.932 ; rst                      ; keyboard:keyboard_inst|tx_overwrite                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.054      ;
; 0.932 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.054      ;
; 0.932 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.054      ;
; 0.946 ; rst                      ; keyboard:keyboard_inst|rx_overwrite                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.070      ;
; 0.946 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.070      ;
; 0.946 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.070      ;
; 0.946 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.070      ;
; 0.946 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.070      ;
; 1.097 ; rst                      ; serial:serial_inst|to_CPU[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; rst                      ; serial:serial_inst|to_CPU[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; rst                      ; serial:serial_inst|to_CPU[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; rst                      ; serial:serial_inst|to_CPU[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; rst                      ; serial:serial_inst|to_CPU[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; rst                      ; serial:serial_inst|to_CPU[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.218      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[6]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[0]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[1]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[2]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[3]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[4]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|data_page[5]                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|p2_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.117 ; rst                      ; MSC:MSC_inst|p1_control_enable                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.219      ;
; 1.128 ; rst                      ; MSC:MSC_inst|p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|program_page[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|program_page[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|program_page[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|program_page[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|program_page[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.128 ; rst                      ; MSC:MSC_inst|program_page[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.231      ;
; 1.143 ; rst                      ; hex_high[0]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[2]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[4]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[5]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[6]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.143 ; rst                      ; hex_high[7]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.269      ;
; 1.151 ; rst                      ; VGA:VGA_inst|VGA_mode                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.258      ;
; 1.152 ; rst                      ; MSC:MSC_inst|p1_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.152 ; rst                      ; MSC:MSC_inst|prev_p1_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.152 ; rst                      ; MSC:MSC_inst|p1_reset_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.152 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.158 ; rst                      ; MSC:MSC_inst|p2_flush_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 1.255      ;
; 1.158 ; rst                      ; MSC:MSC_inst|p2_reset_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 1.255      ;
; 1.158 ; rst                      ; MSC:MSC_inst|prev_p2_req                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 1.255      ;
; 1.158 ; rst                      ; MSC:MSC_inst|p2_active                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 1.255      ;
; 1.158 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 1.255      ;
; 1.158 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.013      ; 1.255      ;
; 1.167 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_XEC                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 1.492      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.488      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.488      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.488      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.487      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.487      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.488      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.487      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 1.488      ;
; 1.168 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.487      ;
; 1.169 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 1.492      ;
; 1.180 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.492      ;
; 1.180 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.492      ;
; 1.181 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 1.492      ;
; 1.181 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 1.492      ;
; 1.181 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.183 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.492      ;
; 1.184 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.493      ;
; 1.184 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.493      ;
; 1.184 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.493      ;
; 1.184 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 1.493      ;
; 1.184 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.492      ;
; 1.184 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 1.492      ;
; 1.208 ; rst                      ; hex_low[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[5]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[0]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.208 ; rst                      ; hex_low[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.332      ;
; 1.248 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.355      ;
; 1.248 ; rst                      ; keyboard:keyboard_inst|tx_active                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.355      ;
; 1.366 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.492      ;
; 1.366 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.492      ;
+-------+--------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.141 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 6.156  ; 0.137 ; 16.394   ; 0.498   ; 4.314               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.494 ; 0.187 ; N/A      ; N/A     ; 19.716              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.156  ; 0.137 ; 16.394   ; 0.498   ; 9.668               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  mem_clk                                              ; 11.091 ; 0.338 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1158     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 115      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 128      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 143918   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1158     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 115      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 128      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 143918   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 303      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 303      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Sep 19 16:10:08 2021
Info: Command: quartus_sta RIPTIDE-III_SDRAM -c R3_PVP
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.156               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.091               0.000 mem_clk 
    Info (332119):    13.494               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.882               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.394               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.137               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.693               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.719               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.316 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.056               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.887               0.000 mem_clk 
    Info (332119):    13.983               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.565               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.710               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.036               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.668               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.691 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.505               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.286               0.000 mem_clk 
    Info (332119):    17.403               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.338               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 18.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.305               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.498               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.543               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.736               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.141 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Sun Sep 19 16:10:18 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


