Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Module_tb_behav xil_defaultlib.Top_Module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shift_Add3_algorithm
Compiling module xil_defaultlib.Binary_BCD_Converter
Compiling module xil_defaultlib.four_one_Mux
Compiling module xil_defaultlib.Slow_Clock
Compiling module xil_defaultlib.two_bit_counter
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.BCD_Seven_Segment
Compiling module xil_defaultlib.timerClock
Compiling module xil_defaultlib.timerCount
Compiling module xil_defaultlib.Mole_Smash_Game
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.Top_Module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Module_tb_behav
