{"sha": "f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjRmOWE5ZGM2NGZiZjU0NGEwNWE3NmU0NjM0ZWQ5ZjM4Y2NlNDBmYw==", "commit": {"author": {"name": "Wei Xiao", "email": "wei3.xiao@intel.com", "date": "2019-01-17T09:34:00Z"}, "committer": {"name": "Xuepeng Guo", "email": "xguo@gcc.gnu.org", "date": "2019-01-17T09:34:00Z"}, "message": "re PR target/88794 (fixupimm intrinsics are unusable)\n\n2019-01-17  Wei Xiao  <wei3.xiao@intel.com>\n\n        PR target/88794\n        Revert:\n        2018-11-12  Wei Xiao  <wei3.xiao@intel.com>\n\n        * config/i386/sse.md: Combine VFIXUPIMM* patterns\n        (<avx512>_fixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n        (<avx512>_fixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n        (<avx512>_fixupimm<mode>_mask<round_saeonly_name>): Remove.\n        (avx512f_sfixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n        (avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n        (avx512f_sfixupimm<mode>_mask<round_saeonly_name>): Remove.\n\nFrom-SVN: r268012", "tree": {"sha": "2a926c83a34098b771e47e4127a7122055815c41", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2a926c83a34098b771e47e4127a7122055815c41"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc/comments", "author": {"login": "williamweixiao", "id": 23331893, "node_id": "MDQ6VXNlcjIzMzMxODkz", "avatar_url": "https://avatars.githubusercontent.com/u/23331893?v=4", "gravatar_id": "", "url": "https://api.github.com/users/williamweixiao", "html_url": "https://github.com/williamweixiao", "followers_url": "https://api.github.com/users/williamweixiao/followers", "following_url": "https://api.github.com/users/williamweixiao/following{/other_user}", "gists_url": "https://api.github.com/users/williamweixiao/gists{/gist_id}", "starred_url": "https://api.github.com/users/williamweixiao/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/williamweixiao/subscriptions", "organizations_url": "https://api.github.com/users/williamweixiao/orgs", "repos_url": "https://api.github.com/users/williamweixiao/repos", "events_url": "https://api.github.com/users/williamweixiao/events{/privacy}", "received_events_url": "https://api.github.com/users/williamweixiao/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "8a8d6691e8f1a1021928d7b296d551066495a245", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8a8d6691e8f1a1021928d7b296d551066495a245", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8a8d6691e8f1a1021928d7b296d551066495a245"}], "stats": {"total": 56, "additions": 50, "deletions": 6}, "files": [{"sha": "e379d2edcbe3e3fae74e73e142a1dd1258fd6349", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc", "patch": "@@ -1,3 +1,17 @@\n+2019-01-17  Wei Xiao  <wei3.xiao@intel.com>\n+\n+\tPR target/88794\n+\tRevert:\n+\t2018-11-12  Wei Xiao  <wei3.xiao@intel.com>\n+\n+\t* config/i386/sse.md: Combine VFIXUPIMM* patterns\n+\t(<avx512>_fixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n+\t(<avx512>_fixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n+\t(<avx512>_fixupimm<mode>_mask<round_saeonly_name>): Remove.\n+\t(avx512f_sfixupimm<mode>_maskz<round_saeonly_expand_name>): Update.\n+\t(avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>): Update.\n+\t(avx512f_sfixupimm<mode>_mask<round_saeonly_name>): Remove.\n+\n 2019-01-17  Wei Xiao  <wei3.xiao@intel.com>\n \n \tPR target/88794"}, {"sha": "48708a41b3bacb5359056898f84e738c4e76e214", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 36, "deletions": 6, "changes": 42, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=f4f9a9dc64fbf544a05a76e4634ed9f38cce40fc", "patch": "@@ -8867,22 +8867,37 @@\n    (match_operand:<avx512fmaskmode> 4 \"register_operand\")]\n   \"TARGET_AVX512F\"\n {\n-  emit_insn (gen_<avx512>_fixupimm<mode>_mask<round_saeonly_expand_name> (\n+  emit_insn (gen_<avx512>_fixupimm<mode>_maskz_1<round_saeonly_expand_name> (\n \toperands[0], operands[1], operands[2], operands[3],\n \tCONST0_RTX (<MODE>mode), operands[4]\n \t<round_saeonly_expand_operand5>));\n   DONE;\n })\n \n-(define_insn \"<avx512>_fixupimm<mode><mask_name><round_saeonly_name>\"\n+(define_insn \"<avx512>_fixupimm<mode><sd_maskz_name><round_saeonly_name>\"\n   [(set (match_operand:VF_AVX512VL 0 \"register_operand\" \"=v\")\n         (unspec:VF_AVX512VL\n           [(match_operand:VF_AVX512VL 1 \"register_operand\" \"v\")\n            (match_operand:<sseintvecmode> 2 \"nonimmediate_operand\" \"<round_saeonly_constraint>\")\n            (match_operand:SI 3 \"const_0_to_255_operand\")]\n            UNSPEC_FIXUPIMM))]\n   \"TARGET_AVX512F\"\n-  \"vfixupimm<ssemodesuffix>\\t{%3, <round_saeonly_mask_op4>%2, %1, %0<mask_operand4>|%0<mask_operand4>, %1, %2<round_saeonly_mask_op4>, %3}\";\n+  \"vfixupimm<ssemodesuffix>\\t{%3, <round_saeonly_sd_mask_op4>%2, %1, %0<sd_mask_op4>|%0<sd_mask_op4>, %1, %2<round_saeonly_sd_mask_op4>, %3}\";\n+  [(set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<MODE>\")])\n+\n+(define_insn \"<avx512>_fixupimm<mode>_mask<round_saeonly_name>\"\n+  [(set (match_operand:VF_AVX512VL 0 \"register_operand\" \"=v\")\n+\t(vec_merge:VF_AVX512VL\n+          (unspec:VF_AVX512VL\n+            [(match_operand:VF_AVX512VL 1 \"register_operand\" \"v\")\n+             (match_operand:<sseintvecmode> 2 \"nonimmediate_operand\" \"<round_saeonly_constraint>\")\n+             (match_operand:SI 3 \"const_0_to_255_operand\")]\n+             UNSPEC_FIXUPIMM)\n+\t  (match_operand:VF_AVX512VL 4 \"register_operand\" \"0\")\n+\t  (match_operand:<avx512fmaskmode> 5 \"register_operand\" \"Yk\")))]\n+  \"TARGET_AVX512F\"\n+  \"vfixupimm<ssemodesuffix>\\t{%3, <round_saeonly_op6>%2, %1, %0%{%5%}|%0%{%5%}, %1, %2<round_saeonly_op6>, %3}\";\n   [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n@@ -8894,22 +8909,37 @@\n    (match_operand:<avx512fmaskmode> 4 \"register_operand\")]\n   \"TARGET_AVX512F\"\n {\n-  emit_insn (gen_avx512f_sfixupimm<mode>_mask<round_saeonly_expand_name> (\n+  emit_insn (gen_avx512f_sfixupimm<mode>_maskz_1<round_saeonly_expand_name> (\n \toperands[0], operands[1], operands[2], operands[3],\n \tCONST0_RTX (<MODE>mode), operands[4]\n \t<round_saeonly_expand_operand5>));\n   DONE;\n })\n \n-(define_insn \"avx512f_sfixupimm<mode><mask_name><round_saeonly_name>\"\n+(define_insn \"avx512f_sfixupimm<mode><sd_maskz_name><round_saeonly_name>\"\n   [(set (match_operand:VF_128 0 \"register_operand\" \"=v\")\n         (unspec:VF_128\n           [(match_operand:VF_128 1 \"register_operand\" \"v\")\n \t     (match_operand:<sseintvecmode> 2 \"<round_saeonly_nimm_predicate>\" \"<round_saeonly_constraint>\")\n \t     (match_operand:SI 3 \"const_0_to_255_operand\")]\n \t    UNSPEC_FIXUPIMM))]\n    \"TARGET_AVX512F\"\n-  \"vfixupimm<ssescalarmodesuffix>\\t{%3, <round_saeonly_mask_op4>%2, %1, %0<mask_operand4>|%0<mask_operand4>, %1, %<iptr>2<round_saeonly_mask_op4>, %3}\";\n+   \"vfixupimm<ssescalarmodesuffix>\\t{%3, <round_saeonly_sd_mask_op4>%2, %1, %0<sd_mask_op4>|%0<sd_mask_op4>, %1, %<iptr>2<round_saeonly_sd_mask_op4>, %3}\";\n+   [(set_attr \"prefix\" \"evex\")\n+   (set_attr \"mode\" \"<ssescalarmode>\")])\n+\n+(define_insn \"avx512f_sfixupimm<mode>_mask<round_saeonly_name>\"\n+  [(set (match_operand:VF_128 0 \"register_operand\" \"=v\")\n+\t(vec_merge:VF_128\n+\t    (unspec:VF_128\n+\t       [(match_operand:VF_128 1 \"register_operand\" \"v\")\n+\t\t(match_operand:<sseintvecmode> 2 \"<round_saeonly_nimm_predicate>\" \"<round_saeonly_constraint>\")\n+\t\t(match_operand:SI 3 \"const_0_to_255_operand\")]\n+\t       UNSPEC_FIXUPIMM)\n+\t  (match_operand:VF_128 4 \"register_operand\" \"0\")\n+\t  (match_operand:<avx512fmaskmode> 5 \"register_operand\" \"Yk\")))]\n+  \"TARGET_AVX512F\"\n+  \"vfixupimm<ssescalarmodesuffix>\\t{%3, <round_saeonly_op6>%2, %1, %0%{%5%}|%0%{%5%}, %1, %<iptr>2<round_saeonly_op6>, %3}\";\n   [(set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n "}]}