
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000230  00800100  00002972  00002a06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002972  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000118  00800330  00800330  00002c36  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002c38  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00003304  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  00003390  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004c53  00000000  00000000  00003630  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014c8  00000000  00000000  00008283  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c3f  00000000  00000000  0000974b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c00  00000000  00000000  0000b38c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001152  00000000  00000000  0000bf8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000310a  00000000  00000000  0000d0de  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 e2 12 	jmp	0x25c4	; 0x25c4 <__vector_12>
      34:	0c 94 0f 13 	jmp	0x261e	; 0x261e <__vector_13>
      38:	0c 94 3c 13 	jmp	0x2678	; 0x2678 <__vector_14>
      3c:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__vector_15>
      40:	0c 94 ce 12 	jmp	0x259c	; 0x259c <__vector_16>
      44:	0c 94 d8 12 	jmp	0x25b0	; 0x25b0 <__vector_17>
      48:	0c 94 e6 01 	jmp	0x3cc	; 0x3cc <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 69 13 	jmp	0x26d2	; 0x26d2 <__vector_28>
      74:	0c 94 96 13 	jmp	0x272c	; 0x272c <__vector_29>
      78:	0c 94 c3 13 	jmp	0x2786	; 0x2786 <__vector_30>
      7c:	0c 94 fa 13 	jmp	0x27f4	; 0x27f4 <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e2 e7       	ldi	r30, 0x72	; 114
      a8:	f9 e2       	ldi	r31, 0x29	; 41
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a0 33       	cpi	r26, 0x30	; 48
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	a0 e3       	ldi	r26, 0x30	; 48
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a8 34       	cpi	r26, 0x48	; 72
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 b7 14 	jmp	0x296e	; 0x296e <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 0c 11 	call	0x2218	; 0x2218 <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	0b c0       	rjmp	.+22     	; 0xfe <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	e8 2f       	mov	r30, r24
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	e5 54       	subi	r30, 0x45	; 69
      f6:	fc 4f       	sbci	r31, 0xFC	; 252
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	90 83       	st	Z, r25
      fc:	09 c0       	rjmp	.+18     	; 0x110 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
      fe:	e8 2f       	mov	r30, r24
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	ee 0f       	add	r30, r30
     104:	ff 1f       	adc	r31, r31
     106:	ee 0f       	add	r30, r30
     108:	ff 1f       	adc	r31, r31
     10a:	e5 54       	subi	r30, 0x45	; 69
     10c:	fc 4f       	sbci	r31, 0xFC	; 252
     10e:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     110:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     112:	92 95       	swap	r25
     114:	96 95       	lsr	r25
     116:	97 70       	andi	r25, 0x07	; 7
     118:	90 fd       	sbrc	r25, 0
     11a:	0b c0       	rjmp	.+22     	; 0x132 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     11c:	e8 2f       	mov	r30, r24
     11e:	f0 e0       	ldi	r31, 0x00	; 0
     120:	ee 0f       	add	r30, r30
     122:	ff 1f       	adc	r31, r31
     124:	ee 0f       	add	r30, r30
     126:	ff 1f       	adc	r31, r31
     128:	e5 54       	subi	r30, 0x45	; 69
     12a:	fc 4f       	sbci	r31, 0xFC	; 252
     12c:	91 e0       	ldi	r25, 0x01	; 1
     12e:	91 83       	std	Z+1, r25	; 0x01
     130:	09 c0       	rjmp	.+18     	; 0x144 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     132:	e8 2f       	mov	r30, r24
     134:	f0 e0       	ldi	r31, 0x00	; 0
     136:	ee 0f       	add	r30, r30
     138:	ff 1f       	adc	r31, r31
     13a:	ee 0f       	add	r30, r30
     13c:	ff 1f       	adc	r31, r31
     13e:	e5 54       	subi	r30, 0x45	; 69
     140:	fc 4f       	sbci	r31, 0xFC	; 252
     142:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     144:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     146:	92 95       	swap	r25
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	93 70       	andi	r25, 0x03	; 3
     14e:	90 fd       	sbrc	r25, 0
     150:	0b c0       	rjmp	.+22     	; 0x168 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     152:	e8 2f       	mov	r30, r24
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	ee 0f       	add	r30, r30
     15c:	ff 1f       	adc	r31, r31
     15e:	e5 54       	subi	r30, 0x45	; 69
     160:	fc 4f       	sbci	r31, 0xFC	; 252
     162:	91 e0       	ldi	r25, 0x01	; 1
     164:	92 83       	std	Z+2, r25	; 0x02
     166:	09 c0       	rjmp	.+18     	; 0x17a <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 0f       	add	r30, r30
     172:	ff 1f       	adc	r31, r31
     174:	e5 54       	subi	r30, 0x45	; 69
     176:	fc 4f       	sbci	r31, 0xFC	; 252
     178:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     17a:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     17c:	96 95       	lsr	r25
     17e:	96 95       	lsr	r25
     180:	96 95       	lsr	r25
     182:	90 fd       	sbrc	r25, 0
     184:	0b c0       	rjmp	.+22     	; 0x19c <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     186:	e8 2f       	mov	r30, r24
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	ee 0f       	add	r30, r30
     18c:	ff 1f       	adc	r31, r31
     18e:	ee 0f       	add	r30, r30
     190:	ff 1f       	adc	r31, r31
     192:	e5 54       	subi	r30, 0x45	; 69
     194:	fc 4f       	sbci	r31, 0xFC	; 252
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	83 83       	std	Z+3, r24	; 0x03
     19a:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     19c:	e8 2f       	mov	r30, r24
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	ee 0f       	add	r30, r30
     1a2:	ff 1f       	adc	r31, r31
     1a4:	ee 0f       	add	r30, r30
     1a6:	ff 1f       	adc	r31, r31
     1a8:	e5 54       	subi	r30, 0x45	; 69
     1aa:	fc 4f       	sbci	r31, 0xFC	; 252
     1ac:	13 82       	std	Z+3, r1	; 0x03
     1ae:	08 95       	ret

000001b0 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b0:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b2:	76 9a       	sbi	0x0e, 6	; 14
}
     1b4:	08 95       	ret

000001b6 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1b6:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b8:	77 9a       	sbi	0x0e, 7	; 14
}
     1ba:	08 95       	ret

000001bc <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1bc:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c0:	08 95       	ret

000001c2 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c2:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1c4:	6e 9a       	sbi	0x0d, 6	; 13
}
     1c6:	08 95       	ret

000001c8 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1c8:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1ca:	6f 9a       	sbi	0x0d, 7	; 13
}
     1cc:	08 95       	ret

000001ce <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1ce:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d0:	24 9a       	sbi	0x04, 4	; 4

}
     1d2:	08 95       	ret

000001d4 <buttons_react>:

void buttons_react(void){
     1d4:	cf 92       	push	r12
     1d6:	df 92       	push	r13
     1d8:	ef 92       	push	r14
     1da:	0f 93       	push	r16
     1dc:	cf 93       	push	r28
	uint8_t i=0;
     1de:	0f 2e       	mov	r0, r31
     1e0:	fb eb       	ldi	r31, 0xBB	; 187
     1e2:	cf 2e       	mov	r12, r31
     1e4:	f3 e0       	ldi	r31, 0x03	; 3
     1e6:	df 2e       	mov	r13, r31
     1e8:	f0 2d       	mov	r31, r0
     1ea:	c0 e0       	ldi	r28, 0x00	; 0
	for(i;i<12;i++){
		if(button_state[i]){
     1ec:	f6 01       	movw	r30, r12
     1ee:	81 91       	ld	r24, Z+
     1f0:	6f 01       	movw	r12, r30
     1f2:	88 23       	and	r24, r24
     1f4:	49 f0       	breq	.+18     	; 0x208 <buttons_react+0x34>
			display_update(DISPLAY_MENU_BUTTON_TEST,i,1,0,0,0);
     1f6:	8d e0       	ldi	r24, 0x0D	; 13
     1f8:	6c 2f       	mov	r22, r28
     1fa:	41 e0       	ldi	r20, 0x01	; 1
     1fc:	20 e0       	ldi	r18, 0x00	; 0
     1fe:	00 e0       	ldi	r16, 0x00	; 0
     200:	ee 24       	eor	r14, r14
     202:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <display_update>
     206:	08 c0       	rjmp	.+16     	; 0x218 <buttons_react+0x44>
		}else{
			display_update(DISPLAY_MENU_BUTTON_TEST,i,0,0,0,0);
     208:	8d e0       	ldi	r24, 0x0D	; 13
     20a:	6c 2f       	mov	r22, r28
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	20 e0       	ldi	r18, 0x00	; 0
     210:	00 e0       	ldi	r16, 0x00	; 0
     212:	ee 24       	eor	r14, r14
     214:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <display_update>

}

void buttons_react(void){
	uint8_t i=0;
	for(i;i<12;i++){
     218:	cf 5f       	subi	r28, 0xFF	; 255
     21a:	cc 30       	cpi	r28, 0x0C	; 12
     21c:	39 f7       	brne	.-50     	; 0x1ec <buttons_react+0x18>
	#define BUTTON_ID_KOBI (7)
	#define BUTTON_ID_TV (10)
	#define BUTTON_ID_AD (11)

	
     21e:	cf 91       	pop	r28
     220:	0f 91       	pop	r16
     222:	ef 90       	pop	r14
     224:	df 90       	pop	r13
     226:	cf 90       	pop	r12
     228:	08 95       	ret

0000022a <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     22a:	85 b7       	in	r24, 0x35	; 53
     22c:	8f 7e       	andi	r24, 0xEF	; 239
     22e:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     230:	8d b1       	in	r24, 0x0d	; 13
     232:	8f 6b       	ori	r24, 0xBF	; 191
     234:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     236:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     238:	8d b1       	in	r24, 0x0d	; 13
     23a:	8f 67       	ori	r24, 0x7F	; 127
     23c:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     23e:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     240:	84 b1       	in	r24, 0x04	; 4
     242:	8f 6e       	ori	r24, 0xEF	; 239
     244:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     246:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     248:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     24a:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     24c:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     24e:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     250:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     252:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     254:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     256:	43 9a       	sbi	0x08, 3	; 8
     258:	e2 ee       	ldi	r30, 0xE2	; 226
     25a:	f3 e0       	ldi	r31, 0x03	; 3
#include "../includes/Display.h"
#include "../includes/Display.h"



void button_init( void )
     25c:	cf 01       	movw	r24, r30
     25e:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     260:	21 e0       	ldi	r18, 0x01	; 1
     262:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     264:	e8 17       	cp	r30, r24
     266:	f9 07       	cpc	r31, r25
     268:	e1 f7       	brne	.-8      	; 0x262 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     26a:	08 95       	ret

0000026c <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     26c:	cf 92       	push	r12
     26e:	df 92       	push	r13
     270:	ef 92       	push	r14
     272:	ff 92       	push	r15
     274:	0f 93       	push	r16
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
		
		
	col1_input_high();
     27c:	c8 ed       	ldi	r28, 0xD8	; 216
     27e:	d0 e0       	ldi	r29, 0x00	; 0
     280:	fe 01       	movw	r30, r28
     282:	09 95       	icall
	col2_input_high();
     284:	0b ed       	ldi	r16, 0xDB	; 219
     286:	10 e0       	ldi	r17, 0x00	; 0
     288:	f8 01       	movw	r30, r16
     28a:	09 95       	icall
	col3_input_high();
     28c:	0f 2e       	mov	r0, r31
     28e:	fe ed       	ldi	r31, 0xDE	; 222
     290:	ef 2e       	mov	r14, r31
     292:	f0 e0       	ldi	r31, 0x00	; 0
     294:	ff 2e       	mov	r15, r31
     296:	f0 2d       	mov	r31, r0
     298:	f7 01       	movw	r30, r14
     29a:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     29c:	f8 01       	movw	r30, r16
     29e:	09 95       	icall
	col3_input_high();
     2a0:	f7 01       	movw	r30, r14
     2a2:	09 95       	icall
	col1_low();
     2a4:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <col1_low>
	
		
	button_read_col(0);
     2a8:	0f 2e       	mov	r0, r31
     2aa:	ff e6       	ldi	r31, 0x6F	; 111
     2ac:	cf 2e       	mov	r12, r31
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	df 2e       	mov	r13, r31
     2b2:	f0 2d       	mov	r31, r0
     2b4:	80 e0       	ldi	r24, 0x00	; 0
     2b6:	90 e0       	ldi	r25, 0x00	; 0
     2b8:	f6 01       	movw	r30, r12
     2ba:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     2bc:	fe 01       	movw	r30, r28
     2be:	09 95       	icall
	col3_input_high();
     2c0:	f7 01       	movw	r30, r14
     2c2:	09 95       	icall
	col2_low();
     2c4:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col2_low>
	
	button_read_col(1);
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	90 e0       	ldi	r25, 0x00	; 0
     2cc:	f6 01       	movw	r30, r12
     2ce:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     2d0:	fe 01       	movw	r30, r28
     2d2:	09 95       	icall
	col2_input_high();
     2d4:	f8 01       	movw	r30, r16
     2d6:	09 95       	icall
	col3_low();	
     2d8:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col3_low>
	
	button_read_col(2);
     2dc:	82 e0       	ldi	r24, 0x02	; 2
     2de:	90 e0       	ldi	r25, 0x00	; 0
     2e0:	f6 01       	movw	r30, r12
     2e2:	09 95       	icall
	
			
	col1_input_high();
     2e4:	fe 01       	movw	r30, r28
     2e6:	09 95       	icall
	col2_input_high();
     2e8:	f8 01       	movw	r30, r16
     2ea:	09 95       	icall
	col3_input_high();
     2ec:	f7 01       	movw	r30, r14
     2ee:	09 95       	icall
     2f0:	e8 ec       	ldi	r30, 0xC8	; 200
     2f2:	f3 e0       	ldi	r31, 0x03	; 3
     2f4:	ab eb       	ldi	r26, 0xBB	; 187
     2f6:	b3 e0       	ldi	r27, 0x03	; 3
     2f8:	02 ee       	ldi	r16, 0xE2	; 226
     2fa:	13 e0       	ldi	r17, 0x03	; 3
     2fc:	84 ed       	ldi	r24, 0xD4	; 212
     2fe:	93 e0       	ldi	r25, 0x03	; 3
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     300:	af 01       	movw	r20, r30
     302:	44 5f       	subi	r20, 0xF4	; 244
     304:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     306:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     308:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     30a:	60 81       	ld	r22, Z
     30c:	66 23       	and	r22, r22
     30e:	59 f4       	brne	.+22     	; 0x326 <button_multiplex_cycle+0xba>
     310:	6c 91       	ld	r22, X
     312:	61 30       	cpi	r22, 0x01	; 1
     314:	41 f4       	brne	.+16     	; 0x326 <button_multiplex_cycle+0xba>
     316:	e8 01       	movw	r28, r16
     318:	68 81       	ld	r22, Y
     31a:	61 30       	cpi	r22, 0x01	; 1
     31c:	81 f4       	brne	.+32     	; 0x33e <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     31e:	ec 01       	movw	r28, r24
     320:	78 83       	st	Y, r23
			button_released[i]=0;
     322:	e8 01       	movw	r28, r16
     324:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     326:	e9 01       	movw	r28, r18
     328:	28 81       	ld	r18, Y
     32a:	21 30       	cpi	r18, 0x01	; 1
     32c:	41 f4       	brne	.+16     	; 0x33e <button_multiplex_cycle+0xd2>
     32e:	2c 91       	ld	r18, X
     330:	22 23       	and	r18, r18
     332:	29 f4       	brne	.+10     	; 0x33e <button_multiplex_cycle+0xd2>
     334:	e8 01       	movw	r28, r16
     336:	28 81       	ld	r18, Y
     338:	22 23       	and	r18, r18
     33a:	09 f4       	brne	.+2      	; 0x33e <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     33c:	78 83       	st	Y, r23
     33e:	31 96       	adiw	r30, 0x01	; 1
     340:	11 96       	adiw	r26, 0x01	; 1
     342:	0f 5f       	subi	r16, 0xFF	; 255
     344:	1f 4f       	sbci	r17, 0xFF	; 255
     346:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     348:	e4 17       	cp	r30, r20
     34a:	f5 07       	cpc	r31, r21
     34c:	e9 f6       	brne	.-70     	; 0x308 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     34e:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     352:	a8 ec       	ldi	r26, 0xC8	; 200
     354:	b3 e0       	ldi	r27, 0x03	; 3
     356:	eb eb       	ldi	r30, 0xBB	; 187
     358:	f3 e0       	ldi	r31, 0x03	; 3
     35a:	8c e0       	ldi	r24, 0x0C	; 12
     35c:	01 90       	ld	r0, Z+
     35e:	0d 92       	st	X+, r0
     360:	81 50       	subi	r24, 0x01	; 1
     362:	e1 f7       	brne	.-8      	; 0x35c <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     364:	df 91       	pop	r29
     366:	cf 91       	pop	r28
     368:	1f 91       	pop	r17
     36a:	0f 91       	pop	r16
     36c:	ff 90       	pop	r15
     36e:	ef 90       	pop	r14
     370:	df 90       	pop	r13
     372:	cf 90       	pop	r12
     374:	08 95       	ret

00000376 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     376:	2b eb       	ldi	r18, 0xBB	; 187
     378:	33 e0       	ldi	r19, 0x03	; 3
     37a:	28 0f       	add	r18, r24
     37c:	31 1d       	adc	r19, r1
}
     37e:	f9 01       	movw	r30, r18
     380:	80 81       	ld	r24, Z
     382:	08 95       	ret

00000384 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     384:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     386:	10 98       	cbi	0x02, 0	; 2
}
     388:	08 95       	ret

0000038a <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     38a:	10 9a       	sbi	0x02, 0	; 2
}
     38c:	08 95       	ret

0000038e <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     38e:	10 98       	cbi	0x02, 0	; 2
}
     390:	08 95       	ret

00000392 <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     392:	cf 93       	push	r28
     394:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     396:	0e 94 c5 01 	call	0x38a	; 0x38a <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     39a:	8c 2f       	mov	r24, r28
     39c:	90 e0       	ldi	r25, 0x00	; 0
     39e:	44 e6       	ldi	r20, 0x64	; 100
     3a0:	50 e0       	ldi	r21, 0x00	; 0
     3a2:	84 9f       	mul	r24, r20
     3a4:	90 01       	movw	r18, r0
     3a6:	85 9f       	mul	r24, r21
     3a8:	30 0d       	add	r19, r0
     3aa:	94 9f       	mul	r25, r20
     3ac:	30 0d       	add	r19, r0
     3ae:	11 24       	eor	r1, r1
     3b0:	12 16       	cp	r1, r18
     3b2:	13 06       	cpc	r1, r19
     3b4:	34 f4       	brge	.+12     	; 0x3c2 <buzzer_buzz+0x30>
     3b6:	80 e0       	ldi	r24, 0x00	; 0
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	01 96       	adiw	r24, 0x01	; 1
     3bc:	82 17       	cp	r24, r18
     3be:	93 07       	cpc	r25, r19
     3c0:	e1 f7       	brne	.-8      	; 0x3ba <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     3c2:	0e 94 c7 01 	call	0x38e	; 0x38e <buzzer_off>
}
     3c6:	cf 91       	pop	r28
     3c8:	08 95       	ret

000003ca <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     3ca:	08 95       	ret

000003cc <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     3cc:	1f 92       	push	r1
     3ce:	0f 92       	push	r0
     3d0:	0f b6       	in	r0, 0x3f	; 63
     3d2:	0f 92       	push	r0
     3d4:	11 24       	eor	r1, r1
     3d6:	2f 93       	push	r18
     3d8:	3f 93       	push	r19
     3da:	4f 93       	push	r20
     3dc:	5f 93       	push	r21
     3de:	6f 93       	push	r22
     3e0:	7f 93       	push	r23
     3e2:	8f 93       	push	r24
     3e4:	9f 93       	push	r25
     3e6:	af 93       	push	r26
     3e8:	bf 93       	push	r27
     3ea:	cf 93       	push	r28
     3ec:	ef 93       	push	r30
     3ee:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     3f0:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     3f4:	c0 ff       	sbrs	r28, 0
     3f6:	08 c0       	rjmp	.+16     	; 0x408 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     3f8:	87 e0       	ldi	r24, 0x07	; 7
     3fa:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     3fe:	ee ee       	ldi	r30, 0xEE	; 238
     400:	f0 e0       	ldi	r31, 0x00	; 0
     402:	80 81       	ld	r24, Z
     404:	8e 7f       	andi	r24, 0xFE	; 254
     406:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     408:	c6 ff       	sbrs	r28, 6
     40a:	08 c0       	rjmp	.+16     	; 0x41c <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     40c:	88 e0       	ldi	r24, 0x08	; 8
     40e:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     412:	ee ee       	ldi	r30, 0xEE	; 238
     414:	f0 e0       	ldi	r31, 0x00	; 0
     416:	80 81       	ld	r24, Z
     418:	8f 7b       	andi	r24, 0xBF	; 191
     41a:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     41c:	c5 ff       	sbrs	r28, 5
     41e:	08 c0       	rjmp	.+16     	; 0x430 <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     420:	89 e0       	ldi	r24, 0x09	; 9
     422:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     426:	eb ed       	ldi	r30, 0xDB	; 219
     428:	f0 e0       	ldi	r31, 0x00	; 0
     42a:	80 81       	ld	r24, Z
     42c:	8f 77       	andi	r24, 0x7F	; 127
     42e:	80 83       	st	Z, r24
	}
	return;
}
     430:	ff 91       	pop	r31
     432:	ef 91       	pop	r30
     434:	cf 91       	pop	r28
     436:	bf 91       	pop	r27
     438:	af 91       	pop	r26
     43a:	9f 91       	pop	r25
     43c:	8f 91       	pop	r24
     43e:	7f 91       	pop	r23
     440:	6f 91       	pop	r22
     442:	5f 91       	pop	r21
     444:	4f 91       	pop	r20
     446:	3f 91       	pop	r19
     448:	2f 91       	pop	r18
     44a:	0f 90       	pop	r0
     44c:	0f be       	out	0x3f, r0	; 63
     44e:	0f 90       	pop	r0
     450:	1f 90       	pop	r1
     452:	18 95       	reti

00000454 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     454:	85 e0       	ldi	r24, 0x05	; 5
     456:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <can_init>
	CANSTMOB=0;
     45a:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     45e:	eb ed       	ldi	r30, 0xDB	; 219
     460:	f0 e0       	ldi	r31, 0x00	; 0
     462:	80 81       	ld	r24, Z
     464:	88 6b       	ori	r24, 0xB8	; 184
     466:	80 83       	st	Z, r24
	CANIE1=0x7F;
     468:	8f e7       	ldi	r24, 0x7F	; 127
     46a:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     46e:	8f ef       	ldi	r24, 0xFF	; 255
     470:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     474:	10 92 f8 03 	sts	0x03F8, r1
	can_queue_tail=0;
     478:	10 92 fa 03 	sts	0x03FA, r1
	can_Status=CAN_Ready;
     47c:	10 92 f9 03 	sts	0x03F9, r1
	can_rx=0;
     480:	10 92 fc 03 	sts	0x03FC, r1
     484:	10 92 fb 03 	sts	0x03FB, r1
}
     488:	08 95       	ret

0000048a <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     48a:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     48c:	70 87       	std	Z+8, r23	; 0x08
     48e:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     490:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     492:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     494:	53 83       	std	Z+3, r21	; 0x03
     496:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     498:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     49a:	8f ef       	ldi	r24, 0xFF	; 255
     49c:	97 e0       	ldi	r25, 0x07	; 7
     49e:	a0 e0       	ldi	r26, 0x00	; 0
     4a0:	b0 e0       	ldi	r27, 0x00	; 0
     4a2:	82 87       	std	Z+10, r24	; 0x0a
     4a4:	93 87       	std	Z+11, r25	; 0x0b
     4a6:	a4 87       	std	Z+12, r26	; 0x0c
     4a8:	b5 87       	std	Z+13, r27	; 0x0d
}
     4aa:	08 95       	ret

000004ac <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     4ac:	90 93 fc 03 	sts	0x03FC, r25
     4b0:	80 93 fb 03 	sts	0x03FB, r24
	can_rx->cmd=CMD_RX_DATA;
     4b4:	25 e0       	ldi	r18, 0x05	; 5
     4b6:	fc 01       	movw	r30, r24
     4b8:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     4ba:	80 91 fb 03 	lds	r24, 0x03FB
     4be:	90 91 fc 03 	lds	r25, 0x03FC
     4c2:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
}
     4c6:	08 95       	ret

000004c8 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     4c8:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <can_get_status>
	CANGIE|=(1<<ENIT);
     4cc:	eb ed       	ldi	r30, 0xDB	; 219
     4ce:	f0 e0       	ldi	r31, 0x00	; 0
     4d0:	80 81       	ld	r24, Z
     4d2:	80 68       	ori	r24, 0x80	; 128
     4d4:	80 83       	st	Z, r24
}
     4d6:	08 95       	ret

000004d8 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     4d8:	90 91 f8 03 	lds	r25, 0x03F8
     4dc:	80 91 fa 03 	lds	r24, 0x03FA
     4e0:	98 17       	cp	r25, r24
     4e2:	41 f1       	breq	.+80     	; 0x534 <CANSendData+0x5c>
		if(can_rx!=0){
     4e4:	e0 91 fb 03 	lds	r30, 0x03FB
     4e8:	f0 91 fc 03 	lds	r31, 0x03FC
     4ec:	30 97       	sbiw	r30, 0x00	; 0
     4ee:	41 f0       	breq	.+16     	; 0x500 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     4f0:	8c e0       	ldi	r24, 0x0C	; 12
     4f2:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     4f4:	80 91 fb 03 	lds	r24, 0x03FB
     4f8:	90 91 fc 03 	lds	r25, 0x03FC
     4fc:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     500:	e0 91 fa 03 	lds	r30, 0x03FA
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	ee 0f       	add	r30, r30
     508:	ff 1f       	adc	r31, r31
     50a:	e2 51       	subi	r30, 0x12	; 18
     50c:	fc 4f       	sbci	r31, 0xFC	; 252
     50e:	a0 81       	ld	r26, Z
     510:	b1 81       	ldd	r27, Z+1	; 0x01
     512:	82 e0       	ldi	r24, 0x02	; 2
     514:	11 96       	adiw	r26, 0x01	; 1
     516:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     518:	80 81       	ld	r24, Z
     51a:	91 81       	ldd	r25, Z+1	; 0x01
     51c:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
     520:	88 23       	and	r24, r24
     522:	21 f0       	breq	.+8      	; 0x52c <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	0e 94 57 10 	call	0x20ae	; 0x20ae <AddError>
     52a:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     52c:	81 e0       	ldi	r24, 0x01	; 1
     52e:	80 93 f9 03 	sts	0x03F9, r24
     532:	08 95       	ret
		}		
	}else if(can_rx!=0){
     534:	e0 91 fb 03 	lds	r30, 0x03FB
     538:	f0 91 fc 03 	lds	r31, 0x03FC
     53c:	30 97       	sbiw	r30, 0x00	; 0
     53e:	41 f0       	breq	.+16     	; 0x550 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     540:	85 e0       	ldi	r24, 0x05	; 5
     542:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     544:	80 91 fb 03 	lds	r24, 0x03FB
     548:	90 91 fc 03 	lds	r25, 0x03FC
     54c:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
     550:	08 95       	ret

00000552 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     552:	cf 93       	push	r28
     554:	df 93       	push	r29
     556:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     558:	e0 91 f8 03 	lds	r30, 0x03F8
     55c:	f0 e0       	ldi	r31, 0x00	; 0
     55e:	cf 01       	movw	r24, r30
     560:	01 96       	adiw	r24, 0x01	; 1
     562:	65 e0       	ldi	r22, 0x05	; 5
     564:	70 e0       	ldi	r23, 0x00	; 0
     566:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
     56a:	20 91 fa 03 	lds	r18, 0x03FA
     56e:	30 e0       	ldi	r19, 0x00	; 0
     570:	82 17       	cp	r24, r18
     572:	93 07       	cpc	r25, r19
     574:	49 f0       	breq	.+18     	; 0x588 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     576:	ee 0f       	add	r30, r30
     578:	ff 1f       	adc	r31, r31
     57a:	e2 51       	subi	r30, 0x12	; 18
     57c:	fc 4f       	sbci	r31, 0xFC	; 252
     57e:	d1 83       	std	Z+1, r29	; 0x01
     580:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     582:	80 93 f8 03 	sts	0x03F8, r24
     586:	03 c0       	rjmp	.+6      	; 0x58e <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     588:	84 e0       	ldi	r24, 0x04	; 4
     58a:	0e 94 57 10 	call	0x20ae	; 0x20ae <AddError>
	}
	if(can_Status==CAN_Ready){
     58e:	80 91 f9 03 	lds	r24, 0x03F9
     592:	88 23       	and	r24, r24
     594:	11 f4       	brne	.+4      	; 0x59a <CANAddSendData+0x48>
		CANSendData();
     596:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <CANSendData>
	}
}
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     5a0:	e0 91 fa 03 	lds	r30, 0x03FA
     5a4:	f0 e0       	ldi	r31, 0x00	; 0
     5a6:	ee 0f       	add	r30, r30
     5a8:	ff 1f       	adc	r31, r31
     5aa:	e2 51       	subi	r30, 0x12	; 18
     5ac:	fc 4f       	sbci	r31, 0xFC	; 252
}
     5ae:	80 81       	ld	r24, Z
     5b0:	91 81       	ldd	r25, Z+1	; 0x01
     5b2:	08 95       	ret

000005b4 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     5b4:	e0 91 fa 03 	lds	r30, 0x03FA
     5b8:	f0 e0       	ldi	r31, 0x00	; 0
     5ba:	ee 0f       	add	r30, r30
     5bc:	ff 1f       	adc	r31, r31
     5be:	e2 51       	subi	r30, 0x12	; 18
     5c0:	fc 4f       	sbci	r31, 0xFC	; 252
     5c2:	a0 81       	ld	r26, Z
     5c4:	b1 81       	ldd	r27, Z+1	; 0x01
     5c6:	8c e0       	ldi	r24, 0x0C	; 12
     5c8:	11 96       	adiw	r26, 0x01	; 1
     5ca:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     5cc:	80 81       	ld	r24, Z
     5ce:	91 81       	ldd	r25, Z+1	; 0x01
     5d0:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
	can_Status=CAN_Ready;
     5d4:	10 92 f9 03 	sts	0x03F9, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     5d8:	80 91 fa 03 	lds	r24, 0x03FA
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	01 96       	adiw	r24, 0x01	; 1
     5e0:	65 e0       	ldi	r22, 0x05	; 5
     5e2:	70 e0       	ldi	r23, 0x00	; 0
     5e4:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
     5e8:	80 93 fa 03 	sts	0x03FA, r24
	CANSendData();
     5ec:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <CANSendData>
}
     5f0:	08 95       	ret

000005f2 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     5f2:	80 91 f9 03 	lds	r24, 0x03F9
     5f6:	81 30       	cpi	r24, 0x01	; 1
     5f8:	f9 f4       	brne	.+62     	; 0x638 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     5fa:	e0 91 fa 03 	lds	r30, 0x03FA
     5fe:	f0 e0       	ldi	r31, 0x00	; 0
     600:	ee 0f       	add	r30, r30
     602:	ff 1f       	adc	r31, r31
     604:	e2 51       	subi	r30, 0x12	; 18
     606:	fc 4f       	sbci	r31, 0xFC	; 252
     608:	a0 81       	ld	r26, Z
     60a:	b1 81       	ldd	r27, Z+1	; 0x01
     60c:	8c e0       	ldi	r24, 0x0C	; 12
     60e:	11 96       	adiw	r26, 0x01	; 1
     610:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     612:	80 81       	ld	r24, Z
     614:	91 81       	ldd	r25, Z+1	; 0x01
     616:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
		AddError(ERROR_CAN_SEND);
     61a:	82 e0       	ldi	r24, 0x02	; 2
     61c:	0e 94 57 10 	call	0x20ae	; 0x20ae <AddError>
		can_Status=CAN_Ready;
     620:	10 92 f9 03 	sts	0x03F9, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     624:	80 91 fa 03 	lds	r24, 0x03FA
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	01 96       	adiw	r24, 0x01	; 1
     62c:	65 e0       	ldi	r22, 0x05	; 5
     62e:	70 e0       	ldi	r23, 0x00	; 0
     630:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
     634:	80 93 fa 03 	sts	0x03FA, r24
     638:	08 95       	ret

0000063a <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     63a:	cf 93       	push	r28
     63c:	df 93       	push	r29
     63e:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     640:	8c e0       	ldi	r24, 0x0C	; 12
     642:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     644:	ce 01       	movw	r24, r28
     646:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     64a:	ce 01       	movw	r24, r28
     64c:	0e 94 d0 0b 	call	0x17a0	; 0x17a0 <can_get_status>
     650:	81 30       	cpi	r24, 0x01	; 1
     652:	d9 f3       	breq	.-10     	; 0x64a <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     654:	85 e0       	ldi	r24, 0x05	; 5
     656:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     658:	ce 01       	movw	r24, r28
     65a:	0e 94 f6 05 	call	0xbec	; 0xbec <can_cmd>
}
     65e:	df 91       	pop	r29
     660:	cf 91       	pop	r28
     662:	08 95       	ret

00000664 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     664:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     666:	ad ee       	ldi	r26, 0xED	; 237
     668:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     66a:	8e ee       	ldi	r24, 0xEE	; 238
     66c:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     66e:	32 2f       	mov	r19, r18
     670:	32 95       	swap	r19
     672:	30 7f       	andi	r19, 0xF0	; 240
     674:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     676:	fc 01       	movw	r30, r24
     678:	11 92       	st	Z+, r1
     67a:	e8 3f       	cpi	r30, 0xF8	; 248
     67c:	f1 05       	cpc	r31, r1
     67e:	e1 f7       	brne	.-8      	; 0x678 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     680:	2f 5f       	subi	r18, 0xFF	; 255
     682:	2f 30       	cpi	r18, 0x0F	; 15
     684:	a1 f7       	brne	.-24     	; 0x66e <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     686:	08 95       	ret

00000688 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     688:	ed ee       	ldi	r30, 0xED	; 237
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     68e:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     690:	80 91 ef 00 	lds	r24, 0x00EF
     694:	80 7c       	andi	r24, 0xC0	; 192
     696:	69 f0       	breq	.+26     	; 0x6b2 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     698:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     69a:	ad ee       	ldi	r26, 0xED	; 237
     69c:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     69e:	ef ee       	ldi	r30, 0xEF	; 239
     6a0:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     6a2:	98 2f       	mov	r25, r24
     6a4:	92 95       	swap	r25
     6a6:	90 7f       	andi	r25, 0xF0	; 240
     6a8:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     6aa:	90 81       	ld	r25, Z
     6ac:	90 7c       	andi	r25, 0xC0	; 192
     6ae:	29 f4       	brne	.+10     	; 0x6ba <can_get_mob_free+0x32>
     6b0:	01 c0       	rjmp	.+2      	; 0x6b4 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6b2:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     6b4:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     6b8:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     6ba:	8f 5f       	subi	r24, 0xFF	; 255
     6bc:	8f 30       	cpi	r24, 0x0F	; 15
     6be:	89 f7       	brne	.-30     	; 0x6a2 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     6c0:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     6c4:	8f ef       	ldi	r24, 0xFF	; 255
}
     6c6:	08 95       	ret

000006c8 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     6c8:	80 91 ef 00 	lds	r24, 0x00EF
     6cc:	80 7c       	andi	r24, 0xC0	; 192
     6ce:	69 f0       	breq	.+26     	; 0x6ea <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     6d0:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     6d4:	89 2f       	mov	r24, r25
     6d6:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     6d8:	80 32       	cpi	r24, 0x20	; 32
     6da:	41 f0       	breq	.+16     	; 0x6ec <can_get_mob_status+0x24>
     6dc:	80 34       	cpi	r24, 0x40	; 64
     6de:	31 f0       	breq	.+12     	; 0x6ec <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     6e0:	80 3a       	cpi	r24, 0xA0	; 160
     6e2:	21 f0       	breq	.+8      	; 0x6ec <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     6e4:	89 2f       	mov	r24, r25
     6e6:	8f 71       	andi	r24, 0x1F	; 31
     6e8:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     6ea:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     6ec:	08 95       	ret

000006ee <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     6ee:	cf 93       	push	r28
     6f0:	df 93       	push	r29
     6f2:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     6f4:	80 91 ef 00 	lds	r24, 0x00EF
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	8f 70       	andi	r24, 0x0F	; 15
     6fc:	90 70       	andi	r25, 0x00	; 0
     6fe:	18 16       	cp	r1, r24
     700:	19 06       	cpc	r1, r25
     702:	a4 f4       	brge	.+40     	; 0x72c <can_get_data+0x3e>
     704:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     706:	ea ef       	ldi	r30, 0xFA	; 250
     708:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     70a:	cf ee       	ldi	r28, 0xEF	; 239
     70c:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     70e:	80 81       	ld	r24, Z
     710:	da 01       	movw	r26, r20
     712:	a6 0f       	add	r26, r22
     714:	b1 1d       	adc	r27, r1
     716:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     718:	6f 5f       	subi	r22, 0xFF	; 255
     71a:	88 81       	ld	r24, Y
     71c:	26 2f       	mov	r18, r22
     71e:	30 e0       	ldi	r19, 0x00	; 0
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	8f 70       	andi	r24, 0x0F	; 15
     724:	90 70       	andi	r25, 0x00	; 0
     726:	28 17       	cp	r18, r24
     728:	39 07       	cpc	r19, r25
     72a:	8c f3       	brlt	.-30     	; 0x70e <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     72c:	df 91       	pop	r29
     72e:	cf 91       	pop	r28
     730:	08 95       	ret

00000732 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     732:	2f 92       	push	r2
     734:	3f 92       	push	r3
     736:	4f 92       	push	r4
     738:	5f 92       	push	r5
     73a:	6f 92       	push	r6
     73c:	7f 92       	push	r7
     73e:	8f 92       	push	r8
     740:	9f 92       	push	r9
     742:	af 92       	push	r10
     744:	bf 92       	push	r11
     746:	cf 92       	push	r12
     748:	df 92       	push	r13
     74a:	ef 92       	push	r14
     74c:	ff 92       	push	r15
     74e:	0f 93       	push	r16
     750:	1f 93       	push	r17
     752:	cf 93       	push	r28
     754:	df 93       	push	r29
     756:	00 d0       	rcall	.+0      	; 0x758 <can_auto_baudrate+0x26>
     758:	00 d0       	rcall	.+0      	; 0x75a <can_auto_baudrate+0x28>
     75a:	00 d0       	rcall	.+0      	; 0x75c <can_auto_baudrate+0x2a>
     75c:	cd b7       	in	r28, 0x3d	; 61
     75e:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     760:	88 23       	and	r24, r24
     762:	09 f4       	brne	.+2      	; 0x766 <can_auto_baudrate+0x34>
     764:	7c c0       	rjmp	.+248    	; 0x85e <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     766:	80 91 e2 00 	lds	r24, 0x00E2
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	8e 77       	andi	r24, 0x7E	; 126
     76e:	90 70       	andi	r25, 0x00	; 0
     770:	95 95       	asr	r25
     772:	87 95       	ror	r24
     774:	01 96       	adiw	r24, 0x01	; 1
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	91 05       	cpc	r25, r1
     77a:	5c f0       	brlt	.+22     	; 0x792 <can_auto_baudrate+0x60>
     77c:	80 91 e2 00 	lds	r24, 0x00E2
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	8e 77       	andi	r24, 0x7E	; 126
     784:	90 70       	andi	r25, 0x00	; 0
     786:	95 95       	asr	r25
     788:	87 95       	ror	r24
     78a:	28 2f       	mov	r18, r24
     78c:	2f 5f       	subi	r18, 0xFF	; 255
     78e:	29 83       	std	Y+1, r18	; 0x01
     790:	02 c0       	rjmp	.+4      	; 0x796 <can_auto_baudrate+0x64>
     792:	81 e0       	ldi	r24, 0x01	; 1
     794:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     796:	80 91 e3 00 	lds	r24, 0x00E3
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	8e 70       	andi	r24, 0x0E	; 14
     79e:	90 70       	andi	r25, 0x00	; 0
     7a0:	95 95       	asr	r25
     7a2:	87 95       	ror	r24
     7a4:	01 96       	adiw	r24, 0x01	; 1
     7a6:	82 30       	cpi	r24, 0x02	; 2
     7a8:	91 05       	cpc	r25, r1
     7aa:	54 f0       	brlt	.+20     	; 0x7c0 <can_auto_baudrate+0x8e>
     7ac:	80 91 e3 00 	lds	r24, 0x00E3
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	8e 70       	andi	r24, 0x0E	; 14
     7b4:	90 70       	andi	r25, 0x00	; 0
     7b6:	95 95       	asr	r25
     7b8:	87 95       	ror	r24
     7ba:	38 2e       	mov	r3, r24
     7bc:	33 94       	inc	r3
     7be:	02 c0       	rjmp	.+4      	; 0x7c4 <can_auto_baudrate+0x92>
     7c0:	33 24       	eor	r3, r3
     7c2:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     7c4:	80 91 e4 00 	lds	r24, 0x00E4
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	8e 70       	andi	r24, 0x0E	; 14
     7cc:	90 70       	andi	r25, 0x00	; 0
     7ce:	95 95       	asr	r25
     7d0:	87 95       	ror	r24
     7d2:	01 96       	adiw	r24, 0x01	; 1
     7d4:	83 30       	cpi	r24, 0x03	; 3
     7d6:	91 05       	cpc	r25, r1
     7d8:	54 f0       	brlt	.+20     	; 0x7ee <can_auto_baudrate+0xbc>
     7da:	80 91 e4 00 	lds	r24, 0x00E4
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	8e 70       	andi	r24, 0x0E	; 14
     7e2:	90 70       	andi	r25, 0x00	; 0
     7e4:	95 95       	asr	r25
     7e6:	87 95       	ror	r24
     7e8:	78 2e       	mov	r7, r24
     7ea:	73 94       	inc	r7
     7ec:	03 c0       	rjmp	.+6      	; 0x7f4 <can_auto_baudrate+0xc2>
     7ee:	77 24       	eor	r7, r7
     7f0:	68 94       	set
     7f2:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     7f4:	80 91 e4 00 	lds	r24, 0x00E4
     7f8:	90 e0       	ldi	r25, 0x00	; 0
     7fa:	80 77       	andi	r24, 0x70	; 112
     7fc:	90 70       	andi	r25, 0x00	; 0
     7fe:	95 95       	asr	r25
     800:	87 95       	ror	r24
     802:	95 95       	asr	r25
     804:	87 95       	ror	r24
     806:	95 95       	asr	r25
     808:	87 95       	ror	r24
     80a:	95 95       	asr	r25
     80c:	87 95       	ror	r24
     80e:	01 96       	adiw	r24, 0x01	; 1
     810:	83 30       	cpi	r24, 0x03	; 3
     812:	91 05       	cpc	r25, r1
     814:	84 f0       	brlt	.+32     	; 0x836 <can_auto_baudrate+0x104>
     816:	80 91 e4 00 	lds	r24, 0x00E4
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	80 77       	andi	r24, 0x70	; 112
     81e:	90 70       	andi	r25, 0x00	; 0
     820:	95 95       	asr	r25
     822:	87 95       	ror	r24
     824:	95 95       	asr	r25
     826:	87 95       	ror	r24
     828:	95 95       	asr	r25
     82a:	87 95       	ror	r24
     82c:	95 95       	asr	r25
     82e:	87 95       	ror	r24
     830:	68 2e       	mov	r6, r24
     832:	63 94       	inc	r6
     834:	03 c0       	rjmp	.+6      	; 0x83c <can_auto_baudrate+0x10a>
     836:	66 24       	eor	r6, r6
     838:	68 94       	set
     83a:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     83c:	87 2d       	mov	r24, r7
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	83 0d       	add	r24, r3
     842:	91 1d       	adc	r25, r1
     844:	86 0d       	add	r24, r6
     846:	91 1d       	adc	r25, r1
     848:	01 96       	adiw	r24, 0x01	; 1
     84a:	88 30       	cpi	r24, 0x08	; 8
     84c:	91 05       	cpc	r25, r1
     84e:	14 f4       	brge	.+4      	; 0x854 <can_auto_baudrate+0x122>
     850:	88 e0       	ldi	r24, 0x08	; 8
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     856:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     858:	22 24       	eor	r2, r2
     85a:	23 94       	inc	r2
     85c:	10 c0       	rjmp	.+32     	; 0x87e <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     85e:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     860:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     862:	66 24       	eor	r6, r6
     864:	68 94       	set
     866:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     868:	77 24       	eor	r7, r7
     86a:	68 94       	set
     86c:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     86e:	98 e0       	ldi	r25, 0x08	; 8
     870:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     872:	0f 2e       	mov	r0, r31
     874:	f3 e0       	ldi	r31, 0x03	; 3
     876:	3f 2e       	mov	r3, r31
     878:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     87a:	a1 e0       	ldi	r26, 0x01	; 1
     87c:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     87e:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     880:	ad ee       	ldi	r26, 0xED	; 237
     882:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     884:	8e ee       	ldi	r24, 0xEE	; 238
     886:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     888:	32 2f       	mov	r19, r18
     88a:	32 95       	swap	r19
     88c:	30 7f       	andi	r19, 0xF0	; 240
     88e:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     890:	fc 01       	movw	r30, r24
     892:	11 92       	st	Z+, r1
     894:	e8 3f       	cpi	r30, 0xF8	; 248
     896:	f1 05       	cpc	r31, r1
     898:	e1 f7       	brne	.-8      	; 0x892 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     89a:	2f 5f       	subi	r18, 0xFF	; 255
     89c:	2f 30       	cpi	r18, 0x0F	; 15
     89e:	a1 f7       	brne	.-24     	; 0x888 <can_auto_baudrate+0x156>
     8a0:	a4 2e       	mov	r10, r20
     8a2:	62 2d       	mov	r22, r2
     8a4:	dd 24       	eor	r13, r13
     8a6:	88 24       	eor	r8, r8
     8a8:	99 24       	eor	r9, r9
     8aa:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     8ac:	0f 2e       	mov	r0, r31
     8ae:	f8 ed       	ldi	r31, 0xD8	; 216
     8b0:	ef 2e       	mov	r14, r31
     8b2:	ff 24       	eor	r15, r15
     8b4:	f0 2d       	mov	r31, r0
     8b6:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     8b8:	e9 ed       	ldi	r30, 0xD9	; 217
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     8bc:	0a ed       	ldi	r16, 0xDA	; 218
     8be:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     8c0:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     8c2:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     8c4:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8c6:	b2 e0       	ldi	r27, 0x02	; 2
     8c8:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8ca:	88 e0       	ldi	r24, 0x08	; 8
     8cc:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     8ce:	91 e0       	ldi	r25, 0x01	; 1
     8d0:	a9 16       	cp	r10, r25
     8d2:	09 f0       	breq	.+2      	; 0x8d6 <can_auto_baudrate+0x1a4>
     8d4:	57 c0       	rjmp	.+174    	; 0x984 <__stack+0x85>
        {
            Can_reset();
     8d6:	d7 01       	movw	r26, r14
     8d8:	5c 93       	st	X, r21
            conf_index++;
     8da:	08 94       	sec
     8dc:	81 1c       	adc	r8, r1
     8de:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     8e0:	89 81       	ldd	r24, Y+1	; 0x01
     8e2:	81 50       	subi	r24, 0x01	; 1
     8e4:	88 0f       	add	r24, r24
     8e6:	a2 ee       	ldi	r26, 0xE2	; 226
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     8ec:	86 2d       	mov	r24, r6
     8ee:	86 95       	lsr	r24
     8f0:	90 e0       	ldi	r25, 0x00	; 0
     8f2:	01 97       	sbiw	r24, 0x01	; 1
     8f4:	2c 01       	movw	r4, r24
     8f6:	44 0c       	add	r4, r4
     8f8:	55 1c       	adc	r5, r5
     8fa:	44 0c       	add	r4, r4
     8fc:	55 1c       	adc	r5, r5
     8fe:	44 0c       	add	r4, r4
     900:	55 1c       	adc	r5, r5
     902:	44 0c       	add	r4, r4
     904:	55 1c       	adc	r5, r5
     906:	44 0c       	add	r4, r4
     908:	55 1c       	adc	r5, r5
     90a:	83 2d       	mov	r24, r3
     90c:	90 e0       	ldi	r25, 0x00	; 0
     90e:	01 97       	sbiw	r24, 0x01	; 1
     910:	88 0f       	add	r24, r24
     912:	99 1f       	adc	r25, r25
     914:	84 29       	or	r24, r4
     916:	a3 ee       	ldi	r26, 0xE3	; 227
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     91c:	86 2d       	mov	r24, r6
     91e:	90 e0       	ldi	r25, 0x00	; 0
     920:	01 97       	sbiw	r24, 0x01	; 1
     922:	2c 01       	movw	r4, r24
     924:	44 0c       	add	r4, r4
     926:	55 1c       	adc	r5, r5
     928:	44 0c       	add	r4, r4
     92a:	55 1c       	adc	r5, r5
     92c:	44 0c       	add	r4, r4
     92e:	55 1c       	adc	r5, r5
     930:	44 0c       	add	r4, r4
     932:	55 1c       	adc	r5, r5
     934:	87 2d       	mov	r24, r7
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	01 97       	sbiw	r24, 0x01	; 1
     93a:	88 0f       	add	r24, r24
     93c:	99 1f       	adc	r25, r25
     93e:	84 29       	or	r24, r4
     940:	81 60       	ori	r24, 0x01	; 1
     942:	a4 ee       	ldi	r26, 0xE4	; 228
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     948:	c4 01       	movw	r24, r8
     94a:	96 95       	lsr	r25
     94c:	87 95       	ror	r24
     94e:	96 95       	lsr	r25
     950:	87 95       	ror	r24
     952:	96 95       	lsr	r25
     954:	87 95       	ror	r24
     956:	a5 ee       	ldi	r26, 0xE5	; 229
     958:	b0 e0       	ldi	r27, 0x00	; 0
     95a:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     95c:	ad ee       	ldi	r26, 0xED	; 237
     95e:	b0 e0       	ldi	r27, 0x00	; 0
     960:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     962:	ae ee       	ldi	r26, 0xEE	; 238
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     968:	80 e8       	ldi	r24, 0x80	; 128
     96a:	af ee       	ldi	r26, 0xEF	; 239
     96c:	b0 e0       	ldi	r27, 0x00	; 0
     96e:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     970:	8a e0       	ldi	r24, 0x0A	; 10
     972:	d7 01       	movw	r26, r14
     974:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     976:	80 81       	ld	r24, Z
     978:	82 ff       	sbrs	r24, 2
     97a:	fd cf       	rjmp	.-6      	; 0x976 <__stack+0x77>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     97c:	8f ef       	ldi	r24, 0xFF	; 255
     97e:	d8 01       	movw	r26, r16
     980:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     982:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     984:	41 30       	cpi	r20, 0x01	; 1
     986:	b1 f5       	brne	.+108    	; 0x9f4 <__stack+0xf5>
        {
            u8_temp0 = CANSTMOB;
     988:	ae ee       	ldi	r26, 0xEE	; 238
     98a:	b0 e0       	ldi	r27, 0x00	; 0
     98c:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	85 ff       	sbrs	r24, 5
     992:	0e c0       	rjmp	.+28     	; 0x9b0 <__stack+0xb1>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     994:	af ee       	ldi	r26, 0xEF	; 239
     996:	b0 e0       	ldi	r27, 0x00	; 0
     998:	8c 91       	ld	r24, X
     99a:	8f 73       	andi	r24, 0x3F	; 63
     99c:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     99e:	d7 01       	movw	r26, r14
     9a0:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     9a2:	80 81       	ld	r24, Z
     9a4:	82 fd       	sbrc	r24, 2
     9a6:	fd cf       	rjmp	.-6      	; 0x9a2 <__stack+0xa3>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     9a8:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     9aa:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     9ac:	32 2f       	mov	r19, r18
     9ae:	be c0       	rjmp	.+380    	; 0xb2c <__stack+0x22d>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     9b0:	8f 71       	andi	r24, 0x1F	; 31
     9b2:	90 70       	andi	r25, 0x00	; 0
     9b4:	00 97       	sbiw	r24, 0x00	; 0
     9b6:	11 f0       	breq	.+4      	; 0x9bc <__stack+0xbd>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     9b8:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     9ba:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     9bc:	d8 01       	movw	r26, r16
     9be:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     9c0:	55 24       	eor	r5, r5
     9c2:	45 fe       	sbrs	r4, 5
     9c4:	0d c0       	rjmp	.+26     	; 0x9e0 <__stack+0xe1>
                {
                    if (ovrtim_flag==0)
     9c6:	77 23       	and	r23, r23
     9c8:	29 f4       	brne	.+10     	; 0x9d4 <__stack+0xd5>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     9ca:	8c 91       	ld	r24, X
     9cc:	80 62       	ori	r24, 0x20	; 32
     9ce:	8c 93       	st	X, r24
                        ovrtim_flag++;
     9d0:	7c 2d       	mov	r23, r12
     9d2:	06 c0       	rjmp	.+12     	; 0x9e0 <__stack+0xe1>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     9d4:	d8 01       	movw	r26, r16
     9d6:	8c 91       	ld	r24, X
     9d8:	80 62       	ori	r24, 0x20	; 32
     9da:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     9dc:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     9de:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     9e0:	c2 01       	movw	r24, r4
     9e2:	8f 70       	andi	r24, 0x0F	; 15
     9e4:	90 70       	andi	r25, 0x00	; 0
     9e6:	00 97       	sbiw	r24, 0x00	; 0
     9e8:	09 f0       	breq	.+2      	; 0x9ec <__stack+0xed>
     9ea:	9d c0       	rjmp	.+314    	; 0xb26 <__stack+0x227>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     9ec:	41 30       	cpi	r20, 0x01	; 1
     9ee:	61 f2       	breq	.-104    	; 0x988 <__stack+0x89>
     9f0:	35 2f       	mov	r19, r21
     9f2:	01 c0       	rjmp	.+2      	; 0x9f6 <__stack+0xf7>
     9f4:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     9f6:	61 30       	cpi	r22, 0x01	; 1
     9f8:	09 f0       	breq	.+2      	; 0x9fc <__stack+0xfd>
     9fa:	78 c0       	rjmp	.+240    	; 0xaec <__stack+0x1ed>
     9fc:	83 2f       	mov	r24, r19
     9fe:	37 2d       	mov	r19, r7
     a00:	7a 2c       	mov	r7, r10
     a02:	ad 2c       	mov	r10, r13
     a04:	d7 2e       	mov	r13, r23
     a06:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     a08:	21 10       	cpse	r2, r1
     a0a:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     a0c:	39 30       	cpi	r19, 0x09	; 9
     a0e:	78 f1       	brcs	.+94     	; 0xa6e <__stack+0x16f>
     a10:	b7 e0       	ldi	r27, 0x07	; 7
     a12:	b6 15       	cp	r27, r6
     a14:	60 f5       	brcc	.+88     	; 0xa6e <__stack+0x16f>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     a16:	8a 81       	ldd	r24, Y+2	; 0x02
     a18:	89 31       	cpi	r24, 0x19	; 25
     a1a:	31 f0       	breq	.+12     	; 0xa28 <__stack+0x129>
     a1c:	8f 5f       	subi	r24, 0xFF	; 255
     a1e:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a20:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a22:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a24:	36 2d       	mov	r19, r6
     a26:	59 c0       	rjmp	.+178    	; 0xada <__stack+0x1db>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     a28:	99 81       	ldd	r25, Y+1	; 0x01
     a2a:	90 34       	cpi	r25, 0x40	; 64
     a2c:	41 f0       	breq	.+16     	; 0xa3e <__stack+0x13f>
     a2e:	9f 5f       	subi	r25, 0xFF	; 255
     a30:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a32:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a34:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a36:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     a38:	ae 81       	ldd	r26, Y+6	; 0x06
     a3a:	aa 83       	std	Y+2, r26	; 0x02
     a3c:	4e c0       	rjmp	.+156    	; 0xada <__stack+0x1db>
     a3e:	a7 2c       	mov	r10, r7
     a40:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     a42:	af ee       	ldi	r26, 0xEF	; 239
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	8c 91       	ld	r24, X
     a48:	8f 73       	andi	r24, 0x3F	; 63
     a4a:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     a4c:	d7 01       	movw	r26, r14
     a4e:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     a50:	80 81       	ld	r24, Z
     a52:	82 fd       	sbrc	r24, 2
     a54:	fd cf       	rjmp	.-6      	; 0xa50 <__stack+0x151>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     a56:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     a58:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     a5a:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a5c:	66 24       	eor	r6, r6
     a5e:	68 94       	set
     a60:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a62:	77 24       	eor	r7, r7
     a64:	68 94       	set
     a66:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     a68:	b8 e0       	ldi	r27, 0x08	; 8
     a6a:	ba 83       	std	Y+2, r27	; 0x02
     a6c:	69 c0       	rjmp	.+210    	; 0xb40 <__stack+0x241>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     a6e:	36 30       	cpi	r19, 0x06	; 6
     a70:	58 f0       	brcs	.+22     	; 0xa88 <__stack+0x189>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     a72:	43 2e       	mov	r4, r19
     a74:	55 24       	eor	r5, r5
     a76:	86 2d       	mov	r24, r6
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	01 96       	adiw	r24, 0x01	; 1
     a7c:	84 15       	cp	r24, r4
     a7e:	95 05       	cpc	r25, r5
     a80:	24 f4       	brge	.+8      	; 0xa8a <__stack+0x18b>
     a82:	63 94       	inc	r6
     a84:	36 2d       	mov	r19, r6
     a86:	01 c0       	rjmp	.+2      	; 0xa8a <__stack+0x18b>
                }
                else
                {
                phs2=phs1;
     a88:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     a8a:	36 2c       	mov	r3, r6
     a8c:	33 0e       	add	r3, r19
     a8e:	30 94       	com	r3
     a90:	8a 81       	ldd	r24, Y+2	; 0x02
     a92:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     a94:	83 2d       	mov	r24, r3
     a96:	81 50       	subi	r24, 0x01	; 1
     a98:	88 30       	cpi	r24, 0x08	; 8
     a9a:	e0 f4       	brcc	.+56     	; 0xad4 <__stack+0x1d5>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     a9c:	46 2c       	mov	r4, r6
     a9e:	55 24       	eor	r5, r5
     aa0:	83 2d       	mov	r24, r3
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	dc 01       	movw	r26, r24
     aa6:	11 96       	adiw	r26, 0x01	; 1
     aa8:	a3 0f       	add	r26, r19
     aaa:	b1 1d       	adc	r27, r1
     aac:	bd 83       	std	Y+5, r27	; 0x05
     aae:	ac 83       	std	Y+4, r26	; 0x04
     ab0:	c2 01       	movw	r24, r4
     ab2:	88 0f       	add	r24, r24
     ab4:	99 1f       	adc	r25, r25
     ab6:	88 0f       	add	r24, r24
     ab8:	99 1f       	adc	r25, r25
     aba:	8a 17       	cp	r24, r26
     abc:	9b 07       	cpc	r25, r27
     abe:	64 f0       	brlt	.+24     	; 0xad8 <__stack+0x1d9>
     ac0:	c2 01       	movw	r24, r4
     ac2:	88 0f       	add	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	84 0d       	add	r24, r4
     ac8:	95 1d       	adc	r25, r5
     aca:	a8 17       	cp	r26, r24
     acc:	b9 07       	cpc	r27, r25
     ace:	84 f5       	brge	.+96     	; 0xb30 <__stack+0x231>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     ad0:	2c 2c       	mov	r2, r12
     ad2:	03 c0       	rjmp	.+6      	; 0xada <__stack+0x1db>
     ad4:	2c 2c       	mov	r2, r12
     ad6:	01 c0       	rjmp	.+2      	; 0xada <__stack+0x1db>
     ad8:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     ada:	61 30       	cpi	r22, 0x01	; 1
     adc:	09 f4       	brne	.+2      	; 0xae0 <__stack+0x1e1>
     ade:	94 cf       	rjmp	.-216    	; 0xa08 <__stack+0x109>
     ae0:	87 2f       	mov	r24, r23
     ae2:	7d 2d       	mov	r23, r13
     ae4:	da 2c       	mov	r13, r10
     ae6:	a7 2c       	mov	r10, r7
     ae8:	73 2e       	mov	r7, r19
     aea:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     aec:	31 30       	cpi	r19, 0x01	; 1
     aee:	09 f4       	brne	.+2      	; 0xaf2 <__stack+0x1f3>
     af0:	ee ce       	rjmp	.-548    	; 0x8ce <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     af2:	8d 2d       	mov	r24, r13
     af4:	26 96       	adiw	r28, 0x06	; 6
     af6:	0f b6       	in	r0, 0x3f	; 63
     af8:	f8 94       	cli
     afa:	de bf       	out	0x3e, r29	; 62
     afc:	0f be       	out	0x3f, r0	; 63
     afe:	cd bf       	out	0x3d, r28	; 61
     b00:	df 91       	pop	r29
     b02:	cf 91       	pop	r28
     b04:	1f 91       	pop	r17
     b06:	0f 91       	pop	r16
     b08:	ff 90       	pop	r15
     b0a:	ef 90       	pop	r14
     b0c:	df 90       	pop	r13
     b0e:	cf 90       	pop	r12
     b10:	bf 90       	pop	r11
     b12:	af 90       	pop	r10
     b14:	9f 90       	pop	r9
     b16:	8f 90       	pop	r8
     b18:	7f 90       	pop	r7
     b1a:	6f 90       	pop	r6
     b1c:	5f 90       	pop	r5
     b1e:	4f 90       	pop	r4
     b20:	3f 90       	pop	r3
     b22:	2f 90       	pop	r2
     b24:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     b26:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     b28:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     b2a:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     b2c:	42 2f       	mov	r20, r18
     b2e:	63 cf       	rjmp	.-314    	; 0x9f6 <__stack+0xf7>
     b30:	87 2f       	mov	r24, r23
     b32:	7d 2d       	mov	r23, r13
     b34:	da 2c       	mov	r13, r10
     b36:	a7 2c       	mov	r10, r7
     b38:	73 2e       	mov	r7, r19
     b3a:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     b3c:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     b3e:	25 2e       	mov	r2, r21
     b40:	62 2f       	mov	r22, r18
     b42:	d4 cf       	rjmp	.-88     	; 0xaec <__stack+0x1ed>

00000b44 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     b44:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     b48:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     b4c:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	08 95       	ret

00000b54 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     b54:	91 e0       	ldi	r25, 0x01	; 1
     b56:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     b5a:	85 30       	cpi	r24, 0x05	; 5
     b5c:	31 f4       	brne	.+12     	; 0xb6a <can_fixed_baudrate+0x16>
     b5e:	82 e0       	ldi	r24, 0x02	; 2
     b60:	68 e0       	ldi	r22, 0x08	; 8
     b62:	45 e2       	ldi	r20, 0x25	; 37
     b64:	0e 94 a2 05 	call	0xb44	; 0xb44 <Can_conf_bt_flex>
     b68:	06 c0       	rjmp	.+12     	; 0xb76 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     b6a:	10 92 e2 00 	sts	0x00E2, r1
     b6e:	10 92 e3 00 	sts	0x00E3, r1
     b72:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	08 95       	ret

00000b7a <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     b7a:	0f 93       	push	r16
     b7c:	1f 93       	push	r17
     b7e:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     b80:	87 85       	ldd	r24, Z+15	; 0x0f
     b82:	88 23       	and	r24, r24
     b84:	91 f4       	brne	.+36     	; 0xbaa <get_idmask+0x30>
		mask = cmd->id_mask;
     b86:	02 85       	ldd	r16, Z+10	; 0x0a
     b88:	13 85       	ldd	r17, Z+11	; 0x0b
     b8a:	24 85       	ldd	r18, Z+12	; 0x0c
     b8c:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     b8e:	0f 2e       	mov	r0, r31
     b90:	f2 e1       	ldi	r31, 0x12	; 18
     b92:	00 0f       	add	r16, r16
     b94:	11 1f       	adc	r17, r17
     b96:	22 1f       	adc	r18, r18
     b98:	33 1f       	adc	r19, r19
     b9a:	fa 95       	dec	r31
     b9c:	d1 f7       	brne	.-12     	; 0xb92 <get_idmask+0x18>
     b9e:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     ba0:	0f 6f       	ori	r16, 0xFF	; 255
     ba2:	1f 6f       	ori	r17, 0xFF	; 255
     ba4:	23 60       	ori	r18, 0x03	; 3
     ba6:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     ba8:	05 c0       	rjmp	.+10     	; 0xbb4 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     baa:	02 85       	ldd	r16, Z+10	; 0x0a
     bac:	13 85       	ldd	r17, Z+11	; 0x0b
     bae:	24 85       	ldd	r18, Z+12	; 0x0c
     bb0:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     bb2:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     bb4:	60 2f       	mov	r22, r16
     bb6:	71 2f       	mov	r23, r17
     bb8:	82 2f       	mov	r24, r18
     bba:	93 2f       	mov	r25, r19
     bbc:	1f 91       	pop	r17
     bbe:	0f 91       	pop	r16
     bc0:	08 95       	ret

00000bc2 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     bc2:	0e 94 aa 05 	call	0xb54	; 0xb54 <can_fixed_baudrate>
     bc6:	88 23       	and	r24, r24
     bc8:	49 f0       	breq	.+18     	; 0xbdc <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     bca:	0e 94 32 03 	call	0x664	; 0x664 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     bce:	e8 ed       	ldi	r30, 0xD8	; 216
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	80 81       	ld	r24, Z
     bd4:	82 60       	ori	r24, 0x02	; 2
     bd6:	80 83       	st	Z, r24
    return (1);
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     bdc:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     bde:	08 95       	ret

00000be0 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     be0:	e8 ed       	ldi	r30, 0xD8	; 216
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	8d 7f       	andi	r24, 0xFD	; 253
     be8:	80 83       	st	Z, r24
}
     bea:	08 95       	ret

00000bec <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     bec:	0f 93       	push	r16
     bee:	1f 93       	push	r17
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	00 d0       	rcall	.+0      	; 0xbf6 <can_cmd+0xa>
     bf6:	00 d0       	rcall	.+0      	; 0xbf8 <can_cmd+0xc>
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
     bfc:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     bfe:	dc 01       	movw	r26, r24
     c00:	11 96       	adiw	r26, 0x01	; 1
     c02:	8c 91       	ld	r24, X
     c04:	11 97       	sbiw	r26, 0x01	; 1
     c06:	8c 30       	cpi	r24, 0x0C	; 12
     c08:	b1 f4       	brne	.+44     	; 0xc36 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     c0a:	19 96       	adiw	r26, 0x09	; 9
     c0c:	8c 91       	ld	r24, X
     c0e:	19 97       	sbiw	r26, 0x09	; 9
     c10:	80 36       	cpi	r24, 0x60	; 96
     c12:	69 f4       	brne	.+26     	; 0xc2e <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     c14:	8c 91       	ld	r24, X
     c16:	82 95       	swap	r24
     c18:	80 7f       	andi	r24, 0xF0	; 240
     c1a:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     c1e:	ef ee       	ldi	r30, 0xEF	; 239
     c20:	f0 e0       	ldi	r31, 0x00	; 0
     c22:	80 81       	ld	r24, Z
     c24:	8f 73       	andi	r24, 0x3F	; 63
     c26:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     c28:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     c2c:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     c2e:	f8 01       	movw	r30, r16
     c30:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c32:	80 e0       	ldi	r24, 0x00	; 0
     c34:	ac c5       	rjmp	.+2904   	; 0x178e <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     c36:	0e 94 44 03 	call	0x688	; 0x688 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     c3a:	8f 3f       	cpi	r24, 0xFF	; 255
     c3c:	09 f4       	brne	.+2      	; 0xc40 <can_cmd+0x54>
     c3e:	a1 c5       	rjmp	.+2882   	; 0x1782 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     c40:	90 e6       	ldi	r25, 0x60	; 96
     c42:	d8 01       	movw	r26, r16
     c44:	19 96       	adiw	r26, 0x09	; 9
     c46:	9c 93       	st	X, r25
     c48:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     c4a:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     c4c:	82 95       	swap	r24
     c4e:	80 7f       	andi	r24, 0xF0	; 240
     c50:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     c54:	ee ee       	ldi	r30, 0xEE	; 238
     c56:	f0 e0       	ldi	r31, 0x00	; 0
     c58:	11 92       	st	Z+, r1
     c5a:	e8 3f       	cpi	r30, 0xF8	; 248
     c5c:	f1 05       	cpc	r31, r1
     c5e:	e1 f7       	brne	.-8      	; 0xc58 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     c60:	f8 01       	movw	r30, r16
     c62:	81 81       	ldd	r24, Z+1	; 0x01
     c64:	86 30       	cpi	r24, 0x06	; 6
     c66:	09 f4       	brne	.+2      	; 0xc6a <can_cmd+0x7e>
     c68:	56 c2       	rjmp	.+1196   	; 0x1116 <can_cmd+0x52a>
     c6a:	87 30       	cpi	r24, 0x07	; 7
     c6c:	90 f4       	brcc	.+36     	; 0xc92 <can_cmd+0xa6>
     c6e:	83 30       	cpi	r24, 0x03	; 3
     c70:	09 f4       	brne	.+2      	; 0xc74 <can_cmd+0x88>
     c72:	12 c1       	rjmp	.+548    	; 0xe98 <can_cmd+0x2ac>
     c74:	84 30       	cpi	r24, 0x04	; 4
     c76:	30 f4       	brcc	.+12     	; 0xc84 <can_cmd+0x98>
     c78:	81 30       	cpi	r24, 0x01	; 1
     c7a:	11 f1       	breq	.+68     	; 0xcc0 <can_cmd+0xd4>
     c7c:	82 30       	cpi	r24, 0x02	; 2
     c7e:	09 f0       	breq	.+2      	; 0xc82 <can_cmd+0x96>
     c80:	7c c5       	rjmp	.+2808   	; 0x177a <can_cmd+0xb8e>
     c82:	98 c0       	rjmp	.+304    	; 0xdb4 <can_cmd+0x1c8>
     c84:	84 30       	cpi	r24, 0x04	; 4
     c86:	09 f4       	brne	.+2      	; 0xc8a <can_cmd+0x9e>
     c88:	67 c1       	rjmp	.+718    	; 0xf58 <can_cmd+0x36c>
     c8a:	85 30       	cpi	r24, 0x05	; 5
     c8c:	09 f0       	breq	.+2      	; 0xc90 <can_cmd+0xa4>
     c8e:	75 c5       	rjmp	.+2794   	; 0x177a <can_cmd+0xb8e>
     c90:	aa c1       	rjmp	.+852    	; 0xfe6 <can_cmd+0x3fa>
     c92:	89 30       	cpi	r24, 0x09	; 9
     c94:	09 f4       	brne	.+2      	; 0xc98 <can_cmd+0xac>
     c96:	be c3       	rjmp	.+1916   	; 0x1414 <can_cmd+0x828>
     c98:	8a 30       	cpi	r24, 0x0A	; 10
     c9a:	38 f4       	brcc	.+14     	; 0xcaa <can_cmd+0xbe>
     c9c:	87 30       	cpi	r24, 0x07	; 7
     c9e:	09 f4       	brne	.+2      	; 0xca2 <can_cmd+0xb6>
     ca0:	8f c2       	rjmp	.+1310   	; 0x11c0 <can_cmd+0x5d4>
     ca2:	88 30       	cpi	r24, 0x08	; 8
     ca4:	09 f0       	breq	.+2      	; 0xca8 <can_cmd+0xbc>
     ca6:	69 c5       	rjmp	.+2770   	; 0x177a <can_cmd+0xb8e>
     ca8:	1b c3       	rjmp	.+1590   	; 0x12e0 <can_cmd+0x6f4>
     caa:	8a 30       	cpi	r24, 0x0A	; 10
     cac:	21 f0       	breq	.+8      	; 0xcb6 <can_cmd+0xca>
     cae:	8b 30       	cpi	r24, 0x0B	; 11
     cb0:	09 f0       	breq	.+2      	; 0xcb4 <can_cmd+0xc8>
     cb2:	63 c5       	rjmp	.+2758   	; 0x177a <can_cmd+0xb8e>
     cb4:	b1 c4       	rjmp	.+2402   	; 0x1618 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cb6:	86 81       	ldd	r24, Z+6	; 0x06
     cb8:	88 23       	and	r24, r24
     cba:	09 f0       	breq	.+2      	; 0xcbe <can_cmd+0xd2>
     cbc:	49 c4       	rjmp	.+2194   	; 0x1550 <can_cmd+0x964>
     cbe:	57 c4       	rjmp	.+2222   	; 0x156e <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     cc0:	f8 01       	movw	r30, r16
     cc2:	87 85       	ldd	r24, Z+15	; 0x0f
     cc4:	88 23       	and	r24, r24
     cc6:	69 f1       	breq	.+90     	; 0xd22 <can_cmd+0x136>
     cc8:	94 81       	ldd	r25, Z+4	; 0x04
     cca:	92 95       	swap	r25
     ccc:	96 95       	lsr	r25
     cce:	97 70       	andi	r25, 0x07	; 7
     cd0:	85 81       	ldd	r24, Z+5	; 0x05
     cd2:	88 0f       	add	r24, r24
     cd4:	88 0f       	add	r24, r24
     cd6:	88 0f       	add	r24, r24
     cd8:	89 0f       	add	r24, r25
     cda:	80 93 f3 00 	sts	0x00F3, r24
     cde:	93 81       	ldd	r25, Z+3	; 0x03
     ce0:	92 95       	swap	r25
     ce2:	96 95       	lsr	r25
     ce4:	97 70       	andi	r25, 0x07	; 7
     ce6:	84 81       	ldd	r24, Z+4	; 0x04
     ce8:	88 0f       	add	r24, r24
     cea:	88 0f       	add	r24, r24
     cec:	88 0f       	add	r24, r24
     cee:	89 0f       	add	r24, r25
     cf0:	80 93 f2 00 	sts	0x00F2, r24
     cf4:	92 81       	ldd	r25, Z+2	; 0x02
     cf6:	92 95       	swap	r25
     cf8:	96 95       	lsr	r25
     cfa:	97 70       	andi	r25, 0x07	; 7
     cfc:	83 81       	ldd	r24, Z+3	; 0x03
     cfe:	88 0f       	add	r24, r24
     d00:	88 0f       	add	r24, r24
     d02:	88 0f       	add	r24, r24
     d04:	89 0f       	add	r24, r25
     d06:	80 93 f1 00 	sts	0x00F1, r24
     d0a:	82 81       	ldd	r24, Z+2	; 0x02
     d0c:	88 0f       	add	r24, r24
     d0e:	88 0f       	add	r24, r24
     d10:	88 0f       	add	r24, r24
     d12:	80 93 f0 00 	sts	0x00F0, r24
     d16:	ef ee       	ldi	r30, 0xEF	; 239
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	80 81       	ld	r24, Z
     d1c:	80 61       	ori	r24, 0x10	; 16
     d1e:	80 83       	st	Z, r24
     d20:	16 c0       	rjmp	.+44     	; 0xd4e <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     d22:	92 81       	ldd	r25, Z+2	; 0x02
     d24:	96 95       	lsr	r25
     d26:	96 95       	lsr	r25
     d28:	96 95       	lsr	r25
     d2a:	83 81       	ldd	r24, Z+3	; 0x03
     d2c:	82 95       	swap	r24
     d2e:	88 0f       	add	r24, r24
     d30:	80 7e       	andi	r24, 0xE0	; 224
     d32:	89 0f       	add	r24, r25
     d34:	80 93 f3 00 	sts	0x00F3, r24
     d38:	82 81       	ldd	r24, Z+2	; 0x02
     d3a:	82 95       	swap	r24
     d3c:	88 0f       	add	r24, r24
     d3e:	80 7e       	andi	r24, 0xE0	; 224
     d40:	80 93 f2 00 	sts	0x00F2, r24
     d44:	ef ee       	ldi	r30, 0xEF	; 239
     d46:	f0 e0       	ldi	r31, 0x00	; 0
     d48:	80 81       	ld	r24, Z
     d4a:	8f 7e       	andi	r24, 0xEF	; 239
     d4c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d4e:	f8 01       	movw	r30, r16
     d50:	86 81       	ldd	r24, Z+6	; 0x06
     d52:	88 23       	and	r24, r24
     d54:	79 f0       	breq	.+30     	; 0xd74 <can_cmd+0x188>
     d56:	80 e0       	ldi	r24, 0x00	; 0
     d58:	2a ef       	ldi	r18, 0xFA	; 250
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	f8 01       	movw	r30, r16
     d5e:	a7 81       	ldd	r26, Z+7	; 0x07
     d60:	b0 85       	ldd	r27, Z+8	; 0x08
     d62:	a8 0f       	add	r26, r24
     d64:	b1 1d       	adc	r27, r1
     d66:	9c 91       	ld	r25, X
     d68:	d9 01       	movw	r26, r18
     d6a:	9c 93       	st	X, r25
     d6c:	8f 5f       	subi	r24, 0xFF	; 255
     d6e:	96 81       	ldd	r25, Z+6	; 0x06
     d70:	89 17       	cp	r24, r25
     d72:	a0 f3       	brcs	.-24     	; 0xd5c <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     d74:	f8 01       	movw	r30, r16
     d76:	86 85       	ldd	r24, Z+14	; 0x0e
     d78:	88 23       	and	r24, r24
     d7a:	31 f0       	breq	.+12     	; 0xd88 <can_cmd+0x19c>
     d7c:	e0 ef       	ldi	r30, 0xF0	; 240
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	84 60       	ori	r24, 0x04	; 4
     d84:	80 83       	st	Z, r24
     d86:	05 c0       	rjmp	.+10     	; 0xd92 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     d88:	e0 ef       	ldi	r30, 0xF0	; 240
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	80 81       	ld	r24, Z
     d8e:	8b 7f       	andi	r24, 0xFB	; 251
     d90:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     d92:	ef ee       	ldi	r30, 0xEF	; 239
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	90 81       	ld	r25, Z
     d98:	d8 01       	movw	r26, r16
     d9a:	16 96       	adiw	r26, 0x06	; 6
     d9c:	8c 91       	ld	r24, X
     d9e:	16 97       	sbiw	r26, 0x06	; 6
     da0:	89 2b       	or	r24, r25
     da2:	80 83       	st	Z, r24
          Can_config_tx();
     da4:	80 81       	ld	r24, Z
     da6:	8f 73       	andi	r24, 0x3F	; 63
     da8:	80 83       	st	Z, r24
     daa:	80 81       	ld	r24, Z
     dac:	80 64       	ori	r24, 0x40	; 64
     dae:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     db0:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     db2:	ed c4       	rjmp	.+2522   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     db4:	f8 01       	movw	r30, r16
     db6:	87 85       	ldd	r24, Z+15	; 0x0f
     db8:	88 23       	and	r24, r24
     dba:	69 f1       	breq	.+90     	; 0xe16 <can_cmd+0x22a>
     dbc:	94 81       	ldd	r25, Z+4	; 0x04
     dbe:	92 95       	swap	r25
     dc0:	96 95       	lsr	r25
     dc2:	97 70       	andi	r25, 0x07	; 7
     dc4:	85 81       	ldd	r24, Z+5	; 0x05
     dc6:	88 0f       	add	r24, r24
     dc8:	88 0f       	add	r24, r24
     dca:	88 0f       	add	r24, r24
     dcc:	89 0f       	add	r24, r25
     dce:	80 93 f3 00 	sts	0x00F3, r24
     dd2:	93 81       	ldd	r25, Z+3	; 0x03
     dd4:	92 95       	swap	r25
     dd6:	96 95       	lsr	r25
     dd8:	97 70       	andi	r25, 0x07	; 7
     dda:	84 81       	ldd	r24, Z+4	; 0x04
     ddc:	88 0f       	add	r24, r24
     dde:	88 0f       	add	r24, r24
     de0:	88 0f       	add	r24, r24
     de2:	89 0f       	add	r24, r25
     de4:	80 93 f2 00 	sts	0x00F2, r24
     de8:	92 81       	ldd	r25, Z+2	; 0x02
     dea:	92 95       	swap	r25
     dec:	96 95       	lsr	r25
     dee:	97 70       	andi	r25, 0x07	; 7
     df0:	83 81       	ldd	r24, Z+3	; 0x03
     df2:	88 0f       	add	r24, r24
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	89 0f       	add	r24, r25
     dfa:	80 93 f1 00 	sts	0x00F1, r24
     dfe:	82 81       	ldd	r24, Z+2	; 0x02
     e00:	88 0f       	add	r24, r24
     e02:	88 0f       	add	r24, r24
     e04:	88 0f       	add	r24, r24
     e06:	80 93 f0 00 	sts	0x00F0, r24
     e0a:	ef ee       	ldi	r30, 0xEF	; 239
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	80 81       	ld	r24, Z
     e10:	80 61       	ori	r24, 0x10	; 16
     e12:	80 83       	st	Z, r24
     e14:	16 c0       	rjmp	.+44     	; 0xe42 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     e16:	92 81       	ldd	r25, Z+2	; 0x02
     e18:	96 95       	lsr	r25
     e1a:	96 95       	lsr	r25
     e1c:	96 95       	lsr	r25
     e1e:	83 81       	ldd	r24, Z+3	; 0x03
     e20:	82 95       	swap	r24
     e22:	88 0f       	add	r24, r24
     e24:	80 7e       	andi	r24, 0xE0	; 224
     e26:	89 0f       	add	r24, r25
     e28:	80 93 f3 00 	sts	0x00F3, r24
     e2c:	82 81       	ldd	r24, Z+2	; 0x02
     e2e:	82 95       	swap	r24
     e30:	88 0f       	add	r24, r24
     e32:	80 7e       	andi	r24, 0xE0	; 224
     e34:	80 93 f2 00 	sts	0x00F2, r24
     e38:	ef ee       	ldi	r30, 0xEF	; 239
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	80 81       	ld	r24, Z
     e3e:	8f 7e       	andi	r24, 0xEF	; 239
     e40:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     e42:	f8 01       	movw	r30, r16
     e44:	86 81       	ldd	r24, Z+6	; 0x06
     e46:	88 23       	and	r24, r24
     e48:	79 f0       	breq	.+30     	; 0xe68 <can_cmd+0x27c>
     e4a:	80 e0       	ldi	r24, 0x00	; 0
     e4c:	2a ef       	ldi	r18, 0xFA	; 250
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	f8 01       	movw	r30, r16
     e52:	a7 81       	ldd	r26, Z+7	; 0x07
     e54:	b0 85       	ldd	r27, Z+8	; 0x08
     e56:	a8 0f       	add	r26, r24
     e58:	b1 1d       	adc	r27, r1
     e5a:	9c 91       	ld	r25, X
     e5c:	d9 01       	movw	r26, r18
     e5e:	9c 93       	st	X, r25
     e60:	8f 5f       	subi	r24, 0xFF	; 255
     e62:	96 81       	ldd	r25, Z+6	; 0x06
     e64:	89 17       	cp	r24, r25
     e66:	a0 f3       	brcs	.-24     	; 0xe50 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     e68:	f8 01       	movw	r30, r16
     e6a:	16 86       	std	Z+14, r1	; 0x0e
     e6c:	e0 ef       	ldi	r30, 0xF0	; 240
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	8b 7f       	andi	r24, 0xFB	; 251
     e74:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e76:	ef ee       	ldi	r30, 0xEF	; 239
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	90 81       	ld	r25, Z
     e7c:	d8 01       	movw	r26, r16
     e7e:	16 96       	adiw	r26, 0x06	; 6
     e80:	8c 91       	ld	r24, X
     e82:	16 97       	sbiw	r26, 0x06	; 6
     e84:	89 2b       	or	r24, r25
     e86:	80 83       	st	Z, r24
          Can_config_tx();
     e88:	80 81       	ld	r24, Z
     e8a:	8f 73       	andi	r24, 0x3F	; 63
     e8c:	80 83       	st	Z, r24
     e8e:	80 81       	ld	r24, Z
     e90:	80 64       	ori	r24, 0x40	; 64
     e92:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e94:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e96:	7b c4       	rjmp	.+2294   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e98:	f8 01       	movw	r30, r16
     e9a:	87 85       	ldd	r24, Z+15	; 0x0f
     e9c:	88 23       	and	r24, r24
     e9e:	69 f1       	breq	.+90     	; 0xefa <can_cmd+0x30e>
     ea0:	94 81       	ldd	r25, Z+4	; 0x04
     ea2:	92 95       	swap	r25
     ea4:	96 95       	lsr	r25
     ea6:	97 70       	andi	r25, 0x07	; 7
     ea8:	85 81       	ldd	r24, Z+5	; 0x05
     eaa:	88 0f       	add	r24, r24
     eac:	88 0f       	add	r24, r24
     eae:	88 0f       	add	r24, r24
     eb0:	89 0f       	add	r24, r25
     eb2:	80 93 f3 00 	sts	0x00F3, r24
     eb6:	93 81       	ldd	r25, Z+3	; 0x03
     eb8:	92 95       	swap	r25
     eba:	96 95       	lsr	r25
     ebc:	97 70       	andi	r25, 0x07	; 7
     ebe:	84 81       	ldd	r24, Z+4	; 0x04
     ec0:	88 0f       	add	r24, r24
     ec2:	88 0f       	add	r24, r24
     ec4:	88 0f       	add	r24, r24
     ec6:	89 0f       	add	r24, r25
     ec8:	80 93 f2 00 	sts	0x00F2, r24
     ecc:	92 81       	ldd	r25, Z+2	; 0x02
     ece:	92 95       	swap	r25
     ed0:	96 95       	lsr	r25
     ed2:	97 70       	andi	r25, 0x07	; 7
     ed4:	83 81       	ldd	r24, Z+3	; 0x03
     ed6:	88 0f       	add	r24, r24
     ed8:	88 0f       	add	r24, r24
     eda:	88 0f       	add	r24, r24
     edc:	89 0f       	add	r24, r25
     ede:	80 93 f1 00 	sts	0x00F1, r24
     ee2:	82 81       	ldd	r24, Z+2	; 0x02
     ee4:	88 0f       	add	r24, r24
     ee6:	88 0f       	add	r24, r24
     ee8:	88 0f       	add	r24, r24
     eea:	80 93 f0 00 	sts	0x00F0, r24
     eee:	ef ee       	ldi	r30, 0xEF	; 239
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	80 61       	ori	r24, 0x10	; 16
     ef6:	80 83       	st	Z, r24
     ef8:	16 c0       	rjmp	.+44     	; 0xf26 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     efa:	92 81       	ldd	r25, Z+2	; 0x02
     efc:	96 95       	lsr	r25
     efe:	96 95       	lsr	r25
     f00:	96 95       	lsr	r25
     f02:	83 81       	ldd	r24, Z+3	; 0x03
     f04:	82 95       	swap	r24
     f06:	88 0f       	add	r24, r24
     f08:	80 7e       	andi	r24, 0xE0	; 224
     f0a:	89 0f       	add	r24, r25
     f0c:	80 93 f3 00 	sts	0x00F3, r24
     f10:	82 81       	ldd	r24, Z+2	; 0x02
     f12:	82 95       	swap	r24
     f14:	88 0f       	add	r24, r24
     f16:	80 7e       	andi	r24, 0xE0	; 224
     f18:	80 93 f2 00 	sts	0x00F2, r24
     f1c:	ef ee       	ldi	r30, 0xEF	; 239
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	8f 7e       	andi	r24, 0xEF	; 239
     f24:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     f26:	81 e0       	ldi	r24, 0x01	; 1
     f28:	f8 01       	movw	r30, r16
     f2a:	86 87       	std	Z+14, r24	; 0x0e
     f2c:	e0 ef       	ldi	r30, 0xF0	; 240
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	80 81       	ld	r24, Z
     f32:	84 60       	ori	r24, 0x04	; 4
     f34:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     f36:	ef ee       	ldi	r30, 0xEF	; 239
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	90 81       	ld	r25, Z
     f3c:	d8 01       	movw	r26, r16
     f3e:	16 96       	adiw	r26, 0x06	; 6
     f40:	8c 91       	ld	r24, X
     f42:	16 97       	sbiw	r26, 0x06	; 6
     f44:	89 2b       	or	r24, r25
     f46:	80 83       	st	Z, r24
          Can_config_tx();
     f48:	80 81       	ld	r24, Z
     f4a:	8f 73       	andi	r24, 0x3F	; 63
     f4c:	80 83       	st	Z, r24
     f4e:	80 81       	ld	r24, Z
     f50:	80 64       	ori	r24, 0x40	; 64
     f52:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f54:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     f56:	1b c4       	rjmp	.+2102   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f58:	8f ef       	ldi	r24, 0xFF	; 255
     f5a:	9f ef       	ldi	r25, 0xFF	; 255
     f5c:	dc 01       	movw	r26, r24
     f5e:	89 83       	std	Y+1, r24	; 0x01
     f60:	9a 83       	std	Y+2, r25	; 0x02
     f62:	ab 83       	std	Y+3, r26	; 0x03
     f64:	bc 83       	std	Y+4, r27	; 0x04
     f66:	9b 81       	ldd	r25, Y+3	; 0x03
     f68:	92 95       	swap	r25
     f6a:	96 95       	lsr	r25
     f6c:	97 70       	andi	r25, 0x07	; 7
     f6e:	8c 81       	ldd	r24, Y+4	; 0x04
     f70:	88 0f       	add	r24, r24
     f72:	88 0f       	add	r24, r24
     f74:	88 0f       	add	r24, r24
     f76:	89 0f       	add	r24, r25
     f78:	80 93 f7 00 	sts	0x00F7, r24
     f7c:	9a 81       	ldd	r25, Y+2	; 0x02
     f7e:	92 95       	swap	r25
     f80:	96 95       	lsr	r25
     f82:	97 70       	andi	r25, 0x07	; 7
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	88 0f       	add	r24, r24
     f88:	88 0f       	add	r24, r24
     f8a:	88 0f       	add	r24, r24
     f8c:	89 0f       	add	r24, r25
     f8e:	80 93 f6 00 	sts	0x00F6, r24
     f92:	99 81       	ldd	r25, Y+1	; 0x01
     f94:	92 95       	swap	r25
     f96:	96 95       	lsr	r25
     f98:	97 70       	andi	r25, 0x07	; 7
     f9a:	8a 81       	ldd	r24, Y+2	; 0x02
     f9c:	88 0f       	add	r24, r24
     f9e:	88 0f       	add	r24, r24
     fa0:	88 0f       	add	r24, r24
     fa2:	89 0f       	add	r24, r25
     fa4:	80 93 f5 00 	sts	0x00F5, r24
     fa8:	89 81       	ldd	r24, Y+1	; 0x01
     faa:	88 0f       	add	r24, r24
     fac:	88 0f       	add	r24, r24
     fae:	88 0f       	add	r24, r24
     fb0:	24 ef       	ldi	r18, 0xF4	; 244
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	f9 01       	movw	r30, r18
     fb6:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     fb8:	ef ee       	ldi	r30, 0xEF	; 239
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	90 81       	ld	r25, Z
     fbe:	d8 01       	movw	r26, r16
     fc0:	16 96       	adiw	r26, 0x06	; 6
     fc2:	8c 91       	ld	r24, X
     fc4:	89 2b       	or	r24, r25
     fc6:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     fc8:	d9 01       	movw	r26, r18
     fca:	8c 91       	ld	r24, X
     fcc:	8b 7f       	andi	r24, 0xFB	; 251
     fce:	8c 93       	st	X, r24
          Can_clear_idemsk();
     fd0:	8c 91       	ld	r24, X
     fd2:	8e 7f       	andi	r24, 0xFE	; 254
     fd4:	8c 93       	st	X, r24
          Can_config_rx();       
     fd6:	80 81       	ld	r24, Z
     fd8:	8f 73       	andi	r24, 0x3F	; 63
     fda:	80 83       	st	Z, r24
     fdc:	80 81       	ld	r24, Z
     fde:	80 68       	ori	r24, 0x80	; 128
     fe0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     fe2:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     fe4:	d4 c3       	rjmp	.+1960   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     fe6:	f8 01       	movw	r30, r16
     fe8:	87 85       	ldd	r24, Z+15	; 0x0f
     fea:	88 23       	and	r24, r24
     fec:	69 f1       	breq	.+90     	; 0x1048 <can_cmd+0x45c>
     fee:	94 81       	ldd	r25, Z+4	; 0x04
     ff0:	92 95       	swap	r25
     ff2:	96 95       	lsr	r25
     ff4:	97 70       	andi	r25, 0x07	; 7
     ff6:	85 81       	ldd	r24, Z+5	; 0x05
     ff8:	88 0f       	add	r24, r24
     ffa:	88 0f       	add	r24, r24
     ffc:	88 0f       	add	r24, r24
     ffe:	89 0f       	add	r24, r25
    1000:	80 93 f3 00 	sts	0x00F3, r24
    1004:	93 81       	ldd	r25, Z+3	; 0x03
    1006:	92 95       	swap	r25
    1008:	96 95       	lsr	r25
    100a:	97 70       	andi	r25, 0x07	; 7
    100c:	84 81       	ldd	r24, Z+4	; 0x04
    100e:	88 0f       	add	r24, r24
    1010:	88 0f       	add	r24, r24
    1012:	88 0f       	add	r24, r24
    1014:	89 0f       	add	r24, r25
    1016:	80 93 f2 00 	sts	0x00F2, r24
    101a:	92 81       	ldd	r25, Z+2	; 0x02
    101c:	92 95       	swap	r25
    101e:	96 95       	lsr	r25
    1020:	97 70       	andi	r25, 0x07	; 7
    1022:	83 81       	ldd	r24, Z+3	; 0x03
    1024:	88 0f       	add	r24, r24
    1026:	88 0f       	add	r24, r24
    1028:	88 0f       	add	r24, r24
    102a:	89 0f       	add	r24, r25
    102c:	80 93 f1 00 	sts	0x00F1, r24
    1030:	82 81       	ldd	r24, Z+2	; 0x02
    1032:	88 0f       	add	r24, r24
    1034:	88 0f       	add	r24, r24
    1036:	88 0f       	add	r24, r24
    1038:	80 93 f0 00 	sts	0x00F0, r24
    103c:	ef ee       	ldi	r30, 0xEF	; 239
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	80 81       	ld	r24, Z
    1042:	80 61       	ori	r24, 0x10	; 16
    1044:	80 83       	st	Z, r24
    1046:	16 c0       	rjmp	.+44     	; 0x1074 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    1048:	92 81       	ldd	r25, Z+2	; 0x02
    104a:	96 95       	lsr	r25
    104c:	96 95       	lsr	r25
    104e:	96 95       	lsr	r25
    1050:	83 81       	ldd	r24, Z+3	; 0x03
    1052:	82 95       	swap	r24
    1054:	88 0f       	add	r24, r24
    1056:	80 7e       	andi	r24, 0xE0	; 224
    1058:	89 0f       	add	r24, r25
    105a:	80 93 f3 00 	sts	0x00F3, r24
    105e:	82 81       	ldd	r24, Z+2	; 0x02
    1060:	82 95       	swap	r24
    1062:	88 0f       	add	r24, r24
    1064:	80 7e       	andi	r24, 0xE0	; 224
    1066:	80 93 f2 00 	sts	0x00F2, r24
    106a:	ef ee       	ldi	r30, 0xEF	; 239
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	8f 7e       	andi	r24, 0xEF	; 239
    1072:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    1074:	8f ef       	ldi	r24, 0xFF	; 255
    1076:	9f ef       	ldi	r25, 0xFF	; 255
    1078:	dc 01       	movw	r26, r24
    107a:	89 83       	std	Y+1, r24	; 0x01
    107c:	9a 83       	std	Y+2, r25	; 0x02
    107e:	ab 83       	std	Y+3, r26	; 0x03
    1080:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1082:	9b 81       	ldd	r25, Y+3	; 0x03
    1084:	92 95       	swap	r25
    1086:	96 95       	lsr	r25
    1088:	97 70       	andi	r25, 0x07	; 7
    108a:	8c 81       	ldd	r24, Y+4	; 0x04
    108c:	88 0f       	add	r24, r24
    108e:	88 0f       	add	r24, r24
    1090:	88 0f       	add	r24, r24
    1092:	89 0f       	add	r24, r25
    1094:	80 93 f7 00 	sts	0x00F7, r24
    1098:	9a 81       	ldd	r25, Y+2	; 0x02
    109a:	92 95       	swap	r25
    109c:	96 95       	lsr	r25
    109e:	97 70       	andi	r25, 0x07	; 7
    10a0:	8b 81       	ldd	r24, Y+3	; 0x03
    10a2:	88 0f       	add	r24, r24
    10a4:	88 0f       	add	r24, r24
    10a6:	88 0f       	add	r24, r24
    10a8:	89 0f       	add	r24, r25
    10aa:	80 93 f6 00 	sts	0x00F6, r24
    10ae:	99 81       	ldd	r25, Y+1	; 0x01
    10b0:	92 95       	swap	r25
    10b2:	96 95       	lsr	r25
    10b4:	97 70       	andi	r25, 0x07	; 7
    10b6:	8a 81       	ldd	r24, Y+2	; 0x02
    10b8:	88 0f       	add	r24, r24
    10ba:	88 0f       	add	r24, r24
    10bc:	88 0f       	add	r24, r24
    10be:	89 0f       	add	r24, r25
    10c0:	80 93 f5 00 	sts	0x00F5, r24
    10c4:	89 81       	ldd	r24, Y+1	; 0x01
    10c6:	88 0f       	add	r24, r24
    10c8:	88 0f       	add	r24, r24
    10ca:	88 0f       	add	r24, r24
    10cc:	44 ef       	ldi	r20, 0xF4	; 244
    10ce:	50 e0       	ldi	r21, 0x00	; 0
    10d0:	fa 01       	movw	r30, r20
    10d2:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    10d4:	ef ee       	ldi	r30, 0xEF	; 239
    10d6:	f0 e0       	ldi	r31, 0x00	; 0
    10d8:	90 81       	ld	r25, Z
    10da:	d8 01       	movw	r26, r16
    10dc:	16 96       	adiw	r26, 0x06	; 6
    10de:	8c 91       	ld	r24, X
    10e0:	16 97       	sbiw	r26, 0x06	; 6
    10e2:	89 2b       	or	r24, r25
    10e4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    10e6:	1e 96       	adiw	r26, 0x0e	; 14
    10e8:	1c 92       	st	X, r1
    10ea:	da 01       	movw	r26, r20
    10ec:	8c 91       	ld	r24, X
    10ee:	84 60       	ori	r24, 0x04	; 4
    10f0:	8c 93       	st	X, r24
    10f2:	80 ef       	ldi	r24, 0xF0	; 240
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	dc 01       	movw	r26, r24
    10f8:	2c 91       	ld	r18, X
    10fa:	2b 7f       	andi	r18, 0xFB	; 251
    10fc:	2c 93       	st	X, r18
          Can_set_idemsk();
    10fe:	da 01       	movw	r26, r20
    1100:	8c 91       	ld	r24, X
    1102:	81 60       	ori	r24, 0x01	; 1
    1104:	8c 93       	st	X, r24
          Can_config_rx()    
    1106:	80 81       	ld	r24, Z
    1108:	8f 73       	andi	r24, 0x3F	; 63
    110a:	80 83       	st	Z, r24
    110c:	80 81       	ld	r24, Z
    110e:	80 68       	ori	r24, 0x80	; 128
    1110:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1112:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    1114:	3c c3       	rjmp	.+1656   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1116:	8f ef       	ldi	r24, 0xFF	; 255
    1118:	9f ef       	ldi	r25, 0xFF	; 255
    111a:	dc 01       	movw	r26, r24
    111c:	89 83       	std	Y+1, r24	; 0x01
    111e:	9a 83       	std	Y+2, r25	; 0x02
    1120:	ab 83       	std	Y+3, r26	; 0x03
    1122:	bc 83       	std	Y+4, r27	; 0x04
    1124:	9b 81       	ldd	r25, Y+3	; 0x03
    1126:	92 95       	swap	r25
    1128:	96 95       	lsr	r25
    112a:	97 70       	andi	r25, 0x07	; 7
    112c:	8c 81       	ldd	r24, Y+4	; 0x04
    112e:	88 0f       	add	r24, r24
    1130:	88 0f       	add	r24, r24
    1132:	88 0f       	add	r24, r24
    1134:	89 0f       	add	r24, r25
    1136:	80 93 f7 00 	sts	0x00F7, r24
    113a:	9a 81       	ldd	r25, Y+2	; 0x02
    113c:	92 95       	swap	r25
    113e:	96 95       	lsr	r25
    1140:	97 70       	andi	r25, 0x07	; 7
    1142:	8b 81       	ldd	r24, Y+3	; 0x03
    1144:	88 0f       	add	r24, r24
    1146:	88 0f       	add	r24, r24
    1148:	88 0f       	add	r24, r24
    114a:	89 0f       	add	r24, r25
    114c:	80 93 f6 00 	sts	0x00F6, r24
    1150:	99 81       	ldd	r25, Y+1	; 0x01
    1152:	92 95       	swap	r25
    1154:	96 95       	lsr	r25
    1156:	97 70       	andi	r25, 0x07	; 7
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	88 0f       	add	r24, r24
    115c:	88 0f       	add	r24, r24
    115e:	88 0f       	add	r24, r24
    1160:	89 0f       	add	r24, r25
    1162:	80 93 f5 00 	sts	0x00F5, r24
    1166:	89 81       	ldd	r24, Y+1	; 0x01
    1168:	88 0f       	add	r24, r24
    116a:	88 0f       	add	r24, r24
    116c:	88 0f       	add	r24, r24
    116e:	44 ef       	ldi	r20, 0xF4	; 244
    1170:	50 e0       	ldi	r21, 0x00	; 0
    1172:	fa 01       	movw	r30, r20
    1174:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    1176:	ef ee       	ldi	r30, 0xEF	; 239
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	90 81       	ld	r25, Z
    117c:	d8 01       	movw	r26, r16
    117e:	16 96       	adiw	r26, 0x06	; 6
    1180:	8c 91       	ld	r24, X
    1182:	16 97       	sbiw	r26, 0x06	; 6
    1184:	89 2b       	or	r24, r25
    1186:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	1e 96       	adiw	r26, 0x0e	; 14
    118c:	8c 93       	st	X, r24
    118e:	da 01       	movw	r26, r20
    1190:	8c 91       	ld	r24, X
    1192:	84 60       	ori	r24, 0x04	; 4
    1194:	8c 93       	st	X, r24
    1196:	80 ef       	ldi	r24, 0xF0	; 240
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	dc 01       	movw	r26, r24
    119c:	2c 91       	ld	r18, X
    119e:	24 60       	ori	r18, 0x04	; 4
    11a0:	2c 93       	st	X, r18
          Can_clear_rplv();
    11a2:	80 81       	ld	r24, Z
    11a4:	8f 7d       	andi	r24, 0xDF	; 223
    11a6:	80 83       	st	Z, r24
          Can_clear_idemsk();
    11a8:	da 01       	movw	r26, r20
    11aa:	8c 91       	ld	r24, X
    11ac:	8e 7f       	andi	r24, 0xFE	; 254
    11ae:	8c 93       	st	X, r24
          Can_config_rx();       
    11b0:	80 81       	ld	r24, Z
    11b2:	8f 73       	andi	r24, 0x3F	; 63
    11b4:	80 83       	st	Z, r24
    11b6:	80 81       	ld	r24, Z
    11b8:	80 68       	ori	r24, 0x80	; 128
    11ba:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11bc:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    11be:	e7 c2       	rjmp	.+1486   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    11c0:	f8 01       	movw	r30, r16
    11c2:	87 85       	ldd	r24, Z+15	; 0x0f
    11c4:	88 23       	and	r24, r24
    11c6:	69 f1       	breq	.+90     	; 0x1222 <can_cmd+0x636>
    11c8:	94 81       	ldd	r25, Z+4	; 0x04
    11ca:	92 95       	swap	r25
    11cc:	96 95       	lsr	r25
    11ce:	97 70       	andi	r25, 0x07	; 7
    11d0:	85 81       	ldd	r24, Z+5	; 0x05
    11d2:	88 0f       	add	r24, r24
    11d4:	88 0f       	add	r24, r24
    11d6:	88 0f       	add	r24, r24
    11d8:	89 0f       	add	r24, r25
    11da:	80 93 f3 00 	sts	0x00F3, r24
    11de:	93 81       	ldd	r25, Z+3	; 0x03
    11e0:	92 95       	swap	r25
    11e2:	96 95       	lsr	r25
    11e4:	97 70       	andi	r25, 0x07	; 7
    11e6:	84 81       	ldd	r24, Z+4	; 0x04
    11e8:	88 0f       	add	r24, r24
    11ea:	88 0f       	add	r24, r24
    11ec:	88 0f       	add	r24, r24
    11ee:	89 0f       	add	r24, r25
    11f0:	80 93 f2 00 	sts	0x00F2, r24
    11f4:	92 81       	ldd	r25, Z+2	; 0x02
    11f6:	92 95       	swap	r25
    11f8:	96 95       	lsr	r25
    11fa:	97 70       	andi	r25, 0x07	; 7
    11fc:	83 81       	ldd	r24, Z+3	; 0x03
    11fe:	88 0f       	add	r24, r24
    1200:	88 0f       	add	r24, r24
    1202:	88 0f       	add	r24, r24
    1204:	89 0f       	add	r24, r25
    1206:	80 93 f1 00 	sts	0x00F1, r24
    120a:	82 81       	ldd	r24, Z+2	; 0x02
    120c:	88 0f       	add	r24, r24
    120e:	88 0f       	add	r24, r24
    1210:	88 0f       	add	r24, r24
    1212:	80 93 f0 00 	sts	0x00F0, r24
    1216:	ef ee       	ldi	r30, 0xEF	; 239
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	80 81       	ld	r24, Z
    121c:	80 61       	ori	r24, 0x10	; 16
    121e:	80 83       	st	Z, r24
    1220:	16 c0       	rjmp	.+44     	; 0x124e <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    1222:	92 81       	ldd	r25, Z+2	; 0x02
    1224:	96 95       	lsr	r25
    1226:	96 95       	lsr	r25
    1228:	96 95       	lsr	r25
    122a:	83 81       	ldd	r24, Z+3	; 0x03
    122c:	82 95       	swap	r24
    122e:	88 0f       	add	r24, r24
    1230:	80 7e       	andi	r24, 0xE0	; 224
    1232:	89 0f       	add	r24, r25
    1234:	80 93 f3 00 	sts	0x00F3, r24
    1238:	82 81       	ldd	r24, Z+2	; 0x02
    123a:	82 95       	swap	r24
    123c:	88 0f       	add	r24, r24
    123e:	80 7e       	andi	r24, 0xE0	; 224
    1240:	80 93 f2 00 	sts	0x00F2, r24
    1244:	ef ee       	ldi	r30, 0xEF	; 239
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	80 81       	ld	r24, Z
    124a:	8f 7e       	andi	r24, 0xEF	; 239
    124c:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    124e:	c8 01       	movw	r24, r16
    1250:	0e 94 bd 05 	call	0xb7a	; 0xb7a <get_idmask>
    1254:	dc 01       	movw	r26, r24
    1256:	cb 01       	movw	r24, r22
    1258:	89 83       	std	Y+1, r24	; 0x01
    125a:	9a 83       	std	Y+2, r25	; 0x02
    125c:	ab 83       	std	Y+3, r26	; 0x03
    125e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1260:	9b 81       	ldd	r25, Y+3	; 0x03
    1262:	92 95       	swap	r25
    1264:	96 95       	lsr	r25
    1266:	97 70       	andi	r25, 0x07	; 7
    1268:	8c 81       	ldd	r24, Y+4	; 0x04
    126a:	88 0f       	add	r24, r24
    126c:	88 0f       	add	r24, r24
    126e:	88 0f       	add	r24, r24
    1270:	89 0f       	add	r24, r25
    1272:	80 93 f7 00 	sts	0x00F7, r24
    1276:	9a 81       	ldd	r25, Y+2	; 0x02
    1278:	92 95       	swap	r25
    127a:	96 95       	lsr	r25
    127c:	97 70       	andi	r25, 0x07	; 7
    127e:	8b 81       	ldd	r24, Y+3	; 0x03
    1280:	88 0f       	add	r24, r24
    1282:	88 0f       	add	r24, r24
    1284:	88 0f       	add	r24, r24
    1286:	89 0f       	add	r24, r25
    1288:	80 93 f6 00 	sts	0x00F6, r24
    128c:	99 81       	ldd	r25, Y+1	; 0x01
    128e:	92 95       	swap	r25
    1290:	96 95       	lsr	r25
    1292:	97 70       	andi	r25, 0x07	; 7
    1294:	8a 81       	ldd	r24, Y+2	; 0x02
    1296:	88 0f       	add	r24, r24
    1298:	88 0f       	add	r24, r24
    129a:	88 0f       	add	r24, r24
    129c:	89 0f       	add	r24, r25
    129e:	80 93 f5 00 	sts	0x00F5, r24
    12a2:	89 81       	ldd	r24, Y+1	; 0x01
    12a4:	88 0f       	add	r24, r24
    12a6:	88 0f       	add	r24, r24
    12a8:	88 0f       	add	r24, r24
    12aa:	24 ef       	ldi	r18, 0xF4	; 244
    12ac:	30 e0       	ldi	r19, 0x00	; 0
    12ae:	f9 01       	movw	r30, r18
    12b0:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    12b2:	ef ee       	ldi	r30, 0xEF	; 239
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	90 81       	ld	r25, Z
    12b8:	d8 01       	movw	r26, r16
    12ba:	16 96       	adiw	r26, 0x06	; 6
    12bc:	8c 91       	ld	r24, X
    12be:	89 2b       	or	r24, r25
    12c0:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    12c2:	d9 01       	movw	r26, r18
    12c4:	8c 91       	ld	r24, X
    12c6:	8b 7f       	andi	r24, 0xFB	; 251
    12c8:	8c 93       	st	X, r24
          Can_set_idemsk();
    12ca:	8c 91       	ld	r24, X
    12cc:	81 60       	ori	r24, 0x01	; 1
    12ce:	8c 93       	st	X, r24
          Can_config_rx();       
    12d0:	80 81       	ld	r24, Z
    12d2:	8f 73       	andi	r24, 0x3F	; 63
    12d4:	80 83       	st	Z, r24
    12d6:	80 81       	ld	r24, Z
    12d8:	80 68       	ori	r24, 0x80	; 128
    12da:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    12dc:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    12de:	57 c2       	rjmp	.+1198   	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    12e0:	f8 01       	movw	r30, r16
    12e2:	87 85       	ldd	r24, Z+15	; 0x0f
    12e4:	88 23       	and	r24, r24
    12e6:	69 f1       	breq	.+90     	; 0x1342 <can_cmd+0x756>
    12e8:	94 81       	ldd	r25, Z+4	; 0x04
    12ea:	92 95       	swap	r25
    12ec:	96 95       	lsr	r25
    12ee:	97 70       	andi	r25, 0x07	; 7
    12f0:	85 81       	ldd	r24, Z+5	; 0x05
    12f2:	88 0f       	add	r24, r24
    12f4:	88 0f       	add	r24, r24
    12f6:	88 0f       	add	r24, r24
    12f8:	89 0f       	add	r24, r25
    12fa:	80 93 f3 00 	sts	0x00F3, r24
    12fe:	93 81       	ldd	r25, Z+3	; 0x03
    1300:	92 95       	swap	r25
    1302:	96 95       	lsr	r25
    1304:	97 70       	andi	r25, 0x07	; 7
    1306:	84 81       	ldd	r24, Z+4	; 0x04
    1308:	88 0f       	add	r24, r24
    130a:	88 0f       	add	r24, r24
    130c:	88 0f       	add	r24, r24
    130e:	89 0f       	add	r24, r25
    1310:	80 93 f2 00 	sts	0x00F2, r24
    1314:	92 81       	ldd	r25, Z+2	; 0x02
    1316:	92 95       	swap	r25
    1318:	96 95       	lsr	r25
    131a:	97 70       	andi	r25, 0x07	; 7
    131c:	83 81       	ldd	r24, Z+3	; 0x03
    131e:	88 0f       	add	r24, r24
    1320:	88 0f       	add	r24, r24
    1322:	88 0f       	add	r24, r24
    1324:	89 0f       	add	r24, r25
    1326:	80 93 f1 00 	sts	0x00F1, r24
    132a:	82 81       	ldd	r24, Z+2	; 0x02
    132c:	88 0f       	add	r24, r24
    132e:	88 0f       	add	r24, r24
    1330:	88 0f       	add	r24, r24
    1332:	80 93 f0 00 	sts	0x00F0, r24
    1336:	ef ee       	ldi	r30, 0xEF	; 239
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	80 81       	ld	r24, Z
    133c:	80 61       	ori	r24, 0x10	; 16
    133e:	80 83       	st	Z, r24
    1340:	16 c0       	rjmp	.+44     	; 0x136e <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    1342:	92 81       	ldd	r25, Z+2	; 0x02
    1344:	96 95       	lsr	r25
    1346:	96 95       	lsr	r25
    1348:	96 95       	lsr	r25
    134a:	83 81       	ldd	r24, Z+3	; 0x03
    134c:	82 95       	swap	r24
    134e:	88 0f       	add	r24, r24
    1350:	80 7e       	andi	r24, 0xE0	; 224
    1352:	89 0f       	add	r24, r25
    1354:	80 93 f3 00 	sts	0x00F3, r24
    1358:	82 81       	ldd	r24, Z+2	; 0x02
    135a:	82 95       	swap	r24
    135c:	88 0f       	add	r24, r24
    135e:	80 7e       	andi	r24, 0xE0	; 224
    1360:	80 93 f2 00 	sts	0x00F2, r24
    1364:	ef ee       	ldi	r30, 0xEF	; 239
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	8f 7e       	andi	r24, 0xEF	; 239
    136c:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    136e:	c8 01       	movw	r24, r16
    1370:	0e 94 bd 05 	call	0xb7a	; 0xb7a <get_idmask>
    1374:	dc 01       	movw	r26, r24
    1376:	cb 01       	movw	r24, r22
    1378:	89 83       	std	Y+1, r24	; 0x01
    137a:	9a 83       	std	Y+2, r25	; 0x02
    137c:	ab 83       	std	Y+3, r26	; 0x03
    137e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1380:	9b 81       	ldd	r25, Y+3	; 0x03
    1382:	92 95       	swap	r25
    1384:	96 95       	lsr	r25
    1386:	97 70       	andi	r25, 0x07	; 7
    1388:	8c 81       	ldd	r24, Y+4	; 0x04
    138a:	88 0f       	add	r24, r24
    138c:	88 0f       	add	r24, r24
    138e:	88 0f       	add	r24, r24
    1390:	89 0f       	add	r24, r25
    1392:	80 93 f7 00 	sts	0x00F7, r24
    1396:	9a 81       	ldd	r25, Y+2	; 0x02
    1398:	92 95       	swap	r25
    139a:	96 95       	lsr	r25
    139c:	97 70       	andi	r25, 0x07	; 7
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	88 0f       	add	r24, r24
    13a2:	88 0f       	add	r24, r24
    13a4:	88 0f       	add	r24, r24
    13a6:	89 0f       	add	r24, r25
    13a8:	80 93 f6 00 	sts	0x00F6, r24
    13ac:	99 81       	ldd	r25, Y+1	; 0x01
    13ae:	92 95       	swap	r25
    13b0:	96 95       	lsr	r25
    13b2:	97 70       	andi	r25, 0x07	; 7
    13b4:	8a 81       	ldd	r24, Y+2	; 0x02
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	88 0f       	add	r24, r24
    13bc:	89 0f       	add	r24, r25
    13be:	80 93 f5 00 	sts	0x00F5, r24
    13c2:	89 81       	ldd	r24, Y+1	; 0x01
    13c4:	88 0f       	add	r24, r24
    13c6:	88 0f       	add	r24, r24
    13c8:	88 0f       	add	r24, r24
    13ca:	44 ef       	ldi	r20, 0xF4	; 244
    13cc:	50 e0       	ldi	r21, 0x00	; 0
    13ce:	fa 01       	movw	r30, r20
    13d0:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    13d2:	ef ee       	ldi	r30, 0xEF	; 239
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	90 81       	ld	r25, Z
    13d8:	d8 01       	movw	r26, r16
    13da:	16 96       	adiw	r26, 0x06	; 6
    13dc:	8c 91       	ld	r24, X
    13de:	16 97       	sbiw	r26, 0x06	; 6
    13e0:	89 2b       	or	r24, r25
    13e2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    13e4:	1e 96       	adiw	r26, 0x0e	; 14
    13e6:	1c 92       	st	X, r1
    13e8:	da 01       	movw	r26, r20
    13ea:	8c 91       	ld	r24, X
    13ec:	84 60       	ori	r24, 0x04	; 4
    13ee:	8c 93       	st	X, r24
    13f0:	80 ef       	ldi	r24, 0xF0	; 240
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	dc 01       	movw	r26, r24
    13f6:	2c 91       	ld	r18, X
    13f8:	2b 7f       	andi	r18, 0xFB	; 251
    13fa:	2c 93       	st	X, r18
          Can_set_idemsk();
    13fc:	da 01       	movw	r26, r20
    13fe:	8c 91       	ld	r24, X
    1400:	81 60       	ori	r24, 0x01	; 1
    1402:	8c 93       	st	X, r24
          Can_config_rx();       
    1404:	80 81       	ld	r24, Z
    1406:	8f 73       	andi	r24, 0x3F	; 63
    1408:	80 83       	st	Z, r24
    140a:	80 81       	ld	r24, Z
    140c:	80 68       	ori	r24, 0x80	; 128
    140e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1410:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1412:	bd c1       	rjmp	.+890    	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1414:	f8 01       	movw	r30, r16
    1416:	87 85       	ldd	r24, Z+15	; 0x0f
    1418:	88 23       	and	r24, r24
    141a:	69 f1       	breq	.+90     	; 0x1476 <can_cmd+0x88a>
    141c:	94 81       	ldd	r25, Z+4	; 0x04
    141e:	92 95       	swap	r25
    1420:	96 95       	lsr	r25
    1422:	97 70       	andi	r25, 0x07	; 7
    1424:	85 81       	ldd	r24, Z+5	; 0x05
    1426:	88 0f       	add	r24, r24
    1428:	88 0f       	add	r24, r24
    142a:	88 0f       	add	r24, r24
    142c:	89 0f       	add	r24, r25
    142e:	80 93 f3 00 	sts	0x00F3, r24
    1432:	93 81       	ldd	r25, Z+3	; 0x03
    1434:	92 95       	swap	r25
    1436:	96 95       	lsr	r25
    1438:	97 70       	andi	r25, 0x07	; 7
    143a:	84 81       	ldd	r24, Z+4	; 0x04
    143c:	88 0f       	add	r24, r24
    143e:	88 0f       	add	r24, r24
    1440:	88 0f       	add	r24, r24
    1442:	89 0f       	add	r24, r25
    1444:	80 93 f2 00 	sts	0x00F2, r24
    1448:	92 81       	ldd	r25, Z+2	; 0x02
    144a:	92 95       	swap	r25
    144c:	96 95       	lsr	r25
    144e:	97 70       	andi	r25, 0x07	; 7
    1450:	83 81       	ldd	r24, Z+3	; 0x03
    1452:	88 0f       	add	r24, r24
    1454:	88 0f       	add	r24, r24
    1456:	88 0f       	add	r24, r24
    1458:	89 0f       	add	r24, r25
    145a:	80 93 f1 00 	sts	0x00F1, r24
    145e:	82 81       	ldd	r24, Z+2	; 0x02
    1460:	88 0f       	add	r24, r24
    1462:	88 0f       	add	r24, r24
    1464:	88 0f       	add	r24, r24
    1466:	80 93 f0 00 	sts	0x00F0, r24
    146a:	ef ee       	ldi	r30, 0xEF	; 239
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	80 81       	ld	r24, Z
    1470:	80 61       	ori	r24, 0x10	; 16
    1472:	80 83       	st	Z, r24
    1474:	16 c0       	rjmp	.+44     	; 0x14a2 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    1476:	92 81       	ldd	r25, Z+2	; 0x02
    1478:	96 95       	lsr	r25
    147a:	96 95       	lsr	r25
    147c:	96 95       	lsr	r25
    147e:	83 81       	ldd	r24, Z+3	; 0x03
    1480:	82 95       	swap	r24
    1482:	88 0f       	add	r24, r24
    1484:	80 7e       	andi	r24, 0xE0	; 224
    1486:	89 0f       	add	r24, r25
    1488:	80 93 f3 00 	sts	0x00F3, r24
    148c:	82 81       	ldd	r24, Z+2	; 0x02
    148e:	82 95       	swap	r24
    1490:	88 0f       	add	r24, r24
    1492:	80 7e       	andi	r24, 0xE0	; 224
    1494:	80 93 f2 00 	sts	0x00F2, r24
    1498:	ef ee       	ldi	r30, 0xEF	; 239
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 81       	ld	r24, Z
    149e:	8f 7e       	andi	r24, 0xEF	; 239
    14a0:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    14a2:	c8 01       	movw	r24, r16
    14a4:	0e 94 bd 05 	call	0xb7a	; 0xb7a <get_idmask>
    14a8:	dc 01       	movw	r26, r24
    14aa:	cb 01       	movw	r24, r22
    14ac:	89 83       	std	Y+1, r24	; 0x01
    14ae:	9a 83       	std	Y+2, r25	; 0x02
    14b0:	ab 83       	std	Y+3, r26	; 0x03
    14b2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    14b4:	9b 81       	ldd	r25, Y+3	; 0x03
    14b6:	92 95       	swap	r25
    14b8:	96 95       	lsr	r25
    14ba:	97 70       	andi	r25, 0x07	; 7
    14bc:	8c 81       	ldd	r24, Y+4	; 0x04
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	88 0f       	add	r24, r24
    14c4:	89 0f       	add	r24, r25
    14c6:	80 93 f7 00 	sts	0x00F7, r24
    14ca:	9a 81       	ldd	r25, Y+2	; 0x02
    14cc:	92 95       	swap	r25
    14ce:	96 95       	lsr	r25
    14d0:	97 70       	andi	r25, 0x07	; 7
    14d2:	8b 81       	ldd	r24, Y+3	; 0x03
    14d4:	88 0f       	add	r24, r24
    14d6:	88 0f       	add	r24, r24
    14d8:	88 0f       	add	r24, r24
    14da:	89 0f       	add	r24, r25
    14dc:	80 93 f6 00 	sts	0x00F6, r24
    14e0:	99 81       	ldd	r25, Y+1	; 0x01
    14e2:	92 95       	swap	r25
    14e4:	96 95       	lsr	r25
    14e6:	97 70       	andi	r25, 0x07	; 7
    14e8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ea:	88 0f       	add	r24, r24
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	89 0f       	add	r24, r25
    14f2:	80 93 f5 00 	sts	0x00F5, r24
    14f6:	89 81       	ldd	r24, Y+1	; 0x01
    14f8:	88 0f       	add	r24, r24
    14fa:	88 0f       	add	r24, r24
    14fc:	88 0f       	add	r24, r24
    14fe:	44 ef       	ldi	r20, 0xF4	; 244
    1500:	50 e0       	ldi	r21, 0x00	; 0
    1502:	fa 01       	movw	r30, r20
    1504:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1506:	ef ee       	ldi	r30, 0xEF	; 239
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	90 81       	ld	r25, Z
    150c:	d8 01       	movw	r26, r16
    150e:	16 96       	adiw	r26, 0x06	; 6
    1510:	8c 91       	ld	r24, X
    1512:	16 97       	sbiw	r26, 0x06	; 6
    1514:	89 2b       	or	r24, r25
    1516:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1518:	81 e0       	ldi	r24, 0x01	; 1
    151a:	1e 96       	adiw	r26, 0x0e	; 14
    151c:	8c 93       	st	X, r24
    151e:	da 01       	movw	r26, r20
    1520:	8c 91       	ld	r24, X
    1522:	84 60       	ori	r24, 0x04	; 4
    1524:	8c 93       	st	X, r24
    1526:	80 ef       	ldi	r24, 0xF0	; 240
    1528:	90 e0       	ldi	r25, 0x00	; 0
    152a:	dc 01       	movw	r26, r24
    152c:	2c 91       	ld	r18, X
    152e:	24 60       	ori	r18, 0x04	; 4
    1530:	2c 93       	st	X, r18
          Can_clear_rplv();
    1532:	80 81       	ld	r24, Z
    1534:	8f 7d       	andi	r24, 0xDF	; 223
    1536:	80 83       	st	Z, r24
          Can_set_idemsk();
    1538:	da 01       	movw	r26, r20
    153a:	8c 91       	ld	r24, X
    153c:	81 60       	ori	r24, 0x01	; 1
    153e:	8c 93       	st	X, r24
          Can_config_rx();       
    1540:	80 81       	ld	r24, Z
    1542:	8f 73       	andi	r24, 0x3F	; 63
    1544:	80 83       	st	Z, r24
    1546:	80 81       	ld	r24, Z
    1548:	80 68       	ori	r24, 0x80	; 128
    154a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    154c:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    154e:	1f c1       	rjmp	.+574    	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1550:	80 e0       	ldi	r24, 0x00	; 0
    1552:	2a ef       	ldi	r18, 0xFA	; 250
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	f8 01       	movw	r30, r16
    1558:	a7 81       	ldd	r26, Z+7	; 0x07
    155a:	b0 85       	ldd	r27, Z+8	; 0x08
    155c:	a8 0f       	add	r26, r24
    155e:	b1 1d       	adc	r27, r1
    1560:	9c 91       	ld	r25, X
    1562:	d9 01       	movw	r26, r18
    1564:	9c 93       	st	X, r25
    1566:	8f 5f       	subi	r24, 0xFF	; 255
    1568:	96 81       	ldd	r25, Z+6	; 0x06
    156a:	89 17       	cp	r24, r25
    156c:	a0 f3       	brcs	.-24     	; 0x1556 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    156e:	8f ef       	ldi	r24, 0xFF	; 255
    1570:	9f ef       	ldi	r25, 0xFF	; 255
    1572:	dc 01       	movw	r26, r24
    1574:	89 83       	std	Y+1, r24	; 0x01
    1576:	9a 83       	std	Y+2, r25	; 0x02
    1578:	ab 83       	std	Y+3, r26	; 0x03
    157a:	bc 83       	std	Y+4, r27	; 0x04
    157c:	9b 81       	ldd	r25, Y+3	; 0x03
    157e:	92 95       	swap	r25
    1580:	96 95       	lsr	r25
    1582:	97 70       	andi	r25, 0x07	; 7
    1584:	8c 81       	ldd	r24, Y+4	; 0x04
    1586:	88 0f       	add	r24, r24
    1588:	88 0f       	add	r24, r24
    158a:	88 0f       	add	r24, r24
    158c:	89 0f       	add	r24, r25
    158e:	80 93 f7 00 	sts	0x00F7, r24
    1592:	9a 81       	ldd	r25, Y+2	; 0x02
    1594:	92 95       	swap	r25
    1596:	96 95       	lsr	r25
    1598:	97 70       	andi	r25, 0x07	; 7
    159a:	8b 81       	ldd	r24, Y+3	; 0x03
    159c:	88 0f       	add	r24, r24
    159e:	88 0f       	add	r24, r24
    15a0:	88 0f       	add	r24, r24
    15a2:	89 0f       	add	r24, r25
    15a4:	80 93 f6 00 	sts	0x00F6, r24
    15a8:	99 81       	ldd	r25, Y+1	; 0x01
    15aa:	92 95       	swap	r25
    15ac:	96 95       	lsr	r25
    15ae:	97 70       	andi	r25, 0x07	; 7
    15b0:	8a 81       	ldd	r24, Y+2	; 0x02
    15b2:	88 0f       	add	r24, r24
    15b4:	88 0f       	add	r24, r24
    15b6:	88 0f       	add	r24, r24
    15b8:	89 0f       	add	r24, r25
    15ba:	80 93 f5 00 	sts	0x00F5, r24
    15be:	89 81       	ldd	r24, Y+1	; 0x01
    15c0:	88 0f       	add	r24, r24
    15c2:	88 0f       	add	r24, r24
    15c4:	88 0f       	add	r24, r24
    15c6:	44 ef       	ldi	r20, 0xF4	; 244
    15c8:	50 e0       	ldi	r21, 0x00	; 0
    15ca:	fa 01       	movw	r30, r20
    15cc:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    15ce:	ef ee       	ldi	r30, 0xEF	; 239
    15d0:	f0 e0       	ldi	r31, 0x00	; 0
    15d2:	90 81       	ld	r25, Z
    15d4:	d8 01       	movw	r26, r16
    15d6:	16 96       	adiw	r26, 0x06	; 6
    15d8:	8c 91       	ld	r24, X
    15da:	16 97       	sbiw	r26, 0x06	; 6
    15dc:	89 2b       	or	r24, r25
    15de:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	1e 96       	adiw	r26, 0x0e	; 14
    15e4:	8c 93       	st	X, r24
    15e6:	da 01       	movw	r26, r20
    15e8:	8c 91       	ld	r24, X
    15ea:	84 60       	ori	r24, 0x04	; 4
    15ec:	8c 93       	st	X, r24
    15ee:	80 ef       	ldi	r24, 0xF0	; 240
    15f0:	90 e0       	ldi	r25, 0x00	; 0
    15f2:	dc 01       	movw	r26, r24
    15f4:	2c 91       	ld	r18, X
    15f6:	24 60       	ori	r18, 0x04	; 4
    15f8:	2c 93       	st	X, r18
          Can_set_rplv();
    15fa:	80 81       	ld	r24, Z
    15fc:	80 62       	ori	r24, 0x20	; 32
    15fe:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1600:	da 01       	movw	r26, r20
    1602:	8c 91       	ld	r24, X
    1604:	8e 7f       	andi	r24, 0xFE	; 254
    1606:	8c 93       	st	X, r24
          Can_config_rx();       
    1608:	80 81       	ld	r24, Z
    160a:	8f 73       	andi	r24, 0x3F	; 63
    160c:	80 83       	st	Z, r24
    160e:	80 81       	ld	r24, Z
    1610:	80 68       	ori	r24, 0x80	; 128
    1612:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1614:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1616:	bb c0       	rjmp	.+374    	; 0x178e <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1618:	f8 01       	movw	r30, r16
    161a:	87 85       	ldd	r24, Z+15	; 0x0f
    161c:	88 23       	and	r24, r24
    161e:	69 f1       	breq	.+90     	; 0x167a <can_cmd+0xa8e>
    1620:	94 81       	ldd	r25, Z+4	; 0x04
    1622:	92 95       	swap	r25
    1624:	96 95       	lsr	r25
    1626:	97 70       	andi	r25, 0x07	; 7
    1628:	85 81       	ldd	r24, Z+5	; 0x05
    162a:	88 0f       	add	r24, r24
    162c:	88 0f       	add	r24, r24
    162e:	88 0f       	add	r24, r24
    1630:	89 0f       	add	r24, r25
    1632:	80 93 f3 00 	sts	0x00F3, r24
    1636:	93 81       	ldd	r25, Z+3	; 0x03
    1638:	92 95       	swap	r25
    163a:	96 95       	lsr	r25
    163c:	97 70       	andi	r25, 0x07	; 7
    163e:	84 81       	ldd	r24, Z+4	; 0x04
    1640:	88 0f       	add	r24, r24
    1642:	88 0f       	add	r24, r24
    1644:	88 0f       	add	r24, r24
    1646:	89 0f       	add	r24, r25
    1648:	80 93 f2 00 	sts	0x00F2, r24
    164c:	92 81       	ldd	r25, Z+2	; 0x02
    164e:	92 95       	swap	r25
    1650:	96 95       	lsr	r25
    1652:	97 70       	andi	r25, 0x07	; 7
    1654:	83 81       	ldd	r24, Z+3	; 0x03
    1656:	88 0f       	add	r24, r24
    1658:	88 0f       	add	r24, r24
    165a:	88 0f       	add	r24, r24
    165c:	89 0f       	add	r24, r25
    165e:	80 93 f1 00 	sts	0x00F1, r24
    1662:	82 81       	ldd	r24, Z+2	; 0x02
    1664:	88 0f       	add	r24, r24
    1666:	88 0f       	add	r24, r24
    1668:	88 0f       	add	r24, r24
    166a:	80 93 f0 00 	sts	0x00F0, r24
    166e:	ef ee       	ldi	r30, 0xEF	; 239
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	80 81       	ld	r24, Z
    1674:	80 61       	ori	r24, 0x10	; 16
    1676:	80 83       	st	Z, r24
    1678:	16 c0       	rjmp	.+44     	; 0x16a6 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    167a:	92 81       	ldd	r25, Z+2	; 0x02
    167c:	96 95       	lsr	r25
    167e:	96 95       	lsr	r25
    1680:	96 95       	lsr	r25
    1682:	83 81       	ldd	r24, Z+3	; 0x03
    1684:	82 95       	swap	r24
    1686:	88 0f       	add	r24, r24
    1688:	80 7e       	andi	r24, 0xE0	; 224
    168a:	89 0f       	add	r24, r25
    168c:	80 93 f3 00 	sts	0x00F3, r24
    1690:	82 81       	ldd	r24, Z+2	; 0x02
    1692:	82 95       	swap	r24
    1694:	88 0f       	add	r24, r24
    1696:	80 7e       	andi	r24, 0xE0	; 224
    1698:	80 93 f2 00 	sts	0x00F2, r24
    169c:	ef ee       	ldi	r30, 0xEF	; 239
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	8f 7e       	andi	r24, 0xEF	; 239
    16a4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    16a6:	f8 01       	movw	r30, r16
    16a8:	86 81       	ldd	r24, Z+6	; 0x06
    16aa:	88 23       	and	r24, r24
    16ac:	79 f0       	breq	.+30     	; 0x16cc <can_cmd+0xae0>
    16ae:	80 e0       	ldi	r24, 0x00	; 0
    16b0:	2a ef       	ldi	r18, 0xFA	; 250
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	f8 01       	movw	r30, r16
    16b6:	a7 81       	ldd	r26, Z+7	; 0x07
    16b8:	b0 85       	ldd	r27, Z+8	; 0x08
    16ba:	a8 0f       	add	r26, r24
    16bc:	b1 1d       	adc	r27, r1
    16be:	9c 91       	ld	r25, X
    16c0:	d9 01       	movw	r26, r18
    16c2:	9c 93       	st	X, r25
    16c4:	8f 5f       	subi	r24, 0xFF	; 255
    16c6:	96 81       	ldd	r25, Z+6	; 0x06
    16c8:	89 17       	cp	r24, r25
    16ca:	a0 f3       	brcs	.-24     	; 0x16b4 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    16cc:	c8 01       	movw	r24, r16
    16ce:	0e 94 bd 05 	call	0xb7a	; 0xb7a <get_idmask>
    16d2:	dc 01       	movw	r26, r24
    16d4:	cb 01       	movw	r24, r22
    16d6:	89 83       	std	Y+1, r24	; 0x01
    16d8:	9a 83       	std	Y+2, r25	; 0x02
    16da:	ab 83       	std	Y+3, r26	; 0x03
    16dc:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    16de:	9b 81       	ldd	r25, Y+3	; 0x03
    16e0:	92 95       	swap	r25
    16e2:	96 95       	lsr	r25
    16e4:	97 70       	andi	r25, 0x07	; 7
    16e6:	8c 81       	ldd	r24, Y+4	; 0x04
    16e8:	88 0f       	add	r24, r24
    16ea:	88 0f       	add	r24, r24
    16ec:	88 0f       	add	r24, r24
    16ee:	89 0f       	add	r24, r25
    16f0:	80 93 f7 00 	sts	0x00F7, r24
    16f4:	9a 81       	ldd	r25, Y+2	; 0x02
    16f6:	92 95       	swap	r25
    16f8:	96 95       	lsr	r25
    16fa:	97 70       	andi	r25, 0x07	; 7
    16fc:	8b 81       	ldd	r24, Y+3	; 0x03
    16fe:	88 0f       	add	r24, r24
    1700:	88 0f       	add	r24, r24
    1702:	88 0f       	add	r24, r24
    1704:	89 0f       	add	r24, r25
    1706:	80 93 f6 00 	sts	0x00F6, r24
    170a:	99 81       	ldd	r25, Y+1	; 0x01
    170c:	92 95       	swap	r25
    170e:	96 95       	lsr	r25
    1710:	97 70       	andi	r25, 0x07	; 7
    1712:	8a 81       	ldd	r24, Y+2	; 0x02
    1714:	88 0f       	add	r24, r24
    1716:	88 0f       	add	r24, r24
    1718:	88 0f       	add	r24, r24
    171a:	89 0f       	add	r24, r25
    171c:	80 93 f5 00 	sts	0x00F5, r24
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	88 0f       	add	r24, r24
    1724:	88 0f       	add	r24, r24
    1726:	88 0f       	add	r24, r24
    1728:	44 ef       	ldi	r20, 0xF4	; 244
    172a:	50 e0       	ldi	r21, 0x00	; 0
    172c:	fa 01       	movw	r30, r20
    172e:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1730:	ef ee       	ldi	r30, 0xEF	; 239
    1732:	f0 e0       	ldi	r31, 0x00	; 0
    1734:	90 81       	ld	r25, Z
    1736:	d8 01       	movw	r26, r16
    1738:	16 96       	adiw	r26, 0x06	; 6
    173a:	8c 91       	ld	r24, X
    173c:	16 97       	sbiw	r26, 0x06	; 6
    173e:	89 2b       	or	r24, r25
    1740:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1742:	81 e0       	ldi	r24, 0x01	; 1
    1744:	1e 96       	adiw	r26, 0x0e	; 14
    1746:	8c 93       	st	X, r24
    1748:	da 01       	movw	r26, r20
    174a:	8c 91       	ld	r24, X
    174c:	84 60       	ori	r24, 0x04	; 4
    174e:	8c 93       	st	X, r24
    1750:	80 ef       	ldi	r24, 0xF0	; 240
    1752:	90 e0       	ldi	r25, 0x00	; 0
    1754:	dc 01       	movw	r26, r24
    1756:	2c 91       	ld	r18, X
    1758:	24 60       	ori	r18, 0x04	; 4
    175a:	2c 93       	st	X, r18
          Can_set_rplv();
    175c:	80 81       	ld	r24, Z
    175e:	80 62       	ori	r24, 0x20	; 32
    1760:	80 83       	st	Z, r24
          Can_set_idemsk();
    1762:	da 01       	movw	r26, r20
    1764:	8c 91       	ld	r24, X
    1766:	81 60       	ori	r24, 0x01	; 1
    1768:	8c 93       	st	X, r24
          Can_config_rx();       
    176a:	80 81       	ld	r24, Z
    176c:	8f 73       	andi	r24, 0x3F	; 63
    176e:	80 83       	st	Z, r24
    1770:	80 81       	ld	r24, Z
    1772:	80 68       	ori	r24, 0x80	; 128
    1774:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1776:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1778:	0a c0       	rjmp	.+20     	; 0x178e <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    177a:	f8 01       	movw	r30, r16
    177c:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    177e:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1780:	06 c0       	rjmp	.+12     	; 0x178e <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1782:	8f e1       	ldi	r24, 0x1F	; 31
    1784:	d8 01       	movw	r26, r16
    1786:	19 96       	adiw	r26, 0x09	; 9
    1788:	8c 93       	st	X, r24
    178a:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    178c:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    178e:	0f 90       	pop	r0
    1790:	0f 90       	pop	r0
    1792:	0f 90       	pop	r0
    1794:	0f 90       	pop	r0
    1796:	df 91       	pop	r29
    1798:	cf 91       	pop	r28
    179a:	1f 91       	pop	r17
    179c:	0f 91       	pop	r16
    179e:	08 95       	ret

000017a0 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    17a0:	ef 92       	push	r14
    17a2:	ff 92       	push	r15
    17a4:	1f 93       	push	r17
    17a6:	cf 93       	push	r28
    17a8:	df 93       	push	r29
    17aa:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    17ac:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    17ae:	88 23       	and	r24, r24
    17b0:	09 f4       	brne	.+2      	; 0x17b4 <can_get_status+0x14>
    17b2:	96 c0       	rjmp	.+300    	; 0x18e0 <can_get_status+0x140>
    17b4:	8f 31       	cpi	r24, 0x1F	; 31
    17b6:	09 f4       	brne	.+2      	; 0x17ba <can_get_status+0x1a>
    17b8:	95 c0       	rjmp	.+298    	; 0x18e4 <can_get_status+0x144>
    17ba:	8f 3f       	cpi	r24, 0xFF	; 255
    17bc:	09 f4       	brne	.+2      	; 0x17c0 <can_get_status+0x20>
    17be:	94 c0       	rjmp	.+296    	; 0x18e8 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    17c0:	88 81       	ld	r24, Y
    17c2:	82 95       	swap	r24
    17c4:	80 7f       	andi	r24, 0xF0	; 240
    17c6:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    17ca:	0e 94 64 03 	call	0x6c8	; 0x6c8 <can_get_mob_status>
    17ce:	18 2f       	mov	r17, r24
    
    switch (a_status)
    17d0:	80 32       	cpi	r24, 0x20	; 32
    17d2:	61 f0       	breq	.+24     	; 0x17ec <can_get_status+0x4c>
    17d4:	81 32       	cpi	r24, 0x21	; 33
    17d6:	20 f4       	brcc	.+8      	; 0x17e0 <can_get_status+0x40>
    17d8:	88 23       	and	r24, r24
    17da:	09 f4       	brne	.+2      	; 0x17de <can_get_status+0x3e>
    17dc:	87 c0       	rjmp	.+270    	; 0x18ec <can_get_status+0x14c>
    17de:	76 c0       	rjmp	.+236    	; 0x18cc <can_get_status+0x12c>
    17e0:	80 34       	cpi	r24, 0x40	; 64
    17e2:	09 f4       	brne	.+2      	; 0x17e6 <can_get_status+0x46>
    17e4:	68 c0       	rjmp	.+208    	; 0x18b6 <can_get_status+0x116>
    17e6:	80 3a       	cpi	r24, 0xA0	; 160
    17e8:	09 f0       	breq	.+2      	; 0x17ec <can_get_status+0x4c>
    17ea:	70 c0       	rjmp	.+224    	; 0x18cc <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    17ec:	0f 2e       	mov	r0, r31
    17ee:	ff ee       	ldi	r31, 0xEF	; 239
    17f0:	ef 2e       	mov	r14, r31
    17f2:	ff 24       	eor	r15, r15
    17f4:	f0 2d       	mov	r31, r0
    17f6:	f7 01       	movw	r30, r14
    17f8:	80 81       	ld	r24, Z
    17fa:	8f 70       	andi	r24, 0x0F	; 15
    17fc:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    17fe:	8f 81       	ldd	r24, Y+7	; 0x07
    1800:	98 85       	ldd	r25, Y+8	; 0x08
    1802:	0e 94 77 03 	call	0x6ee	; 0x6ee <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1806:	80 91 f0 00 	lds	r24, 0x00F0
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	84 70       	andi	r24, 0x04	; 4
    180e:	90 70       	andi	r25, 0x00	; 0
    1810:	95 95       	asr	r25
    1812:	87 95       	ror	r24
    1814:	95 95       	asr	r25
    1816:	87 95       	ror	r24
    1818:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    181a:	f7 01       	movw	r30, r14
    181c:	80 81       	ld	r24, Z
    181e:	84 ff       	sbrs	r24, 4
    1820:	2d c0       	rjmp	.+90     	; 0x187c <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1822:	81 e0       	ldi	r24, 0x01	; 1
    1824:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1826:	e3 ef       	ldi	r30, 0xF3	; 243
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	86 95       	lsr	r24
    182e:	86 95       	lsr	r24
    1830:	86 95       	lsr	r24
    1832:	8d 83       	std	Y+5, r24	; 0x05
    1834:	a2 ef       	ldi	r26, 0xF2	; 242
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	8c 91       	ld	r24, X
    183a:	90 81       	ld	r25, Z
    183c:	92 95       	swap	r25
    183e:	99 0f       	add	r25, r25
    1840:	90 7e       	andi	r25, 0xE0	; 224
    1842:	86 95       	lsr	r24
    1844:	86 95       	lsr	r24
    1846:	86 95       	lsr	r24
    1848:	89 0f       	add	r24, r25
    184a:	8c 83       	std	Y+4, r24	; 0x04
    184c:	e1 ef       	ldi	r30, 0xF1	; 241
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	80 81       	ld	r24, Z
    1852:	9c 91       	ld	r25, X
    1854:	92 95       	swap	r25
    1856:	99 0f       	add	r25, r25
    1858:	90 7e       	andi	r25, 0xE0	; 224
    185a:	86 95       	lsr	r24
    185c:	86 95       	lsr	r24
    185e:	86 95       	lsr	r24
    1860:	89 0f       	add	r24, r25
    1862:	8b 83       	std	Y+3, r24	; 0x03
    1864:	80 91 f0 00 	lds	r24, 0x00F0
    1868:	90 81       	ld	r25, Z
    186a:	92 95       	swap	r25
    186c:	99 0f       	add	r25, r25
    186e:	90 7e       	andi	r25, 0xE0	; 224
    1870:	86 95       	lsr	r24
    1872:	86 95       	lsr	r24
    1874:	86 95       	lsr	r24
    1876:	89 0f       	add	r24, r25
    1878:	8a 83       	std	Y+2, r24	; 0x02
    187a:	13 c0       	rjmp	.+38     	; 0x18a2 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    187c:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    187e:	e3 ef       	ldi	r30, 0xF3	; 243
    1880:	f0 e0       	ldi	r31, 0x00	; 0
    1882:	80 81       	ld	r24, Z
    1884:	82 95       	swap	r24
    1886:	86 95       	lsr	r24
    1888:	87 70       	andi	r24, 0x07	; 7
    188a:	8b 83       	std	Y+3, r24	; 0x03
    188c:	80 91 f2 00 	lds	r24, 0x00F2
    1890:	90 81       	ld	r25, Z
    1892:	99 0f       	add	r25, r25
    1894:	99 0f       	add	r25, r25
    1896:	99 0f       	add	r25, r25
    1898:	82 95       	swap	r24
    189a:	86 95       	lsr	r24
    189c:	87 70       	andi	r24, 0x07	; 7
    189e:	89 0f       	add	r24, r25
    18a0:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    18a2:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    18a4:	ef ee       	ldi	r30, 0xEF	; 239
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	80 81       	ld	r24, Z
    18aa:	8f 73       	andi	r24, 0x3F	; 63
    18ac:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    18ae:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    18b2:	80 e0       	ldi	r24, 0x00	; 0
            break;
    18b4:	1c c0       	rjmp	.+56     	; 0x18ee <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    18b6:	80 e4       	ldi	r24, 0x40	; 64
    18b8:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    18ba:	ef ee       	ldi	r30, 0xEF	; 239
    18bc:	f0 e0       	ldi	r31, 0x00	; 0
    18be:	80 81       	ld	r24, Z
    18c0:	8f 73       	andi	r24, 0x3F	; 63
    18c2:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    18c4:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    18c8:	80 e0       	ldi	r24, 0x00	; 0
            break;
    18ca:	11 c0       	rjmp	.+34     	; 0x18ee <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    18cc:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    18ce:	ef ee       	ldi	r30, 0xEF	; 239
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
    18d2:	80 81       	ld	r24, Z
    18d4:	8f 73       	andi	r24, 0x3F	; 63
    18d6:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    18d8:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    18dc:	82 e0       	ldi	r24, 0x02	; 2
            break;
    18de:	07 c0       	rjmp	.+14     	; 0x18ee <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    18e0:	82 e0       	ldi	r24, 0x02	; 2
    18e2:	05 c0       	rjmp	.+10     	; 0x18ee <can_get_status+0x14e>
    18e4:	82 e0       	ldi	r24, 0x02	; 2
    18e6:	03 c0       	rjmp	.+6      	; 0x18ee <can_get_status+0x14e>
    18e8:	82 e0       	ldi	r24, 0x02	; 2
    18ea:	01 c0       	rjmp	.+2      	; 0x18ee <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    18ec:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    18ee:	df 91       	pop	r29
    18f0:	cf 91       	pop	r28
    18f2:	1f 91       	pop	r17
    18f4:	ff 90       	pop	r15
    18f6:	ef 90       	pop	r14
    18f8:	08 95       	ret

000018fa <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    18fa:	fc 01       	movw	r30, r24
    18fc:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    18fe:	86 2f       	mov	r24, r22
    1900:	64 e6       	ldi	r22, 0x64	; 100
    1902:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1906:	48 2f       	mov	r20, r24
    1908:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    190a:	2a e0       	ldi	r18, 0x0A	; 10
    190c:	83 2f       	mov	r24, r19
    190e:	62 2f       	mov	r22, r18
    1910:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1914:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1918:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    191a:	40 33       	cpi	r20, 0x30	; 48
    191c:	31 f4       	brne	.+12     	; 0x192a <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    191e:	90 33       	cpi	r25, 0x30	; 48
    1920:	11 f0       	breq	.+4      	; 0x1926 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1922:	40 e2       	ldi	r20, 0x20	; 32
    1924:	02 c0       	rjmp	.+4      	; 0x192a <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    1926:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    1928:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    192a:	20 e2       	ldi	r18, 0x20	; 32
    192c:	20 83       	st	Z, r18
    192e:	21 83       	std	Z+1, r18	; 0x01
    1930:	22 83       	std	Z+2, r18	; 0x02
    1932:	23 83       	std	Z+3, r18	; 0x03
    1934:	24 83       	std	Z+4, r18	; 0x04
    1936:	25 83       	std	Z+5, r18	; 0x05
    1938:	26 83       	std	Z+6, r18	; 0x06
    193a:	27 83       	std	Z+7, r18	; 0x07
    193c:	40 87       	std	Z+8, r20	; 0x08
    193e:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1940:	83 2f       	mov	r24, r19
    1942:	6a e0       	ldi	r22, 0x0A	; 10
    1944:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1948:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    194a:	92 87       	std	Z+10, r25	; 0x0a
    194c:	85 e2       	ldi	r24, 0x25	; 37
    194e:	83 87       	std	Z+11, r24	; 0x0b
    1950:	24 87       	std	Z+12, r18	; 0x0c
    1952:	25 87       	std	Z+13, r18	; 0x0d
    1954:	26 87       	std	Z+14, r18	; 0x0e
    1956:	27 87       	std	Z+15, r18	; 0x0f
    1958:	20 8b       	std	Z+16, r18	; 0x10
    195a:	21 8b       	std	Z+17, r18	; 0x11
    195c:	22 8b       	std	Z+18, r18	; 0x12
    195e:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1960:	08 95       	ret

00001962 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1962:	cf 93       	push	r28
    1964:	fc 01       	movw	r30, r24
    1966:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1968:	c4 e6       	ldi	r28, 0x64	; 100
    196a:	86 2f       	mov	r24, r22
    196c:	6c 2f       	mov	r22, r28
    196e:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1972:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1974:	80 83       	st	Z, r24
    1976:	be e2       	ldi	r27, 0x2E	; 46
    1978:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    197a:	5a e0       	ldi	r21, 0x0A	; 10
    197c:	83 2f       	mov	r24, r19
    197e:	65 2f       	mov	r22, r21
    1980:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1984:	39 2f       	mov	r19, r25
    1986:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    198a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    198c:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    198e:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1990:	33 83       	std	Z+3, r19	; 0x03
    1992:	a6 e5       	ldi	r26, 0x56	; 86
    1994:	a4 83       	std	Z+4, r26	; 0x04
    1996:	30 e2       	ldi	r19, 0x20	; 32
    1998:	35 83       	std	Z+5, r19	; 0x05
    199a:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    199c:	84 2f       	mov	r24, r20
    199e:	6c 2f       	mov	r22, r28
    19a0:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    19a4:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    19a6:	87 83       	std	Z+7, r24	; 0x07
    19a8:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19aa:	84 2f       	mov	r24, r20
    19ac:	65 2f       	mov	r22, r21
    19ae:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    19b2:	49 2f       	mov	r20, r25
    19b4:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    19b8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19ba:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19bc:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19be:	42 87       	std	Z+10, r20	; 0x0a
    19c0:	a3 87       	std	Z+11, r26	; 0x0b
    19c2:	34 87       	std	Z+12, r19	; 0x0c
    19c4:	35 87       	std	Z+13, r19	; 0x0d
    19c6:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19c8:	82 2f       	mov	r24, r18
    19ca:	6c 2f       	mov	r22, r28
    19cc:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    19d0:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    19d2:	87 87       	std	Z+15, r24	; 0x0f
    19d4:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19d6:	82 2f       	mov	r24, r18
    19d8:	65 2f       	mov	r22, r21
    19da:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    19de:	29 2f       	mov	r18, r25
    19e0:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    19e4:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19e6:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    19e8:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    19ea:	22 8b       	std	Z+18, r18	; 0x12
    19ec:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    19ee:	cf 91       	pop	r28
    19f0:	08 95       	ret

000019f2 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    19f2:	1f 93       	push	r17
    19f4:	cf 93       	push	r28
    19f6:	df 93       	push	r29
    19f8:	cd b7       	in	r28, 0x3d	; 61
    19fa:	de b7       	in	r29, 0x3e	; 62
    19fc:	64 97       	sbiw	r28, 0x14	; 20
    19fe:	0f b6       	in	r0, 0x3f	; 63
    1a00:	f8 94       	cli
    1a02:	de bf       	out	0x3e, r29	; 62
    1a04:	0f be       	out	0x3f, r0	; 63
    1a06:	cd bf       	out	0x3d, r28	; 61
    1a08:	58 2f       	mov	r21, r24
    1a0a:	19 2f       	mov	r17, r25
    1a0c:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1a0e:	ce 01       	movw	r24, r28
    1a10:	01 96       	adiw	r24, 0x01	; 1
    1a12:	e0 e0       	ldi	r30, 0x00	; 0
    1a14:	f1 e0       	ldi	r31, 0x01	; 1
    1a16:	24 e1       	ldi	r18, 0x14	; 20
    1a18:	01 90       	ld	r0, Z+
    1a1a:	dc 01       	movw	r26, r24
    1a1c:	0d 92       	st	X+, r0
    1a1e:	cd 01       	movw	r24, r26
    1a20:	21 50       	subi	r18, 0x01	; 1
    1a22:	d1 f7       	brne	.-12     	; 0x1a18 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1a24:	84 2f       	mov	r24, r20
    1a26:	6a e0       	ldi	r22, 0x0A	; 10
    1a28:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1a2c:	b8 2f       	mov	r27, r24
    1a2e:	6b e0       	ldi	r22, 0x0B	; 11
    1a30:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1a34:	29 2f       	mov	r18, r25
    1a36:	30 e0       	ldi	r19, 0x00	; 0
    1a38:	12 16       	cp	r1, r18
    1a3a:	13 06       	cpc	r1, r19
    1a3c:	44 f0       	brlt	.+16     	; 0x1a4e <display_make_display_line_percent_bar+0x5c>
    1a3e:	20 e0       	ldi	r18, 0x00	; 0
    1a40:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1a42:	fe 01       	movw	r30, r28
    1a44:	e2 0f       	add	r30, r18
    1a46:	f3 1f       	adc	r31, r19
    1a48:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1a4a:	8a e2       	ldi	r24, 0x2A	; 42
    1a4c:	0f c0       	rjmp	.+30     	; 0x1a6c <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1a4e:	fe 01       	movw	r30, r28
    1a50:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1a52:	bf 01       	movw	r22, r30
    1a54:	69 0f       	add	r22, r25
    1a56:	71 1d       	adc	r23, r1
    1a58:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1a5a:	66 e1       	ldi	r22, 0x16	; 22
    1a5c:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1a5e:	e8 17       	cp	r30, r24
    1a60:	f9 07       	cpc	r31, r25
    1a62:	e1 f7       	brne	.-8      	; 0x1a5c <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1a64:	2a 30       	cpi	r18, 0x0A	; 10
    1a66:	31 05       	cpc	r19, r1
    1a68:	64 f3       	brlt	.-40     	; 0x1a42 <display_make_display_line_percent_bar+0x50>
    1a6a:	06 c0       	rjmp	.+12     	; 0x1a78 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1a6c:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1a6e:	2f 5f       	subi	r18, 0xFF	; 255
    1a70:	3f 4f       	sbci	r19, 0xFF	; 255
    1a72:	2a 30       	cpi	r18, 0x0A	; 10
    1a74:	31 05       	cpc	r19, r1
    1a76:	d4 f3       	brlt	.-12     	; 0x1a6c <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1a78:	44 56       	subi	r20, 0x64	; 100
    1a7a:	44 36       	cpi	r20, 0x64	; 100
    1a7c:	30 f4       	brcc	.+12     	; 0x1a8a <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1a7e:	fe 01       	movw	r30, r28
    1a80:	e2 0f       	add	r30, r18
    1a82:	f3 1f       	adc	r31, r19
    1a84:	81 e3       	ldi	r24, 0x31	; 49
    1a86:	86 83       	std	Z+6, r24	; 0x06
    1a88:	05 c0       	rjmp	.+10     	; 0x1a94 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1a8a:	fe 01       	movw	r30, r28
    1a8c:	e2 0f       	add	r30, r18
    1a8e:	f3 1f       	adc	r31, r19
    1a90:	80 e2       	ldi	r24, 0x20	; 32
    1a92:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1a94:	fe 01       	movw	r30, r28
    1a96:	e2 0f       	add	r30, r18
    1a98:	f3 1f       	adc	r31, r19
    1a9a:	8b 2f       	mov	r24, r27
    1a9c:	6a e0       	ldi	r22, 0x0A	; 10
    1a9e:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1aa2:	90 5d       	subi	r25, 0xD0	; 208
    1aa4:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1aa6:	fe 01       	movw	r30, r28
    1aa8:	e2 0f       	add	r30, r18
    1aaa:	f3 1f       	adc	r31, r19
    1aac:	80 e3       	ldi	r24, 0x30	; 48
    1aae:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1ab0:	85 e2       	ldi	r24, 0x25	; 37
    1ab2:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1ab4:	e5 2f       	mov	r30, r21
    1ab6:	f1 2f       	mov	r31, r17
    1ab8:	de 01       	movw	r26, r28
    1aba:	11 96       	adiw	r26, 0x01	; 1
    1abc:	84 e1       	ldi	r24, 0x14	; 20
    1abe:	0d 90       	ld	r0, X+
    1ac0:	01 92       	st	Z+, r0
    1ac2:	81 50       	subi	r24, 0x01	; 1
    1ac4:	e1 f7       	brne	.-8      	; 0x1abe <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1ac6:	64 96       	adiw	r28, 0x14	; 20
    1ac8:	0f b6       	in	r0, 0x3f	; 63
    1aca:	f8 94       	cli
    1acc:	de bf       	out	0x3e, r29	; 62
    1ace:	0f be       	out	0x3f, r0	; 63
    1ad0:	cd bf       	out	0x3d, r28	; 61
    1ad2:	df 91       	pop	r29
    1ad4:	cf 91       	pop	r28
    1ad6:	1f 91       	pop	r17
    1ad8:	08 95       	ret

00001ada <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1ada:	cf 93       	push	r28
    1adc:	fc 01       	movw	r30, r24
    1ade:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ae0:	c4 e6       	ldi	r28, 0x64	; 100
    1ae2:	86 2f       	mov	r24, r22
    1ae4:	6c 2f       	mov	r22, r28
    1ae6:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1aea:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aec:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1aee:	5a e0       	ldi	r21, 0x0A	; 10
    1af0:	83 2f       	mov	r24, r19
    1af2:	65 2f       	mov	r22, r21
    1af4:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1af8:	39 2f       	mov	r19, r25
    1afa:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1afe:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b00:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b02:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b04:	32 83       	std	Z+2, r19	; 0x02
    1b06:	b0 eb       	ldi	r27, 0xB0	; 176
    1b08:	b3 83       	std	Z+3, r27	; 0x03
    1b0a:	a3 e4       	ldi	r26, 0x43	; 67
    1b0c:	a4 83       	std	Z+4, r26	; 0x04
    1b0e:	30 e2       	ldi	r19, 0x20	; 32
    1b10:	35 83       	std	Z+5, r19	; 0x05
    1b12:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b14:	84 2f       	mov	r24, r20
    1b16:	6c 2f       	mov	r22, r28
    1b18:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b1c:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b1e:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b20:	84 2f       	mov	r24, r20
    1b22:	65 2f       	mov	r22, r21
    1b24:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b28:	49 2f       	mov	r20, r25
    1b2a:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b2e:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b30:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b32:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b34:	41 87       	std	Z+9, r20	; 0x09
    1b36:	b2 87       	std	Z+10, r27	; 0x0a
    1b38:	a3 87       	std	Z+11, r26	; 0x0b
    1b3a:	34 87       	std	Z+12, r19	; 0x0c
    1b3c:	35 87       	std	Z+13, r19	; 0x0d
    1b3e:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b40:	82 2f       	mov	r24, r18
    1b42:	6c 2f       	mov	r22, r28
    1b44:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b48:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b4a:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b4c:	82 2f       	mov	r24, r18
    1b4e:	65 2f       	mov	r22, r21
    1b50:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b54:	29 2f       	mov	r18, r25
    1b56:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b5a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b5c:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b5e:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b60:	21 8b       	std	Z+17, r18	; 0x11
    1b62:	b2 8b       	std	Z+18, r27	; 0x12
    1b64:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1b66:	cf 91       	pop	r28
    1b68:	08 95       	ret

00001b6a <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1b6e:	20 e2       	ldi	r18, 0x20	; 32
    1b70:	20 83       	st	Z, r18
    1b72:	21 83       	std	Z+1, r18	; 0x01
    1b74:	22 83       	std	Z+2, r18	; 0x02
    1b76:	23 83       	std	Z+3, r18	; 0x03
    1b78:	24 83       	std	Z+4, r18	; 0x04
    1b7a:	25 83       	std	Z+5, r18	; 0x05
    1b7c:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1b7e:	86 2f       	mov	r24, r22
    1b80:	64 e6       	ldi	r22, 0x64	; 100
    1b82:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b86:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b88:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1b8a:	3a e0       	ldi	r19, 0x0A	; 10
    1b8c:	84 2f       	mov	r24, r20
    1b8e:	63 2f       	mov	r22, r19
    1b90:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b94:	49 2f       	mov	r20, r25
    1b96:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1b9a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b9c:	90 87       	std	Z+8, r25	; 0x08
    1b9e:	8e e2       	ldi	r24, 0x2E	; 46
    1ba0:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ba2:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ba4:	42 87       	std	Z+10, r20	; 0x0a
    1ba6:	86 e5       	ldi	r24, 0x56	; 86
    1ba8:	83 87       	std	Z+11, r24	; 0x0b
    1baa:	24 87       	std	Z+12, r18	; 0x0c
    1bac:	25 87       	std	Z+13, r18	; 0x0d
    1bae:	26 87       	std	Z+14, r18	; 0x0e
    1bb0:	27 87       	std	Z+15, r18	; 0x0f
    1bb2:	20 8b       	std	Z+16, r18	; 0x10
    1bb4:	21 8b       	std	Z+17, r18	; 0x11
    1bb6:	22 8b       	std	Z+18, r18	; 0x12
    1bb8:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1bba:	08 95       	ret

00001bbc <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1bbc:	cf 93       	push	r28
    1bbe:	df 93       	push	r29
    1bc0:	fc 01       	movw	r30, r24
    1bc2:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1bc4:	64 30       	cpi	r22, 0x04	; 4
    1bc6:	09 f4       	brne	.+2      	; 0x1bca <display_make_display_line_error+0xe>
    1bc8:	40 c0       	rjmp	.+128    	; 0x1c4a <display_make_display_line_error+0x8e>
    1bca:	65 30       	cpi	r22, 0x05	; 5
    1bcc:	50 f4       	brcc	.+20     	; 0x1be2 <display_make_display_line_error+0x26>
    1bce:	61 30       	cpi	r22, 0x01	; 1
    1bd0:	09 f1       	breq	.+66     	; 0x1c14 <display_make_display_line_error+0x58>
    1bd2:	61 30       	cpi	r22, 0x01	; 1
    1bd4:	b0 f0       	brcs	.+44     	; 0x1c02 <display_make_display_line_error+0x46>
    1bd6:	62 30       	cpi	r22, 0x02	; 2
    1bd8:	31 f1       	breq	.+76     	; 0x1c26 <display_make_display_line_error+0x6a>
    1bda:	63 30       	cpi	r22, 0x03	; 3
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <display_make_display_line_error+0x24>
    1bde:	61 c0       	rjmp	.+194    	; 0x1ca2 <display_make_display_line_error+0xe6>
    1be0:	2b c0       	rjmp	.+86     	; 0x1c38 <display_make_display_line_error+0x7c>
    1be2:	67 30       	cpi	r22, 0x07	; 7
    1be4:	09 f4       	brne	.+2      	; 0x1be8 <display_make_display_line_error+0x2c>
    1be6:	43 c0       	rjmp	.+134    	; 0x1c6e <display_make_display_line_error+0xb2>
    1be8:	68 30       	cpi	r22, 0x08	; 8
    1bea:	20 f4       	brcc	.+8      	; 0x1bf4 <display_make_display_line_error+0x38>
    1bec:	65 30       	cpi	r22, 0x05	; 5
    1bee:	09 f0       	breq	.+2      	; 0x1bf2 <display_make_display_line_error+0x36>
    1bf0:	58 c0       	rjmp	.+176    	; 0x1ca2 <display_make_display_line_error+0xe6>
    1bf2:	34 c0       	rjmp	.+104    	; 0x1c5c <display_make_display_line_error+0xa0>
    1bf4:	6b 30       	cpi	r22, 0x0B	; 11
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <display_make_display_line_error+0x3e>
    1bf8:	43 c0       	rjmp	.+134    	; 0x1c80 <display_make_display_line_error+0xc4>
    1bfa:	6c 30       	cpi	r22, 0x0C	; 12
    1bfc:	09 f0       	breq	.+2      	; 0x1c00 <display_make_display_line_error+0x44>
    1bfe:	51 c0       	rjmp	.+162    	; 0x1ca2 <display_make_display_line_error+0xe6>
    1c00:	48 c0       	rjmp	.+144    	; 0x1c92 <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1c02:	dc 01       	movw	r26, r24
    1c04:	cc e1       	ldi	r28, 0x1C	; 28
    1c06:	d3 e0       	ldi	r29, 0x03	; 3
    1c08:	84 e1       	ldi	r24, 0x14	; 20
    1c0a:	09 90       	ld	r0, Y+
    1c0c:	0d 92       	st	X+, r0
    1c0e:	81 50       	subi	r24, 0x01	; 1
    1c10:	e1 f7       	brne	.-8      	; 0x1c0a <display_make_display_line_error+0x4e>
    1c12:	4f c0       	rjmp	.+158    	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1c14:	dc 01       	movw	r26, r24
    1c16:	c8 e0       	ldi	r28, 0x08	; 8
    1c18:	d3 e0       	ldi	r29, 0x03	; 3
    1c1a:	84 e1       	ldi	r24, 0x14	; 20
    1c1c:	09 90       	ld	r0, Y+
    1c1e:	0d 92       	st	X+, r0
    1c20:	81 50       	subi	r24, 0x01	; 1
    1c22:	e1 f7       	brne	.-8      	; 0x1c1c <display_make_display_line_error+0x60>
    1c24:	46 c0       	rjmp	.+140    	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1c26:	dc 01       	movw	r26, r24
    1c28:	c0 ee       	ldi	r28, 0xE0	; 224
    1c2a:	d2 e0       	ldi	r29, 0x02	; 2
    1c2c:	84 e1       	ldi	r24, 0x14	; 20
    1c2e:	09 90       	ld	r0, Y+
    1c30:	0d 92       	st	X+, r0
    1c32:	81 50       	subi	r24, 0x01	; 1
    1c34:	e1 f7       	brne	.-8      	; 0x1c2e <display_make_display_line_error+0x72>
    1c36:	3d c0       	rjmp	.+122    	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1c38:	dc 01       	movw	r26, r24
    1c3a:	c4 ef       	ldi	r28, 0xF4	; 244
    1c3c:	d2 e0       	ldi	r29, 0x02	; 2
    1c3e:	84 e1       	ldi	r24, 0x14	; 20
    1c40:	09 90       	ld	r0, Y+
    1c42:	0d 92       	st	X+, r0
    1c44:	81 50       	subi	r24, 0x01	; 1
    1c46:	e1 f7       	brne	.-8      	; 0x1c40 <display_make_display_line_error+0x84>
    1c48:	34 c0       	rjmp	.+104    	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1c4a:	dc 01       	movw	r26, r24
    1c4c:	c8 eb       	ldi	r28, 0xB8	; 184
    1c4e:	d2 e0       	ldi	r29, 0x02	; 2
    1c50:	84 e1       	ldi	r24, 0x14	; 20
    1c52:	09 90       	ld	r0, Y+
    1c54:	0d 92       	st	X+, r0
    1c56:	81 50       	subi	r24, 0x01	; 1
    1c58:	e1 f7       	brne	.-8      	; 0x1c52 <display_make_display_line_error+0x96>
    1c5a:	2b c0       	rjmp	.+86     	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1c5c:	dc 01       	movw	r26, r24
    1c5e:	c4 ea       	ldi	r28, 0xA4	; 164
    1c60:	d2 e0       	ldi	r29, 0x02	; 2
    1c62:	84 e1       	ldi	r24, 0x14	; 20
    1c64:	09 90       	ld	r0, Y+
    1c66:	0d 92       	st	X+, r0
    1c68:	81 50       	subi	r24, 0x01	; 1
    1c6a:	e1 f7       	brne	.-8      	; 0x1c64 <display_make_display_line_error+0xa8>
    1c6c:	22 c0       	rjmp	.+68     	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1c6e:	dc 01       	movw	r26, r24
    1c70:	c0 e9       	ldi	r28, 0x90	; 144
    1c72:	d2 e0       	ldi	r29, 0x02	; 2
    1c74:	84 e1       	ldi	r24, 0x14	; 20
    1c76:	09 90       	ld	r0, Y+
    1c78:	0d 92       	st	X+, r0
    1c7a:	81 50       	subi	r24, 0x01	; 1
    1c7c:	e1 f7       	brne	.-8      	; 0x1c76 <display_make_display_line_error+0xba>
    1c7e:	19 c0       	rjmp	.+50     	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1c80:	dc 01       	movw	r26, r24
    1c82:	cc e7       	ldi	r28, 0x7C	; 124
    1c84:	d2 e0       	ldi	r29, 0x02	; 2
    1c86:	84 e1       	ldi	r24, 0x14	; 20
    1c88:	09 90       	ld	r0, Y+
    1c8a:	0d 92       	st	X+, r0
    1c8c:	81 50       	subi	r24, 0x01	; 1
    1c8e:	e1 f7       	brne	.-8      	; 0x1c88 <display_make_display_line_error+0xcc>
    1c90:	10 c0       	rjmp	.+32     	; 0x1cb2 <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1c92:	dc 01       	movw	r26, r24
    1c94:	c8 e6       	ldi	r28, 0x68	; 104
    1c96:	d2 e0       	ldi	r29, 0x02	; 2
    1c98:	84 e1       	ldi	r24, 0x14	; 20
    1c9a:	09 90       	ld	r0, Y+
    1c9c:	0d 92       	st	X+, r0
    1c9e:	81 50       	subi	r24, 0x01	; 1
    1ca0:	e1 f7       	brne	.-8      	; 0x1c9a <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1ca2:	df 01       	movw	r26, r30
    1ca4:	c4 ef       	ldi	r28, 0xF4	; 244
    1ca6:	d2 e0       	ldi	r29, 0x02	; 2
    1ca8:	84 e1       	ldi	r24, 0x14	; 20
    1caa:	09 90       	ld	r0, Y+
    1cac:	0d 92       	st	X+, r0
    1cae:	81 50       	subi	r24, 0x01	; 1
    1cb0:	e1 f7       	brne	.-8      	; 0x1caa <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1cb2:	82 2f       	mov	r24, r18
    1cb4:	64 e6       	ldi	r22, 0x64	; 100
    1cb6:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1cba:	80 5d       	subi	r24, 0xD0	; 208
    1cbc:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1cbe:	3a e0       	ldi	r19, 0x0A	; 10
    1cc0:	82 2f       	mov	r24, r18
    1cc2:	63 2f       	mov	r22, r19
    1cc4:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1cc8:	29 2f       	mov	r18, r25
    1cca:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    1cce:	90 5d       	subi	r25, 0xD0	; 208
    1cd0:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1cd2:	20 5d       	subi	r18, 0xD0	; 208
    1cd4:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1cd6:	df 91       	pop	r29
    1cd8:	cf 91       	pop	r28
    1cda:	08 95       	ret

00001cdc <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    1cdc:	fc 01       	movw	r30, r24
    1cde:	e6 0f       	add	r30, r22
    1ce0:	f1 1d       	adc	r31, r1
    1ce2:	40 5d       	subi	r20, 0xD0	; 208
    1ce4:	40 83       	st	Z, r20

	
}	
    1ce6:	08 95       	ret

00001ce8 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1ce8:	cf 92       	push	r12
    1cea:	df 92       	push	r13
    1cec:	ef 92       	push	r14
    1cee:	ff 92       	push	r15
    1cf0:	0f 93       	push	r16
    1cf2:	1f 93       	push	r17
    1cf4:	cf 93       	push	r28
    1cf6:	df 93       	push	r29
    1cf8:	cd b7       	in	r28, 0x3d	; 61
    1cfa:	de b7       	in	r29, 0x3e	; 62
    1cfc:	64 97       	sbiw	r28, 0x14	; 20
    1cfe:	0f b6       	in	r0, 0x3f	; 63
    1d00:	f8 94       	cli
    1d02:	de bf       	out	0x3e, r29	; 62
    1d04:	0f be       	out	0x3f, r0	; 63
    1d06:	cd bf       	out	0x3d, r28	; 61
    1d08:	f8 2e       	mov	r15, r24
    1d0a:	e9 2e       	mov	r14, r25
    1d0c:	9b 01       	movw	r18, r22
    1d0e:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1d10:	04 e6       	ldi	r16, 0x64	; 100
    1d12:	10 e0       	ldi	r17, 0x00	; 0
    1d14:	cb 01       	movw	r24, r22
    1d16:	b8 01       	movw	r22, r16
    1d18:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    1d1c:	46 2f       	mov	r20, r22
    1d1e:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1d20:	ea e0       	ldi	r30, 0x0A	; 10
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	c9 01       	movw	r24, r18
    1d26:	bf 01       	movw	r22, r30
    1d28:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    1d2c:	cb 01       	movw	r24, r22
    1d2e:	bf 01       	movw	r22, r30
    1d30:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    1d34:	38 2f       	mov	r19, r24
    1d36:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1d38:	c6 01       	movw	r24, r12
    1d3a:	b8 01       	movw	r22, r16
    1d3c:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    1d40:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1d42:	40 33       	cpi	r20, 0x30	; 48
    1d44:	21 f4       	brne	.+8      	; 0x1d4e <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1d46:	30 33       	cpi	r19, 0x30	; 48
    1d48:	21 f0       	breq	.+8      	; 0x1d52 <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1d4a:	80 e2       	ldi	r24, 0x20	; 32
    1d4c:	04 c0       	rjmp	.+8      	; 0x1d56 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1d4e:	84 2f       	mov	r24, r20
    1d50:	02 c0       	rjmp	.+4      	; 0x1d56 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1d52:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1d54:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1d56:	60 33       	cpi	r22, 0x30	; 48
    1d58:	09 f4       	brne	.+2      	; 0x1d5c <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1d5a:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1d5c:	20 e2       	ldi	r18, 0x20	; 32
    1d5e:	29 83       	std	Y+1, r18	; 0x01
    1d60:	8a 83       	std	Y+2, r24	; 0x02
    1d62:	3b 83       	std	Y+3, r19	; 0x03
    1d64:	4c 83       	std	Y+4, r20	; 0x04
    1d66:	40 eb       	ldi	r20, 0xB0	; 176
    1d68:	4d 83       	std	Y+5, r20	; 0x05
    1d6a:	33 e4       	ldi	r19, 0x43	; 67
    1d6c:	3e 83       	std	Y+6, r19	; 0x06
    1d6e:	2f 83       	std	Y+7, r18	; 0x07
    1d70:	28 87       	std	Y+8, r18	; 0x08
    1d72:	29 87       	std	Y+9, r18	; 0x09
    1d74:	2a 87       	std	Y+10, r18	; 0x0a
    1d76:	2b 87       	std	Y+11, r18	; 0x0b
    1d78:	2c 87       	std	Y+12, r18	; 0x0c
    1d7a:	2d 87       	std	Y+13, r18	; 0x0d
    1d7c:	2e 87       	std	Y+14, r18	; 0x0e
    1d7e:	6f 87       	std	Y+15, r22	; 0x0f
    1d80:	68 8b       	std	Y+16, r22	; 0x10
    1d82:	c6 01       	movw	r24, r12
    1d84:	6a e0       	ldi	r22, 0x0A	; 10
    1d86:	70 e0       	ldi	r23, 0x00	; 0
    1d88:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    1d8c:	80 5d       	subi	r24, 0xD0	; 208
    1d8e:	89 8b       	std	Y+17, r24	; 0x11
    1d90:	4a 8b       	std	Y+18, r20	; 0x12
    1d92:	3b 8b       	std	Y+19, r19	; 0x13
    1d94:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1d96:	ef 2d       	mov	r30, r15
    1d98:	fe 2d       	mov	r31, r14
    1d9a:	de 01       	movw	r26, r28
    1d9c:	11 96       	adiw	r26, 0x01	; 1
    1d9e:	84 e1       	ldi	r24, 0x14	; 20
    1da0:	0d 90       	ld	r0, X+
    1da2:	01 92       	st	Z+, r0
    1da4:	81 50       	subi	r24, 0x01	; 1
    1da6:	e1 f7       	brne	.-8      	; 0x1da0 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1da8:	64 96       	adiw	r28, 0x14	; 20
    1daa:	0f b6       	in	r0, 0x3f	; 63
    1dac:	f8 94       	cli
    1dae:	de bf       	out	0x3e, r29	; 62
    1db0:	0f be       	out	0x3f, r0	; 63
    1db2:	cd bf       	out	0x3d, r28	; 61
    1db4:	df 91       	pop	r29
    1db6:	cf 91       	pop	r28
    1db8:	1f 91       	pop	r17
    1dba:	0f 91       	pop	r16
    1dbc:	ff 90       	pop	r15
    1dbe:	ef 90       	pop	r14
    1dc0:	df 90       	pop	r13
    1dc2:	cf 90       	pop	r12
    1dc4:	08 95       	ret

00001dc6 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1dc6:	cf 93       	push	r28
    1dc8:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1dca:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1dcc:	8a ef       	ldi	r24, 0xFA	; 250
    1dce:	0e 94 b5 12 	call	0x256a	; 0x256a <spi_putchar>
	spi_putchar(data);
    1dd2:	8c 2f       	mov	r24, r28
    1dd4:	0e 94 b5 12 	call	0x256a	; 0x256a <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1dd8:	28 9a       	sbi	0x05, 0	; 5
}
    1dda:	cf 91       	pop	r28
    1ddc:	08 95       	ret

00001dde <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1dde:	cf 93       	push	r28
    1de0:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1de2:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1de4:	88 ef       	ldi	r24, 0xF8	; 248
    1de6:	0e 94 b5 12 	call	0x256a	; 0x256a <spi_putchar>
	spi_putchar(inst);
    1dea:	8c 2f       	mov	r24, r28
    1dec:	0e 94 b5 12 	call	0x256a	; 0x256a <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1df0:	28 9a       	sbi	0x05, 0	; 5
}
    1df2:	cf 91       	pop	r28
    1df4:	08 95       	ret

00001df6 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1df6:	ef 92       	push	r14
    1df8:	ff 92       	push	r15
    1dfa:	0f 93       	push	r16
    1dfc:	1f 93       	push	r17
    1dfe:	cf 93       	push	r28
    1e00:	df 93       	push	r29
    1e02:	d8 2f       	mov	r29, r24
    1e04:	c9 2f       	mov	r28, r25
    1e06:	f6 2e       	mov	r15, r22
    1e08:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1e0a:	82 e0       	ldi	r24, 0x02	; 2
    1e0c:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <display_write_instruction>
    1e10:	0d 2f       	mov	r16, r29
    1e12:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1e14:	c0 e0       	ldi	r28, 0x00	; 0
    1e16:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1e18:	f8 01       	movw	r30, r16
    1e1a:	81 91       	ld	r24, Z+
    1e1c:	8f 01       	movw	r16, r30
    1e1e:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1e22:	21 96       	adiw	r28, 0x01	; 1
    1e24:	c4 31       	cpi	r28, 0x14	; 20
    1e26:	d1 05       	cpc	r29, r1
    1e28:	b9 f7       	brne	.-18     	; 0x1e18 <display_write_display_lines+0x22>
    1e2a:	c4 e1       	ldi	r28, 0x14	; 20
    1e2c:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1e2e:	84 e1       	ldi	r24, 0x14	; 20
    1e30:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <display_write_instruction>
    1e34:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1e36:	d9 f7       	brne	.-10     	; 0x1e2e <display_write_display_lines+0x38>
    1e38:	0f 2d       	mov	r16, r15
    1e3a:	1e 2d       	mov	r17, r14
    1e3c:	c0 e0       	ldi	r28, 0x00	; 0
    1e3e:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1e40:	f8 01       	movw	r30, r16
    1e42:	81 91       	ld	r24, Z+
    1e44:	8f 01       	movw	r16, r30
    1e46:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1e4a:	21 96       	adiw	r28, 0x01	; 1
    1e4c:	c4 31       	cpi	r28, 0x14	; 20
    1e4e:	d1 05       	cpc	r29, r1
    1e50:	b9 f7       	brne	.-18     	; 0x1e40 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1e52:	df 91       	pop	r29
    1e54:	cf 91       	pop	r28
    1e56:	1f 91       	pop	r17
    1e58:	0f 91       	pop	r16
    1e5a:	ff 90       	pop	r15
    1e5c:	ef 90       	pop	r14
    1e5e:	08 95       	ret

00001e60 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1e60:	cf 93       	push	r28
    1e62:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1e64:	86 30       	cpi	r24, 0x06	; 6
    1e66:	09 f4       	brne	.+2      	; 0x1e6a <display_update+0xa>
    1e68:	70 c0       	rjmp	.+224    	; 0x1f4a <display_update+0xea>
    1e6a:	87 30       	cpi	r24, 0x07	; 7
    1e6c:	90 f4       	brcc	.+36     	; 0x1e92 <display_update+0x32>
    1e6e:	82 30       	cpi	r24, 0x02	; 2
    1e70:	09 f4       	brne	.+2      	; 0x1e74 <display_update+0x14>
    1e72:	43 c0       	rjmp	.+134    	; 0x1efa <display_update+0x9a>
    1e74:	83 30       	cpi	r24, 0x03	; 3
    1e76:	30 f4       	brcc	.+12     	; 0x1e84 <display_update+0x24>
    1e78:	88 23       	and	r24, r24
    1e7a:	01 f1       	breq	.+64     	; 0x1ebc <display_update+0x5c>
    1e7c:	81 30       	cpi	r24, 0x01	; 1
    1e7e:	09 f0       	breq	.+2      	; 0x1e82 <display_update+0x22>
    1e80:	b8 c0       	rjmp	.+368    	; 0x1ff2 <display_update+0x192>
    1e82:	2f c0       	rjmp	.+94     	; 0x1ee2 <display_update+0x82>
    1e84:	84 30       	cpi	r24, 0x04	; 4
    1e86:	09 f4       	brne	.+2      	; 0x1e8a <display_update+0x2a>
    1e88:	54 c0       	rjmp	.+168    	; 0x1f32 <display_update+0xd2>
    1e8a:	85 30       	cpi	r24, 0x05	; 5
    1e8c:	08 f0       	brcs	.+2      	; 0x1e90 <display_update+0x30>
    1e8e:	69 c0       	rjmp	.+210    	; 0x1f62 <display_update+0x102>
    1e90:	42 c0       	rjmp	.+132    	; 0x1f16 <display_update+0xb6>
    1e92:	89 30       	cpi	r24, 0x09	; 9
    1e94:	09 f4       	brne	.+2      	; 0x1e98 <display_update+0x38>
    1e96:	8a c0       	rjmp	.+276    	; 0x1fac <display_update+0x14c>
    1e98:	8a 30       	cpi	r24, 0x0A	; 10
    1e9a:	38 f4       	brcc	.+14     	; 0x1eaa <display_update+0x4a>
    1e9c:	87 30       	cpi	r24, 0x07	; 7
    1e9e:	09 f4       	brne	.+2      	; 0x1ea2 <display_update+0x42>
    1ea0:	79 c0       	rjmp	.+242    	; 0x1f94 <display_update+0x134>
    1ea2:	88 30       	cpi	r24, 0x08	; 8
    1ea4:	09 f0       	breq	.+2      	; 0x1ea8 <display_update+0x48>
    1ea6:	a5 c0       	rjmp	.+330    	; 0x1ff2 <display_update+0x192>
    1ea8:	69 c0       	rjmp	.+210    	; 0x1f7c <display_update+0x11c>
    1eaa:	8c 30       	cpi	r24, 0x0C	; 12
    1eac:	71 f0       	breq	.+28     	; 0x1eca <display_update+0x6a>
    1eae:	8d 30       	cpi	r24, 0x0D	; 13
    1eb0:	09 f4       	brne	.+2      	; 0x1eb4 <display_update+0x54>
    1eb2:	94 c0       	rjmp	.+296    	; 0x1fdc <display_update+0x17c>
    1eb4:	8a 30       	cpi	r24, 0x0A	; 10
    1eb6:	09 f0       	breq	.+2      	; 0x1eba <display_update+0x5a>
    1eb8:	9c c0       	rjmp	.+312    	; 0x1ff2 <display_update+0x192>
    1eba:	84 c0       	rjmp	.+264    	; 0x1fc4 <display_update+0x164>
		case DISPLAY_MENU_HOME:
				display_write_display_lines(display_line_home,display_line_blank);
    1ebc:	84 e5       	ldi	r24, 0x54	; 84
    1ebe:	92 e0       	ldi	r25, 0x02	; 2
    1ec0:	6c e3       	ldi	r22, 0x3C	; 60
    1ec2:	71 e0       	ldi	r23, 0x01	; 1
    1ec4:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1ec8:	94 c0       	rjmp	.+296    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1eca:	cc e3       	ldi	r28, 0x3C	; 60
    1ecc:	d1 e0       	ldi	r29, 0x01	; 1
    1ece:	ce 01       	movw	r24, r28
    1ed0:	70 e0       	ldi	r23, 0x00	; 0
    1ed2:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1ed6:	80 e4       	ldi	r24, 0x40	; 64
    1ed8:	92 e0       	ldi	r25, 0x02	; 2
    1eda:	be 01       	movw	r22, r28
    1edc:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1ee0:	88 c0       	rjmp	.+272    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1ee2:	cc e3       	ldi	r28, 0x3C	; 60
    1ee4:	d1 e0       	ldi	r29, 0x01	; 1
    1ee6:	ce 01       	movw	r24, r28
    1ee8:	70 e0       	ldi	r23, 0x00	; 0
    1eea:	0e 94 7d 0c 	call	0x18fa	; 0x18fa <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1eee:	8c e2       	ldi	r24, 0x2C	; 44
    1ef0:	92 e0       	ldi	r25, 0x02	; 2
    1ef2:	be 01       	movw	r22, r28
    1ef4:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1ef8:	7c c0       	rjmp	.+248    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1efa:	cc e3       	ldi	r28, 0x3C	; 60
    1efc:	d1 e0       	ldi	r29, 0x01	; 1
    1efe:	ce 01       	movw	r24, r28
    1f00:	70 e0       	ldi	r23, 0x00	; 0
    1f02:	50 e0       	ldi	r21, 0x00	; 0
    1f04:	30 e0       	ldi	r19, 0x00	; 0
    1f06:	0e 94 b1 0c 	call	0x1962	; 0x1962 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1f0a:	88 e1       	ldi	r24, 0x18	; 24
    1f0c:	92 e0       	ldi	r25, 0x02	; 2
    1f0e:	be 01       	movw	r22, r28
    1f10:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1f14:	6e c0       	rjmp	.+220    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1f16:	cc e3       	ldi	r28, 0x3C	; 60
    1f18:	d1 e0       	ldi	r29, 0x01	; 1
    1f1a:	ce 01       	movw	r24, r28
    1f1c:	70 e0       	ldi	r23, 0x00	; 0
    1f1e:	50 e0       	ldi	r21, 0x00	; 0
    1f20:	30 e0       	ldi	r19, 0x00	; 0
    1f22:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1f26:	84 e0       	ldi	r24, 0x04	; 4
    1f28:	92 e0       	ldi	r25, 0x02	; 2
    1f2a:	be 01       	movw	r22, r28
    1f2c:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1f30:	60 c0       	rjmp	.+192    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    1f32:	cc e3       	ldi	r28, 0x3C	; 60
    1f34:	d1 e0       	ldi	r29, 0x01	; 1
    1f36:	ce 01       	movw	r24, r28
    1f38:	70 e0       	ldi	r23, 0x00	; 0
    1f3a:	0e 94 b5 0d 	call	0x1b6a	; 0x1b6a <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    1f3e:	80 ef       	ldi	r24, 0xF0	; 240
    1f40:	91 e0       	ldi	r25, 0x01	; 1
    1f42:	be 01       	movw	r22, r28
    1f44:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1f48:	54 c0       	rjmp	.+168    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1f4a:	cc e3       	ldi	r28, 0x3C	; 60
    1f4c:	d1 e0       	ldi	r29, 0x01	; 1
    1f4e:	ce 01       	movw	r24, r28
    1f50:	70 e0       	ldi	r23, 0x00	; 0
    1f52:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    1f56:	80 ea       	ldi	r24, 0xA0	; 160
    1f58:	91 e0       	ldi	r25, 0x01	; 1
    1f5a:	be 01       	movw	r22, r28
    1f5c:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1f60:	48 c0       	rjmp	.+144    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1f62:	cc e3       	ldi	r28, 0x3C	; 60
    1f64:	d1 e0       	ldi	r29, 0x01	; 1
    1f66:	ce 01       	movw	r24, r28
    1f68:	70 e0       	ldi	r23, 0x00	; 0
    1f6a:	50 e0       	ldi	r21, 0x00	; 0
    1f6c:	0e 94 74 0e 	call	0x1ce8	; 0x1ce8 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    1f70:	84 eb       	ldi	r24, 0xB4	; 180
    1f72:	91 e0       	ldi	r25, 0x01	; 1
    1f74:	be 01       	movw	r22, r28
    1f76:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1f7a:	3b c0       	rjmp	.+118    	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1f7c:	cc e3       	ldi	r28, 0x3C	; 60
    1f7e:	d1 e0       	ldi	r29, 0x01	; 1
    1f80:	ce 01       	movw	r24, r28
    1f82:	70 e0       	ldi	r23, 0x00	; 0
    1f84:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    1f88:	88 ec       	ldi	r24, 0xC8	; 200
    1f8a:	91 e0       	ldi	r25, 0x01	; 1
    1f8c:	be 01       	movw	r22, r28
    1f8e:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;	
    1f92:	2f c0       	rjmp	.+94     	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    1f94:	cc e3       	ldi	r28, 0x3C	; 60
    1f96:	d1 e0       	ldi	r29, 0x01	; 1
    1f98:	ce 01       	movw	r24, r28
    1f9a:	70 e0       	ldi	r23, 0x00	; 0
    1f9c:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    1fa0:	8c ed       	ldi	r24, 0xDC	; 220
    1fa2:	91 e0       	ldi	r25, 0x01	; 1
    1fa4:	be 01       	movw	r22, r28
    1fa6:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
    1faa:	23 c0       	rjmp	.+70     	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    1fac:	cc e3       	ldi	r28, 0x3C	; 60
    1fae:	d1 e0       	ldi	r29, 0x01	; 1
    1fb0:	ce 01       	movw	r24, r28
    1fb2:	70 e0       	ldi	r23, 0x00	; 0
    1fb4:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    1fb8:	8c e8       	ldi	r24, 0x8C	; 140
    1fba:	91 e0       	ldi	r25, 0x01	; 1
    1fbc:	be 01       	movw	r22, r28
    1fbe:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;				
    1fc2:	17 c0       	rjmp	.+46     	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    1fc4:	cc e3       	ldi	r28, 0x3C	; 60
    1fc6:	d1 e0       	ldi	r29, 0x01	; 1
    1fc8:	ce 01       	movw	r24, r28
    1fca:	70 e0       	ldi	r23, 0x00	; 0
    1fcc:	0e 94 f9 0c 	call	0x19f2	; 0x19f2 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    1fd0:	88 e7       	ldi	r24, 0x78	; 120
    1fd2:	91 e0       	ldi	r25, 0x01	; 1
    1fd4:	be 01       	movw	r22, r28
    1fd6:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
				break;
    1fda:	0b c0       	rjmp	.+22     	; 0x1ff2 <display_update+0x192>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    1fdc:	cc e3       	ldi	r28, 0x3C	; 60
    1fde:	d1 e0       	ldi	r29, 0x01	; 1
    1fe0:	ce 01       	movw	r24, r28
    1fe2:	70 e0       	ldi	r23, 0x00	; 0
    1fe4:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    1fe8:	80 e5       	ldi	r24, 0x50	; 80
    1fea:	91 e0       	ldi	r25, 0x01	; 1
    1fec:	be 01       	movw	r22, r28
    1fee:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    1ff2:	df 91       	pop	r29
    1ff4:	cf 91       	pop	r28
    1ff6:	08 95       	ret

00001ff8 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    1ff8:	ef 92       	push	r14
    1ffa:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    1ffc:	8e e1       	ldi	r24, 0x1E	; 30
    1ffe:	0e 94 9f 12 	call	0x253e	; 0x253e <spi_init>
	Spi_disable_it();	
    2002:	8c b5       	in	r24, 0x2c	; 44
    2004:	8f 77       	andi	r24, 0x7F	; 127
    2006:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    2008:	8c b5       	in	r24, 0x2c	; 44
    200a:	80 61       	ori	r24, 0x10	; 16
    200c:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    200e:	10 92 c7 03 	sts	0x03C7, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2012:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2014:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    2016:	8c e0       	ldi	r24, 0x0C	; 12
    2018:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    201c:	88 e3       	ldi	r24, 0x38	; 56
    201e:	0e 94 ef 0e 	call	0x1dde	; 0x1dde <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    2022:	80 e0       	ldi	r24, 0x00	; 0
    2024:	60 e0       	ldi	r22, 0x00	; 0
    2026:	40 e0       	ldi	r20, 0x00	; 0
    2028:	20 e0       	ldi	r18, 0x00	; 0
    202a:	00 e0       	ldi	r16, 0x00	; 0
    202c:	ee 24       	eor	r14, r14
    202e:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <display_update>
	
	
}
    2032:	0f 91       	pop	r16
    2034:	ef 90       	pop	r14
    2036:	08 95       	ret

00002038 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2038:	e8 2f       	mov	r30, r24
    203a:	f9 2f       	mov	r31, r25
    203c:	a5 e8       	ldi	r26, 0x85	; 133
    203e:	b3 e0       	ldi	r27, 0x03	; 3
    2040:	84 e1       	ldi	r24, 0x14	; 20
    2042:	0d 90       	ld	r0, X+
    2044:	01 92       	st	Z+, r0
    2046:	81 50       	subi	r24, 0x01	; 1
    2048:	e1 f7       	brne	.-8      	; 0x2042 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    204a:	08 95       	ret

0000204c <display_up>:

	
}	

void display_up( void )
{
    204c:	ef 92       	push	r14
    204e:	0f 93       	push	r16
	selected_menu++;
    2050:	80 91 c7 03 	lds	r24, 0x03C7
    2054:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER+1);
    2056:	6c e0       	ldi	r22, 0x0C	; 12
    2058:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    205c:	89 2f       	mov	r24, r25
    205e:	90 93 c7 03 	sts	0x03C7, r25
	display_update(selected_menu,0,0,0,0,0);
    2062:	60 e0       	ldi	r22, 0x00	; 0
    2064:	40 e0       	ldi	r20, 0x00	; 0
    2066:	20 e0       	ldi	r18, 0x00	; 0
    2068:	00 e0       	ldi	r16, 0x00	; 0
    206a:	ee 24       	eor	r14, r14
    206c:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <display_update>
}
    2070:	0f 91       	pop	r16
    2072:	ef 90       	pop	r14
    2074:	08 95       	ret

00002076 <display_down>:

void display_down( void )
{
    2076:	ef 92       	push	r14
    2078:	0f 93       	push	r16
	selected_menu--;
    207a:	80 91 c7 03 	lds	r24, 0x03C7
    207e:	81 50       	subi	r24, 0x01	; 1
	selected_menu%=(DISPLAY_MENU_NUMBER+1);
    2080:	6c e0       	ldi	r22, 0x0C	; 12
    2082:	0e 94 84 14 	call	0x2908	; 0x2908 <__udivmodqi4>
    2086:	89 2f       	mov	r24, r25
    2088:	90 93 c7 03 	sts	0x03C7, r25
	display_update(selected_menu,0,0,0,0,0);
    208c:	60 e0       	ldi	r22, 0x00	; 0
    208e:	40 e0       	ldi	r20, 0x00	; 0
    2090:	20 e0       	ldi	r18, 0x00	; 0
    2092:	00 e0       	ldi	r16, 0x00	; 0
    2094:	ee 24       	eor	r14, r14
    2096:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <display_update>
}
    209a:	0f 91       	pop	r16
    209c:	ef 90       	pop	r14
    209e:	08 95       	ret

000020a0 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    20a0:	90 93 31 03 	sts	0x0331, r25
    20a4:	80 93 30 03 	sts	0x0330, r24
	CheckWDT();
    20a8:	0e 94 7a 14 	call	0x28f4	; 0x28f4 <CheckWDT>
}
    20ac:	08 95       	ret

000020ae <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    20ae:	e0 91 30 03 	lds	r30, 0x0330
    20b2:	f0 91 31 03 	lds	r31, 0x0331
    20b6:	90 81       	ld	r25, Z
    20b8:	89 2b       	or	r24, r25
    20ba:	80 83       	st	Z, r24
}
    20bc:	08 95       	ret

000020be <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    20be:	e0 91 30 03 	lds	r30, 0x0330
    20c2:	f0 91 31 03 	lds	r31, 0x0331
    20c6:	10 82       	st	Z, r1
    20c8:	08 95       	ret

000020ca <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    20ca:	10 92 46 04 	sts	0x0446, r1
	event_queue_tail=0;
    20ce:	10 92 47 04 	sts	0x0447, r1
}
    20d2:	08 95       	ret

000020d4 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    20d4:	cf 93       	push	r28
    20d6:	df 93       	push	r29
    20d8:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    20da:	c0 91 46 04 	lds	r28, 0x0446
    20de:	d0 e0       	ldi	r29, 0x00	; 0
    20e0:	ce 01       	movw	r24, r28
    20e2:	01 96       	adiw	r24, 0x01	; 1
    20e4:	60 e1       	ldi	r22, 0x10	; 16
    20e6:	70 e0       	ldi	r23, 0x00	; 0
    20e8:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    20ec:	40 91 47 04 	lds	r20, 0x0447
    20f0:	50 e0       	ldi	r21, 0x00	; 0
    20f2:	84 17       	cp	r24, r20
    20f4:	95 07       	cpc	r25, r21
    20f6:	31 f0       	breq	.+12     	; 0x2104 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    20f8:	ca 5c       	subi	r28, 0xCA	; 202
    20fa:	db 4f       	sbci	r29, 0xFB	; 251
    20fc:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    20fe:	80 93 46 04 	sts	0x0446, r24
    2102:	03 c0       	rjmp	.+6      	; 0x210a <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2104:	88 e0       	ldi	r24, 0x08	; 8
    2106:	0e 94 57 10 	call	0x20ae	; 0x20ae <AddError>
	}
}
    210a:	df 91       	pop	r29
    210c:	cf 91       	pop	r28
    210e:	08 95       	ret

00002110 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2110:	80 91 47 04 	lds	r24, 0x0447
    2114:	90 91 46 04 	lds	r25, 0x0446
    2118:	98 17       	cp	r25, r24
    211a:	31 f0       	breq	.+12     	; 0x2128 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    211c:	e6 e3       	ldi	r30, 0x36	; 54
    211e:	f4 e0       	ldi	r31, 0x04	; 4
    2120:	e8 0f       	add	r30, r24
    2122:	f1 1d       	adc	r31, r1
    2124:	80 81       	ld	r24, Z
    2126:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2128:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    212a:	08 95       	ret

0000212c <Dashboard>:


void Dashboard(void){
    212c:	ef 92       	push	r14
    212e:	0f 93       	push	r16
    2130:	cf 93       	push	r28
    2132:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2134:	80 91 47 04 	lds	r24, 0x0447
    2138:	e6 e3       	ldi	r30, 0x36	; 54
    213a:	f4 e0       	ldi	r31, 0x04	; 4
    213c:	e8 0f       	add	r30, r24
    213e:	f1 1d       	adc	r31, r1
    2140:	80 81       	ld	r24, Z
    2142:	84 30       	cpi	r24, 0x04	; 4
    2144:	51 f1       	breq	.+84     	; 0x219a <Dashboard+0x6e>
    2146:	85 30       	cpi	r24, 0x05	; 5
    2148:	30 f4       	brcc	.+12     	; 0x2156 <Dashboard+0x2a>
    214a:	88 23       	and	r24, r24
    214c:	71 f0       	breq	.+28     	; 0x216a <Dashboard+0x3e>
    214e:	81 30       	cpi	r24, 0x01	; 1
    2150:	09 f0       	breq	.+2      	; 0x2154 <Dashboard+0x28>
    2152:	5d c0       	rjmp	.+186    	; 0x220e <Dashboard+0xe2>
    2154:	41 c0       	rjmp	.+130    	; 0x21d8 <Dashboard+0xac>
    2156:	88 30       	cpi	r24, 0x08	; 8
    2158:	09 f4       	brne	.+2      	; 0x215c <Dashboard+0x30>
    215a:	44 c0       	rjmp	.+136    	; 0x21e4 <Dashboard+0xb8>
    215c:	89 30       	cpi	r24, 0x09	; 9
    215e:	09 f4       	brne	.+2      	; 0x2162 <Dashboard+0x36>
    2160:	44 c0       	rjmp	.+136    	; 0x21ea <Dashboard+0xbe>
    2162:	87 30       	cpi	r24, 0x07	; 7
    2164:	09 f0       	breq	.+2      	; 0x2168 <Dashboard+0x3c>
    2166:	53 c0       	rjmp	.+166    	; 0x220e <Dashboard+0xe2>
    2168:	3a c0       	rjmp	.+116    	; 0x21de <Dashboard+0xb2>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    216a:	82 e3       	ldi	r24, 0x32	; 50
    216c:	93 e0       	ldi	r25, 0x03	; 3
    216e:	62 e4       	ldi	r22, 0x42	; 66
    2170:	73 e0       	ldi	r23, 0x03	; 3
    2172:	42 e0       	ldi	r20, 0x02	; 2
    2174:	55 e0       	ldi	r21, 0x05	; 5
    2176:	28 e0       	ldi	r18, 0x08	; 8
    2178:	0e 94 45 02 	call	0x48a	; 0x48a <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    217c:	ca e4       	ldi	r28, 0x4A	; 74
    217e:	d3 e0       	ldi	r29, 0x03	; 3
    2180:	ce 01       	movw	r24, r28
    2182:	6a e5       	ldi	r22, 0x5A	; 90
    2184:	73 e0       	ldi	r23, 0x03	; 3
    2186:	41 e0       	ldi	r20, 0x01	; 1
    2188:	55 e0       	ldi	r21, 0x05	; 5
    218a:	21 e0       	ldi	r18, 0x01	; 1
    218c:	0e 94 45 02 	call	0x48a	; 0x48a <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2190:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2192:	ce 01       	movw	r24, r28
    2194:	0e 94 56 02 	call	0x4ac	; 0x4ac <CANStartRx>
			
			
		return;
    2198:	3a c0       	rjmp	.+116    	; 0x220e <Dashboard+0xe2>
		break;
		case EVENT_10HZ:
			

			if(((PORTD>>3)&1)==1){
    219a:	8b b1       	in	r24, 0x0b	; 11
    219c:	86 95       	lsr	r24
    219e:	86 95       	lsr	r24
    21a0:	86 95       	lsr	r24
    21a2:	80 ff       	sbrs	r24, 0
    21a4:	02 c0       	rjmp	.+4      	; 0x21aa <Dashboard+0x7e>
					PORTD&=~(1<<3);
    21a6:	5b 98       	cbi	0x0b, 3	; 11
    21a8:	01 c0       	rjmp	.+2      	; 0x21ac <Dashboard+0x80>
			}else{
					PORTD|=(1<<3);
    21aa:	5b 9a       	sbi	0x0b, 3	; 11
			}
			
			//CAN Stuff
			//Fill TX Frame
			dashboard_10_data.dataStruct.ERRORCODE=0xFF;
    21ac:	8f ef       	ldi	r24, 0xFF	; 255
    21ae:	80 93 42 03 	sts	0x0342, r24
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    21b2:	90 91 c7 03 	lds	r25, 0x03C7
    21b6:	90 93 43 03 	sts	0x0343, r25
			dashboard_10_data.dataStruct.KEYS_1=0xFF;
    21ba:	80 93 44 03 	sts	0x0344, r24
			dashboard_10_data.dataStruct.KEYS_2=0xFF;			
    21be:	80 93 45 03 	sts	0x0345, r24
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    21c2:	82 e3       	ldi	r24, 0x32	; 50
    21c4:	93 e0       	ldi	r25, 0x03	; 3
    21c6:	0e 94 a9 02 	call	0x552	; 0x552 <CANAddSendData>
						
	
			//Led Update 
			led_state_set(led_state);
    21ca:	80 91 6d 03 	lds	r24, 0x036D
    21ce:	90 91 6e 03 	lds	r25, 0x036E
    21d2:	0e 94 02 12 	call	0x2404	; 0x2404 <led_state_set>
			uint8_t i=0;
			


			
		return;
    21d6:	1b c0       	rjmp	.+54     	; 0x220e <Dashboard+0xe2>
		break;
		case EVENT_50HZ:
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();						
    21d8:	0e 94 36 01 	call	0x26c	; 0x26c <button_multiplex_cycle>
			#endif	
			
		return;
    21dc:	18 c0       	rjmp	.+48     	; 0x220e <Dashboard+0xe2>
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    21de:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <CANAbortCMD>
		return;
    21e2:	15 c0       	rjmp	.+42     	; 0x220e <Dashboard+0xe2>
		break;
		case EVENT_CANTX:
			CANSendNext();
    21e4:	0e 94 da 02 	call	0x5b4	; 0x5b4 <CANSendNext>
		break;
    21e8:	12 c0       	rjmp	.+36     	; 0x220e <Dashboard+0xe2>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    21ea:	8a e4       	ldi	r24, 0x4A	; 74
    21ec:	93 e0       	ldi	r25, 0x03	; 3
    21ee:	0e 94 64 02 	call	0x4c8	; 0x4c8 <CANGetData>
			// check for communication error
			/*if(selected_menu!=dashboard_rx_general_data.dataStruct.REQUEST_ID){
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			
			display_update(dashboard_rx_general_data.dataStruct.REQUEST_ID,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    21f2:	80 91 5c 03 	lds	r24, 0x035C
    21f6:	60 91 5d 03 	lds	r22, 0x035D
    21fa:	40 91 5e 03 	lds	r20, 0x035E
    21fe:	20 91 5f 03 	lds	r18, 0x035F
    2202:	00 91 60 03 	lds	r16, 0x0360
    2206:	e0 90 61 03 	lds	r14, 0x0361
    220a:	0e 94 30 0f 	call	0x1e60	; 0x1e60 <display_update>
		return;
		break;
		default:
		break;
	}
}
    220e:	df 91       	pop	r29
    2210:	cf 91       	pop	r28
    2212:	0f 91       	pop	r16
    2214:	ef 90       	pop	r14
    2216:	08 95       	ret

00002218 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2218:	90 91 46 04 	lds	r25, 0x0446
    221c:	80 91 47 04 	lds	r24, 0x0447
    2220:	98 17       	cp	r25, r24
    2222:	61 f0       	breq	.+24     	; 0x223c <EventHandleEvent+0x24>
		Dashboard();		
    2224:	0e 94 96 10 	call	0x212c	; 0x212c <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2228:	80 91 47 04 	lds	r24, 0x0447
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	01 96       	adiw	r24, 0x01	; 1
    2230:	60 e1       	ldi	r22, 0x10	; 16
    2232:	70 e0       	ldi	r23, 0x00	; 0
    2234:	0e 94 90 14 	call	0x2920	; 0x2920 <__divmodhi4>
    2238:	80 93 47 04 	sts	0x0447, r24
    223c:	08 95       	ret

0000223e <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    223e:	8c 30       	cpi	r24, 0x0C	; 12
    2240:	70 f5       	brcc	.+92     	; 0x229e <led_set+0x60>
	
	switch(led_id){
    2242:	84 30       	cpi	r24, 0x04	; 4
    2244:	39 f1       	breq	.+78     	; 0x2294 <led_set+0x56>
    2246:	85 30       	cpi	r24, 0x05	; 5
    2248:	48 f4       	brcc	.+18     	; 0x225c <led_set+0x1e>
    224a:	81 30       	cpi	r24, 0x01	; 1
    224c:	f9 f0       	breq	.+62     	; 0x228c <led_set+0x4e>
    224e:	81 30       	cpi	r24, 0x01	; 1
    2250:	98 f0       	brcs	.+38     	; 0x2278 <led_set+0x3a>
    2252:	82 30       	cpi	r24, 0x02	; 2
    2254:	e9 f0       	breq	.+58     	; 0x2290 <led_set+0x52>
    2256:	83 30       	cpi	r24, 0x03	; 3
    2258:	11 f5       	brne	.+68     	; 0x229e <led_set+0x60>
    225a:	1e c0       	rjmp	.+60     	; 0x2298 <led_set+0x5a>
    225c:	88 30       	cpi	r24, 0x08	; 8
    225e:	91 f0       	breq	.+36     	; 0x2284 <led_set+0x46>
    2260:	89 30       	cpi	r24, 0x09	; 9
    2262:	28 f4       	brcc	.+10     	; 0x226e <led_set+0x30>
    2264:	85 30       	cpi	r24, 0x05	; 5
    2266:	51 f0       	breq	.+20     	; 0x227c <led_set+0x3e>
    2268:	87 30       	cpi	r24, 0x07	; 7
    226a:	c9 f4       	brne	.+50     	; 0x229e <led_set+0x60>
    226c:	09 c0       	rjmp	.+18     	; 0x2280 <led_set+0x42>
    226e:	89 30       	cpi	r24, 0x09	; 9
    2270:	59 f0       	breq	.+22     	; 0x2288 <led_set+0x4a>
    2272:	8a 30       	cpi	r24, 0x0A	; 10
    2274:	a1 f4       	brne	.+40     	; 0x229e <led_set+0x60>
    2276:	12 c0       	rjmp	.+36     	; 0x229c <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2278:	41 9a       	sbi	0x08, 1	; 8
			break;
    227a:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    227c:	11 9a       	sbi	0x02, 1	; 2
			break;
    227e:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2280:	13 9a       	sbi	0x02, 3	; 2
			break;
    2282:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    2284:	14 9a       	sbi	0x02, 4	; 2
				break;
    2286:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    2288:	12 9a       	sbi	0x02, 2	; 2
				break;
    228a:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    228c:	a4 9a       	sbi	0x14, 4	; 20
				break;
    228e:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    2290:	40 9a       	sbi	0x08, 0	; 8
				break;
    2292:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    2294:	a1 9a       	sbi	0x14, 1	; 20
				break;
    2296:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    2298:	a0 9a       	sbi	0x14, 0	; 20
				break;
    229a:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    229c:	5f 9a       	sbi	0x0b, 7	; 11
    229e:	08 95       	ret

000022a0 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    22a0:	8c 30       	cpi	r24, 0x0C	; 12
    22a2:	90 f5       	brcc	.+100    	; 0x2308 <led_clear+0x68>
	
	switch(led_id){
    22a4:	84 30       	cpi	r24, 0x04	; 4
    22a6:	49 f1       	breq	.+82     	; 0x22fa <led_clear+0x5a>
    22a8:	85 30       	cpi	r24, 0x05	; 5
    22aa:	48 f4       	brcc	.+18     	; 0x22be <led_clear+0x1e>
    22ac:	81 30       	cpi	r24, 0x01	; 1
    22ae:	f9 f0       	breq	.+62     	; 0x22ee <led_clear+0x4e>
    22b0:	81 30       	cpi	r24, 0x01	; 1
    22b2:	98 f0       	brcs	.+38     	; 0x22da <led_clear+0x3a>
    22b4:	82 30       	cpi	r24, 0x02	; 2
    22b6:	f9 f0       	breq	.+62     	; 0x22f6 <led_clear+0x56>
    22b8:	83 30       	cpi	r24, 0x03	; 3
    22ba:	31 f5       	brne	.+76     	; 0x2308 <led_clear+0x68>
    22bc:	22 c0       	rjmp	.+68     	; 0x2302 <led_clear+0x62>
    22be:	88 30       	cpi	r24, 0x08	; 8
    22c0:	91 f0       	breq	.+36     	; 0x22e6 <led_clear+0x46>
    22c2:	89 30       	cpi	r24, 0x09	; 9
    22c4:	28 f4       	brcc	.+10     	; 0x22d0 <led_clear+0x30>
    22c6:	85 30       	cpi	r24, 0x05	; 5
    22c8:	51 f0       	breq	.+20     	; 0x22de <led_clear+0x3e>
    22ca:	87 30       	cpi	r24, 0x07	; 7
    22cc:	e9 f4       	brne	.+58     	; 0x2308 <led_clear+0x68>
    22ce:	09 c0       	rjmp	.+18     	; 0x22e2 <led_clear+0x42>
    22d0:	89 30       	cpi	r24, 0x09	; 9
    22d2:	59 f0       	breq	.+22     	; 0x22ea <led_clear+0x4a>
    22d4:	8a 30       	cpi	r24, 0x0A	; 10
    22d6:	c1 f4       	brne	.+48     	; 0x2308 <led_clear+0x68>
    22d8:	16 c0       	rjmp	.+44     	; 0x2306 <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    22da:	41 98       	cbi	0x08, 1	; 8
				break;
    22dc:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    22de:	11 98       	cbi	0x02, 1	; 2
				break;
    22e0:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    22e2:	13 98       	cbi	0x02, 3	; 2
				break;
    22e4:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    22e6:	14 98       	cbi	0x02, 4	; 2
				break;
    22e8:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    22ea:	12 98       	cbi	0x02, 2	; 2
				break;
    22ec:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    22ee:	84 b3       	in	r24, 0x14	; 20
    22f0:	80 7e       	andi	r24, 0xE0	; 224
    22f2:	84 bb       	out	0x14, r24	; 20
				break;
    22f4:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    22f6:	40 98       	cbi	0x08, 0	; 8
				break;
    22f8:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    22fa:	84 b3       	in	r24, 0x14	; 20
    22fc:	8c 7f       	andi	r24, 0xFC	; 252
    22fe:	84 bb       	out	0x14, r24	; 20
				break;
    2300:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    2302:	a0 98       	cbi	0x14, 0	; 20
				break;
    2304:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    2306:	5f 98       	cbi	0x0b, 7	; 11
    2308:	08 95       	ret

0000230a <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    230a:	8c 30       	cpi	r24, 0x0C	; 12
    230c:	08 f0       	brcs	.+2      	; 0x2310 <led_is_set+0x6>
    230e:	6a c0       	rjmp	.+212    	; 0x23e4 <led_is_set+0xda>
	
	switch(led_id){
    2310:	84 30       	cpi	r24, 0x04	; 4
    2312:	09 f4       	brne	.+2      	; 0x2316 <led_is_set+0xc>
    2314:	54 c0       	rjmp	.+168    	; 0x23be <led_is_set+0xb4>
    2316:	85 30       	cpi	r24, 0x05	; 5
    2318:	60 f4       	brcc	.+24     	; 0x2332 <led_is_set+0x28>
    231a:	81 30       	cpi	r24, 0x01	; 1
    231c:	09 f4       	brne	.+2      	; 0x2320 <led_is_set+0x16>
    231e:	41 c0       	rjmp	.+130    	; 0x23a2 <led_is_set+0x98>
    2320:	81 30       	cpi	r24, 0x01	; 1
    2322:	b8 f0       	brcs	.+46     	; 0x2352 <led_is_set+0x48>
    2324:	82 30       	cpi	r24, 0x02	; 2
    2326:	09 f4       	brne	.+2      	; 0x232a <led_is_set+0x20>
    2328:	44 c0       	rjmp	.+136    	; 0x23b2 <led_is_set+0xa8>
    232a:	83 30       	cpi	r24, 0x03	; 3
    232c:	09 f0       	breq	.+2      	; 0x2330 <led_is_set+0x26>
    232e:	59 c0       	rjmp	.+178    	; 0x23e2 <led_is_set+0xd8>
    2330:	4d c0       	rjmp	.+154    	; 0x23cc <led_is_set+0xc2>
    2332:	88 30       	cpi	r24, 0x08	; 8
    2334:	31 f1       	breq	.+76     	; 0x2382 <led_is_set+0x78>
    2336:	89 30       	cpi	r24, 0x09	; 9
    2338:	30 f4       	brcc	.+12     	; 0x2346 <led_is_set+0x3c>
    233a:	85 30       	cpi	r24, 0x05	; 5
    233c:	91 f0       	breq	.+36     	; 0x2362 <led_is_set+0x58>
    233e:	87 30       	cpi	r24, 0x07	; 7
    2340:	09 f0       	breq	.+2      	; 0x2344 <led_is_set+0x3a>
    2342:	4f c0       	rjmp	.+158    	; 0x23e2 <led_is_set+0xd8>
    2344:	15 c0       	rjmp	.+42     	; 0x2370 <led_is_set+0x66>
    2346:	89 30       	cpi	r24, 0x09	; 9
    2348:	21 f1       	breq	.+72     	; 0x2392 <led_is_set+0x88>
    234a:	8a 30       	cpi	r24, 0x0A	; 10
    234c:	09 f0       	breq	.+2      	; 0x2350 <led_is_set+0x46>
    234e:	49 c0       	rjmp	.+146    	; 0x23e2 <led_is_set+0xd8>
    2350:	43 c0       	rjmp	.+134    	; 0x23d8 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    2352:	98 b1       	in	r25, 0x08	; 8
    2354:	96 95       	lsr	r25
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	91 30       	cpi	r25, 0x01	; 1
    235a:	09 f4       	brne	.+2      	; 0x235e <led_is_set+0x54>
    235c:	43 c0       	rjmp	.+134    	; 0x23e4 <led_is_set+0xda>
    235e:	80 e0       	ldi	r24, 0x00	; 0
    2360:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    2362:	92 b1       	in	r25, 0x02	; 2
    2364:	96 95       	lsr	r25
    2366:	81 e0       	ldi	r24, 0x01	; 1
    2368:	91 30       	cpi	r25, 0x01	; 1
    236a:	e1 f1       	breq	.+120    	; 0x23e4 <led_is_set+0xda>
    236c:	80 e0       	ldi	r24, 0x00	; 0
    236e:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    2370:	92 b1       	in	r25, 0x02	; 2
    2372:	96 95       	lsr	r25
    2374:	96 95       	lsr	r25
    2376:	96 95       	lsr	r25
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	91 30       	cpi	r25, 0x01	; 1
    237c:	99 f1       	breq	.+102    	; 0x23e4 <led_is_set+0xda>
    237e:	80 e0       	ldi	r24, 0x00	; 0
    2380:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    2382:	92 b1       	in	r25, 0x02	; 2
    2384:	92 95       	swap	r25
    2386:	9f 70       	andi	r25, 0x0F	; 15
    2388:	81 e0       	ldi	r24, 0x01	; 1
    238a:	91 30       	cpi	r25, 0x01	; 1
    238c:	59 f1       	breq	.+86     	; 0x23e4 <led_is_set+0xda>
    238e:	80 e0       	ldi	r24, 0x00	; 0
    2390:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    2392:	92 b1       	in	r25, 0x02	; 2
    2394:	96 95       	lsr	r25
    2396:	96 95       	lsr	r25
    2398:	81 e0       	ldi	r24, 0x01	; 1
    239a:	91 30       	cpi	r25, 0x01	; 1
    239c:	19 f1       	breq	.+70     	; 0x23e4 <led_is_set+0xda>
    239e:	80 e0       	ldi	r24, 0x00	; 0
    23a0:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    23a2:	94 b3       	in	r25, 0x14	; 20
    23a4:	92 95       	swap	r25
    23a6:	9f 70       	andi	r25, 0x0F	; 15
    23a8:	81 e0       	ldi	r24, 0x01	; 1
    23aa:	91 30       	cpi	r25, 0x01	; 1
    23ac:	d9 f0       	breq	.+54     	; 0x23e4 <led_is_set+0xda>
    23ae:	80 e0       	ldi	r24, 0x00	; 0
    23b0:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    23b2:	98 b1       	in	r25, 0x08	; 8
    23b4:	81 e0       	ldi	r24, 0x01	; 1
    23b6:	91 30       	cpi	r25, 0x01	; 1
    23b8:	a9 f0       	breq	.+42     	; 0x23e4 <led_is_set+0xda>
    23ba:	80 e0       	ldi	r24, 0x00	; 0
    23bc:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    23be:	94 b3       	in	r25, 0x14	; 20
    23c0:	96 95       	lsr	r25
    23c2:	81 e0       	ldi	r24, 0x01	; 1
    23c4:	91 30       	cpi	r25, 0x01	; 1
    23c6:	71 f0       	breq	.+28     	; 0x23e4 <led_is_set+0xda>
    23c8:	80 e0       	ldi	r24, 0x00	; 0
    23ca:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    23cc:	94 b3       	in	r25, 0x14	; 20
    23ce:	81 e0       	ldi	r24, 0x01	; 1
    23d0:	91 30       	cpi	r25, 0x01	; 1
    23d2:	41 f0       	breq	.+16     	; 0x23e4 <led_is_set+0xda>
    23d4:	80 e0       	ldi	r24, 0x00	; 0
    23d6:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    23d8:	81 e0       	ldi	r24, 0x01	; 1
    23da:	5f 99       	sbic	0x0b, 7	; 11
    23dc:	03 c0       	rjmp	.+6      	; 0x23e4 <led_is_set+0xda>
    23de:	80 e0       	ldi	r24, 0x00	; 0
    23e0:	08 95       	ret
    23e2:	08 95       	ret
			break;
		default:
		break;
	}
}
    23e4:	08 95       	ret

000023e6 <led_toggle>:



void led_toggle(uint8_t led_id){
    23e6:	cf 93       	push	r28
    23e8:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    23ea:	0e 94 85 11 	call	0x230a	; 0x230a <led_is_set>
    23ee:	88 23       	and	r24, r24
    23f0:	21 f0       	breq	.+8      	; 0x23fa <led_toggle+0x14>
		led_clear(led_id);
    23f2:	8c 2f       	mov	r24, r28
    23f4:	0e 94 50 11 	call	0x22a0	; 0x22a0 <led_clear>
    23f8:	03 c0       	rjmp	.+6      	; 0x2400 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    23fa:	8c 2f       	mov	r24, r28
    23fc:	0e 94 1f 11 	call	0x223e	; 0x223e <led_set>
	}
}
    2400:	cf 91       	pop	r28
    2402:	08 95       	ret

00002404 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2404:	ef 92       	push	r14
    2406:	ff 92       	push	r15
    2408:	0f 93       	push	r16
    240a:	1f 93       	push	r17
    240c:	cf 93       	push	r28
    240e:	df 93       	push	r29
    2410:	7c 01       	movw	r14, r24
    2412:	c0 e0       	ldi	r28, 0x00	; 0
    2414:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2416:	01 e0       	ldi	r16, 0x01	; 1
    2418:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    241a:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    241c:	98 01       	movw	r18, r16
    241e:	0c 2e       	mov	r0, r28
    2420:	02 c0       	rjmp	.+4      	; 0x2426 <led_state_set+0x22>
    2422:	22 0f       	add	r18, r18
    2424:	33 1f       	adc	r19, r19
    2426:	0a 94       	dec	r0
    2428:	e2 f7       	brpl	.-8      	; 0x2422 <led_state_set+0x1e>
    242a:	2e 21       	and	r18, r14
    242c:	3f 21       	and	r19, r15
    242e:	21 15       	cp	r18, r1
    2430:	31 05       	cpc	r19, r1
    2432:	11 f0       	breq	.+4      	; 0x2438 <led_state_set+0x34>
			led_set(i);
    2434:	0e 94 1f 11 	call	0x223e	; 0x223e <led_set>
    2438:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    243a:	cb 30       	cpi	r28, 0x0B	; 11
    243c:	d1 05       	cpc	r29, r1
    243e:	69 f7       	brne	.-38     	; 0x241a <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2440:	df 91       	pop	r29
    2442:	cf 91       	pop	r28
    2444:	1f 91       	pop	r17
    2446:	0f 91       	pop	r16
    2448:	ff 90       	pop	r15
    244a:	ef 90       	pop	r14
    244c:	08 95       	ret

0000244e <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    244e:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    2450:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    2452:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    2454:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    2456:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    2458:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    245a:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    245c:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    245e:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    2460:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2462:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    2464:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2466:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    2468:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    246a:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    246c:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    246e:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    2470:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    2472:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    2474:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    2476:	8f ef       	ldi	r24, 0xFF	; 255
    2478:	9f ef       	ldi	r25, 0xFF	; 255
    247a:	90 93 6e 03 	sts	0x036E, r25
    247e:	80 93 6d 03 	sts	0x036D, r24
	led_state_set(led_state);
    2482:	0e 94 02 12 	call	0x2404	; 0x2404 <led_state_set>
	
}
    2486:	08 95       	ret

00002488 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    2488:	0f 93       	push	r16
    248a:	1f 93       	push	r17
    248c:	cf 93       	push	r28
    248e:	df 93       	push	r29
    2490:	c0 e0       	ldi	r28, 0x00	; 0
    2492:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    2494:	8c 2f       	mov	r24, r28
    2496:	0e 94 85 11 	call	0x230a	; 0x230a <led_is_set>
    249a:	90 e0       	ldi	r25, 0x00	; 0
    249c:	0c 2e       	mov	r0, r28
    249e:	02 c0       	rjmp	.+4      	; 0x24a4 <led_state_return+0x1c>
    24a0:	88 0f       	add	r24, r24
    24a2:	99 1f       	adc	r25, r25
    24a4:	0a 94       	dec	r0
    24a6:	e2 f7       	brpl	.-8      	; 0x24a0 <led_state_return+0x18>
    24a8:	08 2b       	or	r16, r24
    24aa:	19 2b       	or	r17, r25
    24ac:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    24ae:	cb 30       	cpi	r28, 0x0B	; 11
    24b0:	d1 05       	cpc	r29, r1
    24b2:	81 f7       	brne	.-32     	; 0x2494 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    24b4:	80 2f       	mov	r24, r16
    24b6:	91 2f       	mov	r25, r17
    24b8:	df 91       	pop	r29
    24ba:	cf 91       	pop	r28
    24bc:	1f 91       	pop	r17
    24be:	0f 91       	pop	r16
    24c0:	08 95       	ret

000024c2 <main_deinit>:
		
}

void main_deinit(){
	
}
    24c2:	08 95       	ret

000024c4 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    24c4:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    24c6:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    24c8:	87 b1       	in	r24, 0x07	; 7
    24ca:	80 76       	andi	r24, 0x60	; 96
    24cc:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    24ce:	8f ef       	ldi	r24, 0xFF	; 255
    24d0:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    24d2:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    24d4:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    24d6:	93 b3       	in	r25, 0x13	; 19
    24d8:	90 7e       	andi	r25, 0xE0	; 224
    24da:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    24dc:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    24de:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    24e0:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    24e2:	9b b1       	in	r25, 0x0b	; 11
    24e4:	9f 69       	ori	r25, 0x9F	; 159
    24e6:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    24e8:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    24ea:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    24ec:	84 b3       	in	r24, 0x14	; 20
    24ee:	8f 61       	ori	r24, 0x1F	; 31
    24f0:	84 bb       	out	0x14, r24	; 20
	
}
    24f2:	08 95       	ret

000024f4 <main_init>:


void main_init(){


	ports_init();
    24f4:	0e 94 62 12 	call	0x24c4	; 0x24c4 <ports_init>
	
	CANInit();
    24f8:	0e 94 2a 02 	call	0x454	; 0x454 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    24fc:	82 e0       	ldi	r24, 0x02	; 2
    24fe:	60 e0       	ldi	r22, 0x00	; 0
    2500:	0e 94 04 14 	call	0x2808	; 0x2808 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2504:	83 e0       	ldi	r24, 0x03	; 3
    2506:	60 e0       	ldi	r22, 0x00	; 0
    2508:	0e 94 09 14 	call	0x2812	; 0x2812 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    250c:	0e 94 0e 14 	call	0x281c	; 0x281c <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2510:	0e 94 3e 14 	call	0x287c	; 0x287c <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2514:	0e 94 c2 01 	call	0x384	; 0x384 <buzzer_init>
	#endif
	
	#if HAS_LEDS
	led_init();
    2518:	0e 94 27 12 	call	0x244e	; 0x244e <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    251c:	0e 94 15 01 	call	0x22a	; 0x22a <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2520:	0e 94 fc 0f 	call	0x1ff8	; 0x1ff8 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    2524:	0e 94 6e 14 	call	0x28dc	; 0x28dc <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    2528:	80 e0       	ldi	r24, 0x00	; 0
    252a:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	
		
}
    252e:	08 95       	ret

00002530 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2530:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2532:	5a 98       	cbi	0x0b, 2	; 11
}
    2534:	08 95       	ret

00002536 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2536:	5a 9a       	sbi	0x0b, 2	; 11
}
    2538:	08 95       	ret

0000253a <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    253a:	5a 98       	cbi	0x0b, 2	; 11
}
    253c:	08 95       	ret

0000253e <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    253e:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2540:	20 9a       	sbi	0x04, 0	; 4
    2542:	94 b1       	in	r25, 0x04	; 4
    2544:	96 60       	ori	r25, 0x06	; 6
    2546:	94 b9       	out	0x04, r25	; 4
    2548:	9c b5       	in	r25, 0x2c	; 44
    254a:	90 7c       	andi	r25, 0xC0	; 192
    254c:	9c bd       	out	0x2c, r25	; 44
    254e:	9c b5       	in	r25, 0x2c	; 44
    2550:	8f 73       	andi	r24, 0x3F	; 63
    2552:	89 2b       	or	r24, r25
    2554:	8c bd       	out	0x2c, r24	; 44
    2556:	8d b5       	in	r24, 0x2d	; 45
    2558:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    255a:	8c b5       	in	r24, 0x2c	; 44
    255c:	80 64       	ori	r24, 0x40	; 64
    255e:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	08 95       	ret

00002564 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    2564:	8d b5       	in	r24, 0x2d	; 45
}
    2566:	80 78       	andi	r24, 0x80	; 128
    2568:	08 95       	ret

0000256a <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    256a:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    256c:	0d b4       	in	r0, 0x2d	; 45
    256e:	07 fe       	sbrs	r0, 7
    2570:	fd cf       	rjmp	.-6      	; 0x256c <spi_putchar+0x2>
    return ch;
}
    2572:	08 95       	ret

00002574 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    2574:	0d b4       	in	r0, 0x2d	; 45
    2576:	07 fe       	sbrs	r0, 7
    2578:	fd cf       	rjmp	.-6      	; 0x2574 <spi_getchar>
    ch = Spi_get_byte();
    257a:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    257c:	08 95       	ret

0000257e <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    257e:	0d b4       	in	r0, 0x2d	; 45
    2580:	07 fe       	sbrs	r0, 7
    2582:	fd cf       	rjmp	.-6      	; 0x257e <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    2584:	8e bd       	out	0x2e, r24	; 46
}
    2586:	08 95       	ret

00002588 <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    2588:	1f 92       	push	r1
    258a:	0f 92       	push	r0
    258c:	0f b6       	in	r0, 0x3f	; 63
    258e:	0f 92       	push	r0
    2590:	11 24       	eor	r1, r1
}
    2592:	0f 90       	pop	r0
    2594:	0f be       	out	0x3f, r0	; 63
    2596:	0f 90       	pop	r0
    2598:	1f 90       	pop	r1
    259a:	18 95       	reti

0000259c <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    259c:	1f 92       	push	r1
    259e:	0f 92       	push	r0
    25a0:	0f b6       	in	r0, 0x3f	; 63
    25a2:	0f 92       	push	r0
    25a4:	11 24       	eor	r1, r1
	return;
}
    25a6:	0f 90       	pop	r0
    25a8:	0f be       	out	0x3f, r0	; 63
    25aa:	0f 90       	pop	r0
    25ac:	1f 90       	pop	r1
    25ae:	18 95       	reti

000025b0 <__vector_17>:

ISR(TIMER0_OVF_vect){
    25b0:	1f 92       	push	r1
    25b2:	0f 92       	push	r0
    25b4:	0f b6       	in	r0, 0x3f	; 63
    25b6:	0f 92       	push	r0
    25b8:	11 24       	eor	r1, r1
	return;
}
    25ba:	0f 90       	pop	r0
    25bc:	0f be       	out	0x3f, r0	; 63
    25be:	0f 90       	pop	r0
    25c0:	1f 90       	pop	r1
    25c2:	18 95       	reti

000025c4 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    25c4:	1f 92       	push	r1
    25c6:	0f 92       	push	r0
    25c8:	0f b6       	in	r0, 0x3f	; 63
    25ca:	0f 92       	push	r0
    25cc:	11 24       	eor	r1, r1
    25ce:	2f 93       	push	r18
    25d0:	3f 93       	push	r19
    25d2:	4f 93       	push	r20
    25d4:	5f 93       	push	r21
    25d6:	6f 93       	push	r22
    25d8:	7f 93       	push	r23
    25da:	8f 93       	push	r24
    25dc:	9f 93       	push	r25
    25de:	af 93       	push	r26
    25e0:	bf 93       	push	r27
    25e2:	ef 93       	push	r30
    25e4:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    25e6:	e8 e8       	ldi	r30, 0x88	; 136
    25e8:	f0 e0       	ldi	r31, 0x00	; 0
    25ea:	80 81       	ld	r24, Z
    25ec:	91 81       	ldd	r25, Z+1	; 0x01
    25ee:	80 5d       	subi	r24, 0xD0	; 208
    25f0:	9a 48       	sbci	r25, 0x8A	; 138
    25f2:	91 83       	std	Z+1, r25	; 0x01
    25f4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    25f6:	81 e0       	ldi	r24, 0x01	; 1
    25f8:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	return;
}
    25fc:	ff 91       	pop	r31
    25fe:	ef 91       	pop	r30
    2600:	bf 91       	pop	r27
    2602:	af 91       	pop	r26
    2604:	9f 91       	pop	r25
    2606:	8f 91       	pop	r24
    2608:	7f 91       	pop	r23
    260a:	6f 91       	pop	r22
    260c:	5f 91       	pop	r21
    260e:	4f 91       	pop	r20
    2610:	3f 91       	pop	r19
    2612:	2f 91       	pop	r18
    2614:	0f 90       	pop	r0
    2616:	0f be       	out	0x3f, r0	; 63
    2618:	0f 90       	pop	r0
    261a:	1f 90       	pop	r1
    261c:	18 95       	reti

0000261e <__vector_13>:

ISR(TIMER1_COMPB_vect){
    261e:	1f 92       	push	r1
    2620:	0f 92       	push	r0
    2622:	0f b6       	in	r0, 0x3f	; 63
    2624:	0f 92       	push	r0
    2626:	11 24       	eor	r1, r1
    2628:	2f 93       	push	r18
    262a:	3f 93       	push	r19
    262c:	4f 93       	push	r20
    262e:	5f 93       	push	r21
    2630:	6f 93       	push	r22
    2632:	7f 93       	push	r23
    2634:	8f 93       	push	r24
    2636:	9f 93       	push	r25
    2638:	af 93       	push	r26
    263a:	bf 93       	push	r27
    263c:	ef 93       	push	r30
    263e:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2640:	ea e8       	ldi	r30, 0x8A	; 138
    2642:	f0 e0       	ldi	r31, 0x00	; 0
    2644:	80 81       	ld	r24, Z
    2646:	91 81       	ldd	r25, Z+1	; 0x01
    2648:	80 5a       	subi	r24, 0xA0	; 160
    264a:	95 41       	sbci	r25, 0x15	; 21
    264c:	91 83       	std	Z+1, r25	; 0x01
    264e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    2650:	82 e0       	ldi	r24, 0x02	; 2
    2652:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	return;
}
    2656:	ff 91       	pop	r31
    2658:	ef 91       	pop	r30
    265a:	bf 91       	pop	r27
    265c:	af 91       	pop	r26
    265e:	9f 91       	pop	r25
    2660:	8f 91       	pop	r24
    2662:	7f 91       	pop	r23
    2664:	6f 91       	pop	r22
    2666:	5f 91       	pop	r21
    2668:	4f 91       	pop	r20
    266a:	3f 91       	pop	r19
    266c:	2f 91       	pop	r18
    266e:	0f 90       	pop	r0
    2670:	0f be       	out	0x3f, r0	; 63
    2672:	0f 90       	pop	r0
    2674:	1f 90       	pop	r1
    2676:	18 95       	reti

00002678 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    2678:	1f 92       	push	r1
    267a:	0f 92       	push	r0
    267c:	0f b6       	in	r0, 0x3f	; 63
    267e:	0f 92       	push	r0
    2680:	11 24       	eor	r1, r1
    2682:	2f 93       	push	r18
    2684:	3f 93       	push	r19
    2686:	4f 93       	push	r20
    2688:	5f 93       	push	r21
    268a:	6f 93       	push	r22
    268c:	7f 93       	push	r23
    268e:	8f 93       	push	r24
    2690:	9f 93       	push	r25
    2692:	af 93       	push	r26
    2694:	bf 93       	push	r27
    2696:	ef 93       	push	r30
    2698:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    269a:	ec e8       	ldi	r30, 0x8C	; 140
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	80 81       	ld	r24, Z
    26a0:	91 81       	ldd	r25, Z+1	; 0x01
    26a2:	88 56       	subi	r24, 0x68	; 104
    26a4:	95 4c       	sbci	r25, 0xC5	; 197
    26a6:	91 83       	std	Z+1, r25	; 0x01
    26a8:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    26aa:	83 e0       	ldi	r24, 0x03	; 3
    26ac:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	return;
}
    26b0:	ff 91       	pop	r31
    26b2:	ef 91       	pop	r30
    26b4:	bf 91       	pop	r27
    26b6:	af 91       	pop	r26
    26b8:	9f 91       	pop	r25
    26ba:	8f 91       	pop	r24
    26bc:	7f 91       	pop	r23
    26be:	6f 91       	pop	r22
    26c0:	5f 91       	pop	r21
    26c2:	4f 91       	pop	r20
    26c4:	3f 91       	pop	r19
    26c6:	2f 91       	pop	r18
    26c8:	0f 90       	pop	r0
    26ca:	0f be       	out	0x3f, r0	; 63
    26cc:	0f 90       	pop	r0
    26ce:	1f 90       	pop	r1
    26d0:	18 95       	reti

000026d2 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    26d2:	1f 92       	push	r1
    26d4:	0f 92       	push	r0
    26d6:	0f b6       	in	r0, 0x3f	; 63
    26d8:	0f 92       	push	r0
    26da:	11 24       	eor	r1, r1
    26dc:	2f 93       	push	r18
    26de:	3f 93       	push	r19
    26e0:	4f 93       	push	r20
    26e2:	5f 93       	push	r21
    26e4:	6f 93       	push	r22
    26e6:	7f 93       	push	r23
    26e8:	8f 93       	push	r24
    26ea:	9f 93       	push	r25
    26ec:	af 93       	push	r26
    26ee:	bf 93       	push	r27
    26f0:	ef 93       	push	r30
    26f2:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    26f4:	e8 e9       	ldi	r30, 0x98	; 152
    26f6:	f0 e0       	ldi	r31, 0x00	; 0
    26f8:	80 81       	ld	r24, Z
    26fa:	91 81       	ldd	r25, Z+1	; 0x01
    26fc:	80 59       	subi	r24, 0x90	; 144
    26fe:	96 4b       	sbci	r25, 0xB6	; 182
    2700:	91 83       	std	Z+1, r25	; 0x01
    2702:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    2704:	84 e0       	ldi	r24, 0x04	; 4
    2706:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	return;
}
    270a:	ff 91       	pop	r31
    270c:	ef 91       	pop	r30
    270e:	bf 91       	pop	r27
    2710:	af 91       	pop	r26
    2712:	9f 91       	pop	r25
    2714:	8f 91       	pop	r24
    2716:	7f 91       	pop	r23
    2718:	6f 91       	pop	r22
    271a:	5f 91       	pop	r21
    271c:	4f 91       	pop	r20
    271e:	3f 91       	pop	r19
    2720:	2f 91       	pop	r18
    2722:	0f 90       	pop	r0
    2724:	0f be       	out	0x3f, r0	; 63
    2726:	0f 90       	pop	r0
    2728:	1f 90       	pop	r1
    272a:	18 95       	reti

0000272c <__vector_29>:

ISR(TIMER3_COMPB_vect){
    272c:	1f 92       	push	r1
    272e:	0f 92       	push	r0
    2730:	0f b6       	in	r0, 0x3f	; 63
    2732:	0f 92       	push	r0
    2734:	11 24       	eor	r1, r1
    2736:	2f 93       	push	r18
    2738:	3f 93       	push	r19
    273a:	4f 93       	push	r20
    273c:	5f 93       	push	r21
    273e:	6f 93       	push	r22
    2740:	7f 93       	push	r23
    2742:	8f 93       	push	r24
    2744:	9f 93       	push	r25
    2746:	af 93       	push	r26
    2748:	bf 93       	push	r27
    274a:	ef 93       	push	r30
    274c:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    274e:	ea e9       	ldi	r30, 0x9A	; 154
    2750:	f0 e0       	ldi	r31, 0x00	; 0
    2752:	80 81       	ld	r24, Z
    2754:	91 81       	ldd	r25, Z+1	; 0x01
    2756:	80 52       	subi	r24, 0x20	; 32
    2758:	9d 46       	sbci	r25, 0x6D	; 109
    275a:	91 83       	std	Z+1, r25	; 0x01
    275c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    275e:	85 e0       	ldi	r24, 0x05	; 5
    2760:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	return;
}
    2764:	ff 91       	pop	r31
    2766:	ef 91       	pop	r30
    2768:	bf 91       	pop	r27
    276a:	af 91       	pop	r26
    276c:	9f 91       	pop	r25
    276e:	8f 91       	pop	r24
    2770:	7f 91       	pop	r23
    2772:	6f 91       	pop	r22
    2774:	5f 91       	pop	r21
    2776:	4f 91       	pop	r20
    2778:	3f 91       	pop	r19
    277a:	2f 91       	pop	r18
    277c:	0f 90       	pop	r0
    277e:	0f be       	out	0x3f, r0	; 63
    2780:	0f 90       	pop	r0
    2782:	1f 90       	pop	r1
    2784:	18 95       	reti

00002786 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    2786:	1f 92       	push	r1
    2788:	0f 92       	push	r0
    278a:	0f b6       	in	r0, 0x3f	; 63
    278c:	0f 92       	push	r0
    278e:	11 24       	eor	r1, r1
    2790:	2f 93       	push	r18
    2792:	3f 93       	push	r19
    2794:	4f 93       	push	r20
    2796:	5f 93       	push	r21
    2798:	6f 93       	push	r22
    279a:	7f 93       	push	r23
    279c:	8f 93       	push	r24
    279e:	9f 93       	push	r25
    27a0:	af 93       	push	r26
    27a2:	bf 93       	push	r27
    27a4:	ef 93       	push	r30
    27a6:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    27a8:	ec e9       	ldi	r30, 0x9C	; 156
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	80 81       	ld	r24, Z
    27ae:	91 81       	ldd	r25, Z+1	; 0x01
    27b0:	88 56       	subi	r24, 0x68	; 104
    27b2:	98 44       	sbci	r25, 0x48	; 72
    27b4:	91 83       	std	Z+1, r25	; 0x01
    27b6:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    27b8:	86 e0       	ldi	r24, 0x06	; 6
    27ba:	0e 94 6a 10 	call	0x20d4	; 0x20d4 <EventAddEvent>
	return;
}
    27be:	ff 91       	pop	r31
    27c0:	ef 91       	pop	r30
    27c2:	bf 91       	pop	r27
    27c4:	af 91       	pop	r26
    27c6:	9f 91       	pop	r25
    27c8:	8f 91       	pop	r24
    27ca:	7f 91       	pop	r23
    27cc:	6f 91       	pop	r22
    27ce:	5f 91       	pop	r21
    27d0:	4f 91       	pop	r20
    27d2:	3f 91       	pop	r19
    27d4:	2f 91       	pop	r18
    27d6:	0f 90       	pop	r0
    27d8:	0f be       	out	0x3f, r0	; 63
    27da:	0f 90       	pop	r0
    27dc:	1f 90       	pop	r1
    27de:	18 95       	reti

000027e0 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    27e0:	1f 92       	push	r1
    27e2:	0f 92       	push	r0
    27e4:	0f b6       	in	r0, 0x3f	; 63
    27e6:	0f 92       	push	r0
    27e8:	11 24       	eor	r1, r1
    27ea:	0f 90       	pop	r0
    27ec:	0f be       	out	0x3f, r0	; 63
    27ee:	0f 90       	pop	r0
    27f0:	1f 90       	pop	r1
    27f2:	18 95       	reti

000027f4 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    27f4:	1f 92       	push	r1
    27f6:	0f 92       	push	r0
    27f8:	0f b6       	in	r0, 0x3f	; 63
    27fa:	0f 92       	push	r0
    27fc:	11 24       	eor	r1, r1
    27fe:	0f 90       	pop	r0
    2800:	0f be       	out	0x3f, r0	; 63
    2802:	0f 90       	pop	r0
    2804:	1f 90       	pop	r1
    2806:	18 95       	reti

00002808 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2808:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    280c:	60 93 6f 00 	sts	0x006F, r22
}
    2810:	08 95       	ret

00002812 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2812:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2816:	60 93 71 00 	sts	0x0071, r22
}
    281a:	08 95       	ret

0000281c <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    281c:	80 91 84 00 	lds	r24, 0x0084
    2820:	90 91 85 00 	lds	r25, 0x0085
    2824:	80 5d       	subi	r24, 0xD0	; 208
    2826:	9a 48       	sbci	r25, 0x8A	; 138
    2828:	90 93 89 00 	sts	0x0089, r25
    282c:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2830:	ef e6       	ldi	r30, 0x6F	; 111
    2832:	f0 e0       	ldi	r31, 0x00	; 0
    2834:	80 81       	ld	r24, Z
    2836:	82 60       	ori	r24, 0x02	; 2
    2838:	80 83       	st	Z, r24
}
    283a:	08 95       	ret

0000283c <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    283c:	80 91 84 00 	lds	r24, 0x0084
    2840:	90 91 85 00 	lds	r25, 0x0085
    2844:	80 5a       	subi	r24, 0xA0	; 160
    2846:	95 41       	sbci	r25, 0x15	; 21
    2848:	90 93 8b 00 	sts	0x008B, r25
    284c:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2850:	ef e6       	ldi	r30, 0x6F	; 111
    2852:	f0 e0       	ldi	r31, 0x00	; 0
    2854:	80 81       	ld	r24, Z
    2856:	84 60       	ori	r24, 0x04	; 4
    2858:	80 83       	st	Z, r24
}
    285a:	08 95       	ret

0000285c <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    285c:	80 91 84 00 	lds	r24, 0x0084
    2860:	90 91 85 00 	lds	r25, 0x0085
    2864:	88 56       	subi	r24, 0x68	; 104
    2866:	95 4c       	sbci	r25, 0xC5	; 197
    2868:	90 93 8d 00 	sts	0x008D, r25
    286c:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2870:	ef e6       	ldi	r30, 0x6F	; 111
    2872:	f0 e0       	ldi	r31, 0x00	; 0
    2874:	80 81       	ld	r24, Z
    2876:	88 60       	ori	r24, 0x08	; 8
    2878:	80 83       	st	Z, r24
}
    287a:	08 95       	ret

0000287c <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    287c:	80 91 94 00 	lds	r24, 0x0094
    2880:	90 91 95 00 	lds	r25, 0x0095
    2884:	80 59       	subi	r24, 0x90	; 144
    2886:	96 4b       	sbci	r25, 0xB6	; 182
    2888:	90 93 99 00 	sts	0x0099, r25
    288c:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    2890:	e1 e7       	ldi	r30, 0x71	; 113
    2892:	f0 e0       	ldi	r31, 0x00	; 0
    2894:	80 81       	ld	r24, Z
    2896:	82 60       	ori	r24, 0x02	; 2
    2898:	80 83       	st	Z, r24
}
    289a:	08 95       	ret

0000289c <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    289c:	80 91 94 00 	lds	r24, 0x0094
    28a0:	90 91 95 00 	lds	r25, 0x0095
    28a4:	80 52       	subi	r24, 0x20	; 32
    28a6:	9d 46       	sbci	r25, 0x6D	; 109
    28a8:	90 93 9b 00 	sts	0x009B, r25
    28ac:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    28b0:	e1 e7       	ldi	r30, 0x71	; 113
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	80 81       	ld	r24, Z
    28b6:	84 60       	ori	r24, 0x04	; 4
    28b8:	80 83       	st	Z, r24
}
    28ba:	08 95       	ret

000028bc <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    28bc:	80 91 94 00 	lds	r24, 0x0094
    28c0:	90 91 95 00 	lds	r25, 0x0095
    28c4:	88 56       	subi	r24, 0x68	; 104
    28c6:	98 44       	sbci	r25, 0x48	; 72
    28c8:	90 93 9d 00 	sts	0x009D, r25
    28cc:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    28d0:	e1 e7       	ldi	r30, 0x71	; 113
    28d2:	f0 e0       	ldi	r31, 0x00	; 0
    28d4:	80 81       	ld	r24, Z
    28d6:	88 60       	ori	r24, 0x08	; 8
    28d8:	80 83       	st	Z, r24
}
    28da:	08 95       	ret

000028dc <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    28dc:	2b e0       	ldi	r18, 0x0B	; 11
    28de:	88 e1       	ldi	r24, 0x18	; 24
    28e0:	90 e0       	ldi	r25, 0x00	; 0
    28e2:	0f b6       	in	r0, 0x3f	; 63
    28e4:	f8 94       	cli
    28e6:	a8 95       	wdr
    28e8:	80 93 60 00 	sts	0x0060, r24
    28ec:	0f be       	out	0x3f, r0	; 63
    28ee:	20 93 60 00 	sts	0x0060, r18
}
    28f2:	08 95       	ret

000028f4 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    28f4:	04 b6       	in	r0, 0x34	; 52
    28f6:	03 fe       	sbrs	r0, 3
    28f8:	06 c0       	rjmp	.+12     	; 0x2906 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    28fa:	84 b7       	in	r24, 0x34	; 52
    28fc:	87 7f       	andi	r24, 0xF7	; 247
    28fe:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2900:	80 e1       	ldi	r24, 0x10	; 16
    2902:	0e 94 57 10 	call	0x20ae	; 0x20ae <AddError>
	}
}
    2906:	08 95       	ret

00002908 <__udivmodqi4>:
    2908:	99 1b       	sub	r25, r25
    290a:	79 e0       	ldi	r23, 0x09	; 9
    290c:	04 c0       	rjmp	.+8      	; 0x2916 <__udivmodqi4_ep>

0000290e <__udivmodqi4_loop>:
    290e:	99 1f       	adc	r25, r25
    2910:	96 17       	cp	r25, r22
    2912:	08 f0       	brcs	.+2      	; 0x2916 <__udivmodqi4_ep>
    2914:	96 1b       	sub	r25, r22

00002916 <__udivmodqi4_ep>:
    2916:	88 1f       	adc	r24, r24
    2918:	7a 95       	dec	r23
    291a:	c9 f7       	brne	.-14     	; 0x290e <__udivmodqi4_loop>
    291c:	80 95       	com	r24
    291e:	08 95       	ret

00002920 <__divmodhi4>:
    2920:	97 fb       	bst	r25, 7
    2922:	09 2e       	mov	r0, r25
    2924:	07 26       	eor	r0, r23
    2926:	0a d0       	rcall	.+20     	; 0x293c <__divmodhi4_neg1>
    2928:	77 fd       	sbrc	r23, 7
    292a:	04 d0       	rcall	.+8      	; 0x2934 <__divmodhi4_neg2>
    292c:	0c d0       	rcall	.+24     	; 0x2946 <__udivmodhi4>
    292e:	06 d0       	rcall	.+12     	; 0x293c <__divmodhi4_neg1>
    2930:	00 20       	and	r0, r0
    2932:	1a f4       	brpl	.+6      	; 0x293a <__divmodhi4_exit>

00002934 <__divmodhi4_neg2>:
    2934:	70 95       	com	r23
    2936:	61 95       	neg	r22
    2938:	7f 4f       	sbci	r23, 0xFF	; 255

0000293a <__divmodhi4_exit>:
    293a:	08 95       	ret

0000293c <__divmodhi4_neg1>:
    293c:	f6 f7       	brtc	.-4      	; 0x293a <__divmodhi4_exit>
    293e:	90 95       	com	r25
    2940:	81 95       	neg	r24
    2942:	9f 4f       	sbci	r25, 0xFF	; 255
    2944:	08 95       	ret

00002946 <__udivmodhi4>:
    2946:	aa 1b       	sub	r26, r26
    2948:	bb 1b       	sub	r27, r27
    294a:	51 e1       	ldi	r21, 0x11	; 17
    294c:	07 c0       	rjmp	.+14     	; 0x295c <__udivmodhi4_ep>

0000294e <__udivmodhi4_loop>:
    294e:	aa 1f       	adc	r26, r26
    2950:	bb 1f       	adc	r27, r27
    2952:	a6 17       	cp	r26, r22
    2954:	b7 07       	cpc	r27, r23
    2956:	10 f0       	brcs	.+4      	; 0x295c <__udivmodhi4_ep>
    2958:	a6 1b       	sub	r26, r22
    295a:	b7 0b       	sbc	r27, r23

0000295c <__udivmodhi4_ep>:
    295c:	88 1f       	adc	r24, r24
    295e:	99 1f       	adc	r25, r25
    2960:	5a 95       	dec	r21
    2962:	a9 f7       	brne	.-22     	; 0x294e <__udivmodhi4_loop>
    2964:	80 95       	com	r24
    2966:	90 95       	com	r25
    2968:	bc 01       	movw	r22, r24
    296a:	cd 01       	movw	r24, r26
    296c:	08 95       	ret

0000296e <_exit>:
    296e:	f8 94       	cli

00002970 <__stop_program>:
    2970:	ff cf       	rjmp	.-2      	; 0x2970 <__stop_program>
