read -sv run_verilog_mid/adder_32b_24_62_c9b65b4b3df5dda25780cd8f362011e6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_62_c9b65b4b3df5dda25780cd8f362011e6_yosys.v
