`begin_keywords "1800-2012"
module IXC_SV_SFIFO_VXE_256 ( rdCnt, scgGFreq );
output bit [63 : 0] rdCnt ;
input wire logic scgGFreq ;
endmodule
`end_keywords
/**portGenericDumpBegin rdCnt scgGFreq portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
