#
# For a description of the syntax of this configuration file,
# see the file kconfig-language.txt in the NuttX tools repository.
#

comment "STM32F0/L0/G0 Configuration Options"

choice
	prompt "ST STM32F0/L0/G0 Chip Selection"
	default ARCH_CHIP_STM32F051R8 if ARCH_CHIP_STM32F0
	default ARCH_CHIP_STM32L073RZ if ARCH_CHIP_STM32L0
	default ARCH_CHIP_STM32G071RB if ARCH_CHIP_STM32G0
	default ARCH_CHIP_STM32C071RB if ARCH_CHIP_STM32C0
	depends on ARCH_CHIP_STM32F0 || ARCH_CHIP_STM32L0 || ARCH_CHIP_STM32G0 || ARCH_CHIP_STM32C0

config ARCH_CHIP_STM32F030C6
	bool "STM32F030C6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F030C8
	bool "STM32F030C8"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F030CC
	bool "STM32F030CC"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F030F4
	bool "STM32F030F4"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F030K6
	bool "STM32F030K6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F030R8
	bool "STM32F030R8"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F030RC
	bool "STM32F030RC"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031C4
	bool "STM32F031C4"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031C6
	bool "STM32F031C6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031E6
	bool "STM32F031E6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031F4
	bool "STM32F031F4"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031F6
	bool "STM32F031F6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031G4
	bool "STM32F031G4"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031G6
	bool "STM32F031G6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031K4
	bool "STM32F031K4"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F031K6
	bool "STM32F031K6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F038C6
	bool "STM32F038C6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F038E6
	bool "STM32F038E6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F038F6
	bool "STM32F038F6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F038G6
	bool "STM32F038G6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F038K6
	bool "STM32F038K6"
	select STM32F0L0G0_STM32F03X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042C4
	bool "STM32F042C4"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042C6
	bool "STM32F042C6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042F4
	bool "STM32F042F4"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042F6
	bool "STM32F042F6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042G4
	bool "STM32F042G4"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042G6
	bool "STM32F042G6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042K4
	bool "STM32F042K4"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042K6
	bool "STM32F042K6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F042T6
	bool "STM32F042T6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F048C6
	bool "STM32F048C6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F048G6
	bool "STM32F048G6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F048T6
	bool "STM32F048T6"
	select STM32F0L0G0_STM32F04X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051C4
	bool "STM32F051C4"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051C6
	bool "STM32F051C6"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051C8
	bool "STM32F051C8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051K4
	bool "STM32F051K4"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051K6
	bool "STM32F051K6"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051K8
	bool "STM32F051K8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051R4
	bool "STM32F051R4"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051R6
	bool "STM32F051R6"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051R8
	bool "STM32F051R8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F051T8
	bool "STM32F051T8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F058C8
	bool "STM32F058C8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F058R8
	bool "STM32F058R8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F058T8
	bool "STM32F058T8"
	select STM32F0L0G0_STM32F05X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F070C6
	bool "STM32F070C6"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F070CB
	bool "STM32F070CB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F070F6
	bool "STM32F070F6"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F070RB
	bool "STM32F070RB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_VALUELINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F071C8
	bool "STM32F071C8"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F071CB
	bool "STM32F071CB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F071RB
	bool "STM32F071RB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F071V8
	bool "STM32F071V8"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F071VB
	bool "STM32F071VB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F072C8
	bool "STM32F072C8"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F072CB
	bool "STM32F072CB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F072R8
	bool "STM32F072R8"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F072RB
	bool "STM32F072RB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F072V8
	bool "STM32F072V8"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F072VB
	bool "STM32F072VB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_USBLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F078CB
	bool "STM32F078CB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F078RB
	bool "STM32F078RB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F078VB
	bool "STM32F078VB"
	select STM32F0L0G0_STM32F07X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F091CB
	bool "STM32F091CB"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F091CC
	bool "STM32F091CC"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F091RB
	bool "STM32F091RB"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F091RC
	bool "STM32F091RC"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F091VB
	bool "STM32F091VB"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F091VC
	bool "STM32F091VC"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_ACCESSLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F098CC
	bool "STM32F098CC"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F098RC
	bool "STM32F098RC"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32F098VC
	bool "STM32F098VC"
	select STM32F0L0G0_STM32F09X
	select STM32F0L0G0_LOWVOLTLINE
	depends on ARCH_CHIP_STM32F0

config ARCH_CHIP_STM32G070CB
	bool "STM32G070CB"
	select STM32F0L0G0_STM32G070
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G070KB
	bool "STM32G070KB"
	select STM32F0L0G0_STM32G070
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G070RB
	bool "STM32G070RB"
	select STM32F0L0G0_STM32G070
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071EB
	bool "STM32G071EB"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071G8
	bool "STM32G071G8"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_8
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071GB
	bool "STM32G071GB"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071G8XN
	bool "STM32G071G8XN"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_8
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071GBXN
	bool "STM32G071GBXN"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071K8
	bool "STM32G071K8"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_8
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071KB
	bool "STM32G071KB"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071K8XN
	bool "STM32G071K8XN"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_8
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071KBXN
	bool "STM32G071KBXN"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071C8
	bool "STM32G071C8"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_8
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071CB
	bool "STM32G071CB"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071R8
	bool "STM32G071R8"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_8
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G071RB
	bool "STM32G071RB"
	select STM32F0L0G0_STM32G071
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1KB
	bool "STM32G0B1KB"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1CB
	bool "STM32G0B1CB"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1RB
	bool "STM32G0B1RB"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1MB
	bool "STM32G0B1MB"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1VB
	bool "STM32G0B1VB"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_B
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1KC
	bool "STM32G0B1KC"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_C
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1CC
	bool "STM32G0B1CC"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_C
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1RC
	bool "STM32G0B1RC"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_C
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1MC
	bool "STM32G0B1MC"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_C
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1VC
	bool "STM32G0B1VC"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_C
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1KE
	bool "STM32G0B1KE"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_E
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1CE
	bool "STM32G0B1CE"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_E
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1RE
	bool "STM32G0B1RE"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_E
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1NE
	bool "STM32G0B1NE"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_E
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1ME
	bool "STM32G0B1ME"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_E
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1VE
	bool "STM32G0B1VE"
	select STM32F0L0G0_STM32G0B1
	select STM32F0L0G0_FLASH_CONFIG_E
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1KB
	bool "STM32G0B1KB"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1CB
	bool "STM32G0B1CB"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1RB
	bool "STM32G0B1RB"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1MB
	bool "STM32G0B1MB"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1VB
	bool "STM32G0B1VB"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1KC
	bool "STM32G0B1KC"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1CC
	bool "STM32G0B1CC"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1RC
	bool "STM32G0B1RC"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1MC
	bool "STM32G0B1MC"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1VC
	bool "STM32G0B1VC"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1KE
	bool "STM32G0B1KE"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1CE
	bool "STM32G0B1CE"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1RE
	bool "STM32G0B1RE"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1NE
	bool "STM32G0B1NE"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1ME
	bool "STM32G0B1ME"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32G0B1VE
	bool "STM32G0B1VE"
	select STM32F0L0G0_STM32G0B1
	depends on ARCH_CHIP_STM32G0

config ARCH_CHIP_STM32L053C8
	bool "STM32L053C8"
	select ARCH_CHIP_STM32L053XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L053R8
	bool "STM32L053R8"
	select ARCH_CHIP_STM32L053XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071K8
	bool "STM32L071K8"
	select ARCH_CHIP_STM32L071XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071KB
	bool "STM32L071KB"
	select ARCH_CHIP_STM32L071XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071KZ
	bool "STM32L071KZ"
	select ARCH_CHIP_STM32L071XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071C8
	bool "STM32L071C8"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071CB
	bool "STM32L071CB"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071CZ
	bool "STM32L071CZ"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071V8
	bool "STM32L071V8"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071VB
	bool "STM32L071VB"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071VZ
	bool "STM32L071VZ"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071RB
	bool "STM32L071RB"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L071RZ
	bool "STM32L071RZ"
	select ARCH_CHIP_STM32L071XX
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072V8
	bool "STM32L072V8"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072VB
	bool "STM32L072VB"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072VZ
	bool "STM32L072VZ"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072KB
	bool "STM32L072KB"
	select ARCH_CHIP_STM32L072XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072KZ
	bool "STM32L072KZ"
	select ARCH_CHIP_STM32L072XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072CB
	bool "STM32L072CB"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072CZ
	bool "STM32L072CZ"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072RB
	bool "STM32L072RB"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L072RZ
	bool "STM32L072RZ"
	select ARCH_CHIP_STM32L072XX
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C3
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073V8
	bool "STM32L073V8"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073VB
	bool "STM32L073VB"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073VZ
	bool "STM32L073VZ"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073CB
	bool "STM32L073CB"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073CZ
	bool "STM32L073CZ"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073RB
	bool "STM32L073RB"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32L073RZ
	bool "STM32L073RZ"
	select ARCH_CHIP_STM32L073XX
	depends on ARCH_CHIP_STM32L0

config ARCH_CHIP_STM32C051D8
	bool "STM32C051D8"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051F6
	bool "STM32C051F6"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051F8
	bool "STM32C051F8"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051G6
	bool "STM32C051G6"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051G8
	bool "STM32C051G8"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051K6
	bool "STM32C051K6"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051K8
	bool "STM32C051K8"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051C6
	bool "STM32C051C6"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C051C8
	bool "STM32C051C8"
	select ARCH_CHIP_STM32C051XX

config ARCH_CHIP_STM32C071F8
	bool "STM32C071F8"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071FB
	bool "STM32C071FB"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071G8
	bool "STM32C071G8"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071GB
	bool "STM32C071GB"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071K8
	bool "STM32C071K8"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071KB
	bool "STM32C071KB"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071C8
	bool "STM32C071C8"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071CB
	bool "STM32C071CB"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071R8
	bool "STM32C071R8"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C071RB
	bool "STM32C071RB"
	select ARCH_CHIP_STM32C071XX

config ARCH_CHIP_STM32C091FB
	bool "STM32C091FB"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091FC
	bool "STM32C091FC"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091EC
	bool "STM32C091EC"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091GB
	bool "STM32C091GB"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091GC
	bool "STM32C091GC"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091KB
	bool "STM32C091KB"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091KC
	bool "STM32C091KC"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091CB
	bool "STM32C091CB"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091CC
	bool "STM32C091CC"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091RB
	bool "STM32C091RB"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C091RC
	bool "STM32C091RC"
	select ARCH_CHIP_STM32C091XX

config ARCH_CHIP_STM32C092FB
	bool "STM32C092FB"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092FC
	bool "STM32C092FC"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092EC
	bool "STM32C092EC"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092GB
	bool "STM32C092GB"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092GC
	bool "STM32C092GC"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092KB
	bool "STM32C092KB"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092KC
	bool "STM32C092KC"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092CB
	bool "STM32C092CB"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092CC
	bool "STM32C092CC"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092RB
	bool "STM32C092RB"
	select ARCH_CHIP_STM32C092XX

config ARCH_CHIP_STM32C092RC
	bool "STM32C092RC"
	select ARCH_CHIP_STM32C092XX

endchoice # ST STM32F0/L0/G0/C0 Chip Selection

# Flash configurations

config STM32F0L0G0_FLASH_CONFIG_4
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_6
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_8
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_B
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_C
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_D
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_E
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_F
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_G
	bool
	default n

config STM32F0L0G0_FLASH_CONFIG_I
	bool
	default n

config STM32F0L0G0_FLASH_OVERRIDE
	bool "Override Flash Designator"
	default n

choice
	prompt "Override Flash Size Designator"
	depends on STM32F0L0G0_FLASH_OVERRIDE
	default STM32F0L0G0_FLASH_OVERRIDE_B
	---help---
		STM32F series parts numbering (sans the package type) ends with a number or letter
		that designates the FLASH size.

			Designator  Size in KiB
				4    16
				6    32
				8    64
				B    128
				C    256
				D    384
				E    512
				F    768
				G    1024
				I    2048

		This configuration option defaults to using the configuration based on that designator
		or the default smaller size if there is no last character designator is present in the
		STM32 Chip Selection.

		Examples:
			If the STM32G071RB is chosen, the Flash configuration would be 'B', if a variant of
			the part with a  2048 KiB Flash is released in the future one could simply select
			the 'I' designator here.

config STM32F0L0G0_FLASH_OVERRIDE_4
	bool "4 16KiB"

config STM32F0L0G0_FLASH_OVERRIDE_6
	bool "6 32KiB"

config STM32F0L0G0_FLASH_OVERRIDE_8
	bool "8 64KiB"

config STM32F0L0G0_FLASH_OVERRIDE_B
	bool "B 128KiB"

config STM32F0L0G0_FLASH_OVERRIDE_C
	bool "C 256KiB"

config STM32F0L0G0_FLASH_OVERRIDE_D
	bool "D 384KiB"

config STM32F0L0G0_FLASH_OVERRIDE_E
	bool "E 512KiB"

config STM32F0L0G0_FLASH_OVERRIDE_F
	bool "F 768KiB"

config STM32F0L0G0_FLASH_OVERRIDE_G
	bool "G 1024KiB"

config STM32F0L0G0_FLASH_OVERRIDE_I
	bool "I 2048KiB"

endchoice # Override Flash Size Designator

config STM32F0L0G0_STM32F0
	bool
	default n
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_TIM1
	select STM32F0L0G0_HAVE_TIM2
	select STM32F0L0G0_HAVE_TIM3
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_HAVE_TIM14
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_TIM16
	select STM32F0L0G0_HAVE_TIM17
	select STM32F0L0G0_HAVE_ADC1_DMA
	select STM32F0L0G0_HAVE_IP_USART_V1
	select STM32F0L0G0_HAVE_IP_EXTI_V1

config STM32F0L0G0_STM32G0
	bool
	default n
	select STM32F0L0G0_HAVE_ADC1_DMA
	select STM32F0L0G0_HAVE_DMAMUX
	select STM32F0L0G0_HAVE_IP_USART_V2
	select STM32F0L0G0_HAVE_IP_EXTI_V2
	select STM32F0L0G0_HAVE_TIM1
	select STM32F0L0G0_HAVE_TIM3
	select STM32F0L0G0_HAVE_TIM14
	select STM32F0L0G0_HAVE_TIM16
	select STM32F0L0G0_HAVE_TIM17
	select STM32F0L0G0_HAVE_I2C2

config STM32F0L0G0_STM32L0
	bool
	default n
	select STM32F0L0G0_ENERGYLITE
	select STM32F0L0G0_HAVE_VREFINT
	select STM32F0L0G0_HAVE_ADC1_DMA
	select STM32F0L0G0_HAVE_IP_USART_V1
	select STM32F0L0G0_HAVE_IP_EXTI_V1

config STM32F0L0G0_STM32C0
	bool
	default n
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C2
	select STM32F0L0G0_HAVE_DMAMUX
	select STM32F0L0G0_HAVE_ADC1_DMA
	select STM32F0L0G0_HAVE_IP_USART_V2
	select STM32F0L0G0_HAVE_IP_EXTI_V2
	select STM32F0L0G0_HAVE_TIM1
	select STM32F0L0G0_HAVE_TIM2
	select STM32F0L0G0_HAVE_TIM3
	select STM32F0L0G0_HAVE_TIM14
	select STM32F0L0G0_HAVE_TIM16
	select STM32F0L0G0_HAVE_TIM17

config STM32F0L0G0_STM32F03X
	bool
	default n
	select STM32F0L0G0_STM32F0

config STM32F0L0G0_STM32F04X
	bool
	default n
	select STM32F0L0G0_STM32F0

config STM32F0L0G0_STM32F05X
	bool
	default n
	select STM32F0L0G0_STM32F0

config STM32F0L0G0_STM32F07X
	bool
	default n
	select STM32F0L0G0_STM32F0

config STM32F0L0G0_STM32F09X
	bool
	default n
	select STM32F0L0G0_STM32F0
	select STM32F0L0G0_HAVE_HSI48
	select STM32F0L0G0_HAVE_DMA2

config STM32F0L0G0_STM32G030
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G03X

config STM32F0L0G0_STM32G031
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G03X
	select STM32F0L0G0_HAVE_LPUART1

config STM32F0L0G0_STM32G03X
	bool
	default n

config STM32F0L0G0_STM32G041
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_AES
	select STM32F0L0G0_HAVE_LPUART1

config STM32F0L0G0_STM32G050
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G05X

config STM32F0L0G0_STM32G051
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G05X
	select STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_HAVE_COMP1
	select STM32F0L0G0_HAVE_COMP2
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_LPUART1

config STM32F0L0G0_STM32G05X
	bool
	default n
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7

config STM32F0L0G0_STM32G061
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_AES
	select STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_HAVE_COMP1
	select STM32F0L0G0_HAVE_COMP2
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_LPUART1

config STM32F0L0G0_STM32G070
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G07X

config STM32F0L0G0_STM32G071
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G07X
	select STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_HAVE_COMP1
	select STM32F0L0G0_HAVE_COMP2
	select STM32F0L0G0_HAVE_CEC
	select STM32F0L0G0_HAVE_LPUART1

config STM32F0L0G0_STM32G07X
	bool
	default n
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_UCPD1
	select STM32F0L0G0_HAVE_UCPD2

config STM32F0L0G0_STM32G081
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_AES
	select STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_HAVE_COMP1
	select STM32F0L0G0_HAVE_COMP2
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_UCPD1
	select STM32F0L0G0_HAVE_UCPD2
	select STM32F0L0G0_HAVE_CEC
	select STM32F0L0G0_HAVE_LPUART1

config STM32F0L0G0_STM32G0B0
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G0BX

config STM32F0L0G0_STM32G0B1
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_STM32G0BX
	select STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_HAVE_COMP1
	select STM32F0L0G0_HAVE_COMP2
	select STM32F0L0G0_HAVE_COMP3
	select STM32F0L0G0_HAVE_FDCAN1
	select STM32F0L0G0_HAVE_FDCAN2
	select STM32F0L0G0_HAVE_CEC

config STM32F0L0G0_STM32G0BX
	bool
	default n
	select STM32F0L0G0_HAVE_DMA2
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_USART6
	select STM32F0L0G0_HAVE_LPUART1
	select STM32F0L0G0_HAVE_LPUART2
	select STM32F0L0G0_HAVE_CRS
	select STM32F0L0G0_HAVE_TIM4
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_I2C3
	select STM32F0L0G0_HAVE_SPI3
	select STM32F0L0G0_HAVE_I2S2
	select STM32F0L0G0_HAVE_USBDEV
	select STM32F0L0G0_HAVE_UCPD1
	select STM32F0L0G0_HAVE_UCPD2
	select STM32F0L0G0_HAVE_HSI48

config STM32F0L0G0_STM32G0C1
	bool
	default n
	select STM32F0L0G0_STM32G0
	select STM32F0L0G0_HAVE_DMA2
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_USART6
	select STM32F0L0G0_HAVE_CRS
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_AES
	select STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_HAVE_COMP1
	select STM32F0L0G0_HAVE_COMP2
	select STM32F0L0G0_HAVE_COMP3
	select STM32F0L0G0_HAVE_TIM4
	select STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_HAVE_I2C3
	select STM32F0L0G0_HAVE_SPI3
	select STM32F0L0G0_HAVE_I2S2
	select STM32F0L0G0_HAVE_LPUART2
	select STM32F0L0G0_HAVE_USBDEV
	select STM32F0L0G0_HAVE_UCPD1
	select STM32F0L0G0_HAVE_UCPD2
	select STM32F0L0G0_HAVE_FDCAN1
	select STM32F0L0G0_HAVE_FDCAN2
	select STM32F0L0G0_HAVE_CEC
	select STM32F0L0G0_HAVE_HSI48

config STM32F0L0G0_VALUELINE
	bool
	default n
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2

config STM32F0L0G0_ACCESSLINE
	bool
	default n
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_CAN1
	select STM32F0L0G0_HAVE_SPI2

config STM32F0L0G0_LOWVOLTLINE
	bool
	default n
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_CAN1
	select STM32F0L0G0_HAVE_SPI2

config STM32F0L0G0_USBLINE
	bool
	default n
	select STM32F0L0G0_HAVE_HSI48
	select STM32F0L0G0_HAVE_CAN1
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_USBDEV

config STM32F0L0G0_ENERGYLITE
	bool
	default n

config ARCH_CHIP_STM32L053XX
	bool
	select STM32F0L0G0_STM32L0

config ARCH_CHIP_STM32L071XX
	bool
	select STM32F0L0G0_STM32L0
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_HSI48
	select STM32F0L0G0_HAVE_USART4

config ARCH_CHIP_STM32L072XX
	bool
	select STM32F0L0G0_STM32L0
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_HSI48
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_I2C2
	select STM32F0L0G0_HAVE_USBDEV

config ARCH_CHIP_STM32L073XX
	bool
	select STM32F0L0G0_STM32L0
	select STM32F0L0G0_HAVE_RNG
	select STM32F0L0G0_HAVE_HSI48
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_HAVE_SPI2
	select STM32F0L0G0_HAVE_I2C2
	select STM32F0L0G0_HAVE_I2C3
	select STM32F0L0G0_HAVE_USBDEV

config ARCH_CHIP_STM32C051XX
	bool
	select STM32F0L0G0_STM32C0

config ARCH_CHIP_STM32C071XX
	bool
	select STM32F0L0G0_STM32C0
	select STM32F0L0G0_HAVE_USBDEV

config ARCH_CHIP_STM32C091XX
	bool 
	select STM32F0L0G0_STM32C0
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_TIM15

config ARCH_CHIP_STM32C092XX
	bool 
	select STM32F0L0G0_STM32C0
	select STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_HAVE_FDCAN1

config STM32F0L0G0_DFU
	bool "DFU bootloader"
	default n
	depends on !STM32F0L0G0_VALUELINE
	---help---
		Configure and position code for use with the STMicro DFU bootloader.  Do
		not select this option if you will load code using JTAG/SWM.

config STM32F0L0G0_PROGMEM
	bool "Flash PROGMEM support"
	default n
	depends on ARCH_HAVE_PROGMEM
	select MTD
	select MTD_PROGMEM
	---help---
		Add progmem support, start block and end block options are provided to
		obtain a uniform flash memory mapping.

choice
	prompt "SysTick clock source"
	default STM32F0L0G0_SYSTICK_CORECLK

config STM32F0L0G0_SYSTICK_CORECLK
	bool "Cortex-M0 core clock"

config STM32F0L0G0_SYSTICK_CORECLK_DIV16
	bool "Cortex-M0 core clock divided by 16"

endchoice # SysTick clock source

config ARCH_BOARD_STM32F0G0L0_CUSTOM_CLOCKCONFIG
	bool "Custom clock configuration"
	default n
	---help---
		Enables special, board-specific STM32 clock configuration.

config STM32F0G0L0_USE_LEGACY_PINMAP
	bool "Use the legacy pinmap with GPIO_SPEED_xxx included."
	default y
	---help---
		In the past, pinmap files included GPIO_SPEED_xxxMhz. These speed
		settings should have come from the board.h as it describes the wiring
		of the SoC to the board. The speed is really slew rate control and
		therefore is related to the layout and can only be properly set
		in board.h.

		STM32F0G0L0_USE_LEGACY_PINMAP is provided, to allow lazy migration to
		using pinmaps without speeds. The work required to do this can be aided
		by running tools/stm32_pinmap_tool.py. The tools will take a board.h
		file and a legacy pinmap and output the required changes that one needs
		to make to a board.h file.

		Eventually, STM32F0G0L0_USE_LEGACY_PINMAP will be deprecated and the
		legacy pinmaps removed from NuttX. Any new boards added should set
		STM32F0G0L0_USE_LEGACY_PINMAP=n and fully define the pins in board.h

menu "STM32 Peripheral Support"

# These "hidden" settings determine whether a peripheral option is available
# for the selected MCU

config STM32F0L0G0_HAVE_AES
	bool
	default n

config STM32F0L0G0_HAVE_VREFINT
	bool
	default n

config STM32F0L0G0_HAVE_CCM
	bool
	default n

config STM32F0L0G0_HAVE_HSI48
	bool
	default n

config STM32F0L0G0_HAVE_LCD
	bool
	default n

config STM32F0L0G0_HAVE_USBDEV
	bool
	default n

config STM32F0L0G0_HAVE_FSMC
	bool
	default n

config STM32F0L0G0_HAVE_USART3
	bool
	default n

config STM32F0L0G0_HAVE_USART4
	bool
	default n

config STM32F0L0G0_HAVE_USART5
	bool
	default n

config STM32F0L0G0_HAVE_USART6
	bool
	default n

config STM32F0L0G0_HAVE_USART7
	bool
	default n

config STM32F0L0G0_HAVE_USART8
	bool
	default n

config STM32F0L0G0_HAVE_LPUART1
	bool
	default n

config STM32F0L0G0_HAVE_LPUART2
	bool
	default n

config STM32F0L0G0_HAVE_TIM1
	bool
	default n

config STM32F0L0G0_HAVE_TIM2
	bool
	default n

config STM32F0L0G0_HAVE_TIM3
	bool
	default n

config STM32F0L0G0_HAVE_TIM4
	bool
	default n

config STM32F0L0G0_HAVE_TIM6
	bool
	default n

config STM32F0L0G0_HAVE_TIM7
	bool
	default n

config STM32F0L0G0_HAVE_TIM14
	bool
	default n

config STM32F0L0G0_HAVE_TIM15
	bool
	default n

config STM32F0L0G0_HAVE_TIM16
	bool
	default n

config STM32F0L0G0_HAVE_TIM17
	bool
	default n

config STM32F0L0G0_HAVE_TSC
	bool
	default n

config STM32F0L0G0_HAVE_ADC1_DMA
	bool
	default n

config STM32F0L0G0_HAVE_ADC_OVERSAMPLE
	bool
	default STM32F0L0G0_STM32L0 || STM32F0L0G0_STM32G0 || STM32F0L0G0_STM32C0

config STM32F0L0G0_HAVE_CEC
	bool
	default n

config STM32F0L0G0_HAVE_CAN1
	bool
	default n

config STM32F0L0G0_HAVE_COMP1
	bool
	default n

config STM32F0L0G0_HAVE_COMP2
	bool
	default n

config STM32F0L0G0_HAVE_COMP3
	bool
	default n

config STM32F0L0G0_HAVE_DAC1
	bool
	default n

config STM32F0L0G0_HAVE_DMAMUX
	bool
	default n

config STM32F0L0G0_HAVE_DMA2
	bool
	default n

config STM32F0L0G0_HAVE_RNG
	bool
	default n

config STM32F0L0G0_HAVE_CRS
	bool
	default n

config STM32F0L0G0_HAVE_I2C2
	bool
	default n

config STM32F0L0G0_HAVE_I2C3
	bool
	default n

config STM32F0L0G0_HAVE_SPI2
	bool
	default n

config STM32F0L0G0_HAVE_SPI3
	bool
	default n

config STM32F0L0G0_HAVE_SAIPLL
	bool
	default n

config STM32F0L0G0_HAVE_SDIO
	bool
	default n

config STM32F0L0G0_HAVE_I2SPLL
	bool
	default n

config STM32F0L0G0_HAVE_OPAMP1
	bool
	default n

config STM32F0L0G0_HAVE_OPAMP2
	bool
	default n

config STM32F0L0G0_HAVE_OPAMP3
	bool
	default n

config STM32F0L0G0_HAVE_OPAMP4
	bool
	default n

config STM32F0L0G0_HAVE_FDCAN1
	bool
	default n

config STM32F0L0G0_HAVE_FDCAN2
	bool
	default n

config STM32F0L0G0_HAVE_I2S2
	bool
	default n

config STM32F0L0G0_HAVE_UCPD1
	bool
	default n

config STM32F0L0G0_HAVE_UCPD2
	bool
	default n

# These are STM32 peripherals IP blocks

config STM32F0L0G0_HAVE_IP_USART_V1
	bool
	default n

config STM32F0L0G0_HAVE_IP_USART_V2
	bool
	default n

config STM32F0L0G0_HAVE_IP_EXTI_V1
	bool
	default n

config STM32F0L0G0_HAVE_IP_EXTI_V2
	bool
	default n

# These are the peripheral selections proper

config STM32F0L0G0_ADC1
	bool "ADC1"
	default n
	select STM32F0L0G0_ADC

config STM32F0L0G0_COMP1
	bool "COMP1"
	default n
	depends on STM32F0L0G0_HAVE_COMP1

config STM32F0L0G0_COMP2
	bool "COMP2"
	default n
	depends on STM32F0L0G0_HAVE_COMP2

config STM32F0L0G0_BKP
	bool "BKP"
	default n

config STM32F0L0G0_BKPSRAM
	bool "Enable BKP RAM Domain"
	default n

config STM32F0L0G0_CAN1
	bool "CAN1"
	default n
	select CAN
	select STM32F0L0G0_CAN
	depends on STM32F0L0G0_HAVE_CAN1

config STM32F0L0G0_AES
	bool "128-bit AES"
	default n
	depends on STM32F0L0G0_HAVE_AES
	select CRYPTO_AES192_DISABLE if CRYPTO_ALGTEST
	select CRYPTO_AES256_DISABLE if CRYPTO_ALGTEST

config STM32F0L0G0_VREFINT
	bool "Enable VREFINT"
	default n
	depends on STM32F0L0G0_HAVE_VREFINT

config STM32F0L0G0_CEC
	bool "CEC"
	default n
	depends on STM32F0L0G0_HAVE_CEC

config STM32F0L0G0_CRC
	bool "CRC"
	default n

config STM32F0L0G0_CRYP
	bool "CRYP"
	default n
	depends on STM32F0L0G0_HAVE_HASH

config STM32F0L0G0_DMA1
	bool "DMA1"
	default n
	select ARCH_DMA
	select STM32F0L0G0_DMA

config STM32F0L0G0_DMA2
	bool "DMA2"
	default n
	depends on STM32F0L0G0_HAVE_DMA2
	select ARCH_DMA
	select STM32F0L0G0_DMA

config STM32F0L0G0_DAC1
	bool "DAC1"
	default n
	depends on STM32F0L0G0_HAVE_DAC1
	select STM32F0L0G0_DAC

config STM32F0L0G0_FDCAN1
	bool "FDCAN1"
	default n
	depends on STM32F0L0G0_HAVE_FDCAN1
	select STM32F0L0G0_FDCAN

config STM32F0L0G0_FSMC
	bool "FSMC"
	default n
	depends on STM32F0L0G0_HAVE_FSMC

config STM32F0L0G0_HASH
	bool "HASH"
	default n
	depends on STM32F0L0G0_HAVE_HASH

config STM32F0L0G0_I2C1
	bool "I2C1"
	default n
	select STM32F0L0G0_I2C

config STM32F0L0G0_I2C2
	bool "I2C2"
	default n
	depends on STM32F0L0G0_HAVE_I2C2
	select STM32F0L0G0_I2C

config STM32F0L0G0_I2C3
	bool "I2C3"
	default n
	depends on STM32F0L0G0_HAVE_I2C3
	select STM32F0L0G0_I2C

config STM32F0L0G0_PWR
	bool "PWR"
	default n

config STM32F0L0G0_RNG
	bool "RNG"
	default n
	depends on STM32F0L0G0_HAVE_RNG
	select ARCH_HAVE_RNG

config STM32F0L0G0_SDIO
	bool "SDIO"
	default n
	depends on STM32F0L0G0_HAVE_SDIO
	select ARCH_HAVE_SDIO
	select ARCH_HAVE_SDIOWAIT_WRCOMPLETE
	select ARCH_HAVE_SDIO_PREFLIGHT

config STM32F0L0G0_SPI1
	bool "SPI1"
	default n
	select SPI
	select STM32F0L0G0_SPI

config STM32F0L0G0_SPI2
	bool "SPI2"
	default n
	depends on STM32F0L0G0_HAVE_SPI2
	select SPI
	select STM32F0L0G0_SPI

config STM32F0L0G0_SPI3
	bool "SPI3"
	default n
	depends on STM32F0L0G0_HAVE_SPI3
	select SPI
	select STM32F0L0G0_SPI

config STM32F0L0G0_SYSCFG
	bool "SYSCFG"
	default y

config STM32F0L0G0_TIM1
	bool "TIM1"
	default n
	depends on STM32F0L0G0_HAVE_TIM1
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM2
	bool "TIM2"
	default n
	depends on STM32F0L0G0_HAVE_TIM2
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM3
	bool "TIM3"
	default n
	depends on STM32F0L0G0_HAVE_TIM3
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM6
	bool "TIM6"
	default n
	depends on STM32F0L0G0_HAVE_TIM6
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM7
	bool "TIM7"
	default n
	depends on STM32F0L0G0_HAVE_TIM7
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM14
	bool "TIM14"
	default n
	depends on STM32F0L0G0_HAVE_TIM14
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM15
	bool "TIM15"
	default n
	depends on STM32F0L0G0_HAVE_TIM15
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM16
	bool "TIM16"
	default n
	depends on STM32F0L0G0_HAVE_TIM16
	select STM32F0L0G0_TIM

config STM32F0L0G0_TIM17
	bool "TIM17"
	default n
	depends on STM32F0L0G0_HAVE_TIM17
	select STM32F0L0G0_TIM

config STM32F0L0G0_TSC
	bool "TSC"
	default n
	depends on STM32F0L0G0_HAVE_TSC

config STM32F0L0G0_USART1
	bool "USART1"
	default n
	select STM32F0L0G0_USART

config STM32F0L0G0_USART2
	bool "USART2"
	default n
	select STM32F0L0G0_USART

config STM32F0L0G0_USART3
	bool "USART3"
	default n
	depends on STM32F0L0G0_HAVE_USART3
	select STM32F0L0G0_USART

config STM32F0L0G0_USART4
	bool "USART4"
	default n
	depends on STM32F0L0G0_HAVE_USART4
	select STM32F0L0G0_USART

config STM32F0L0G0_USART5
	bool "USART5"
	default n
	depends on STM32F0L0G0_HAVE_USART5
	select STM32F0L0G0_USART

config STM32F0L0G0_USART6
	bool "USART6"
	default n
	depends on STM32F0L0G0_HAVE_USART6
	select STM32F0L0G0_USART

config STM32F0L0G0_USART7
	bool "USART7"
	default n
	depends on STM32F0L0G0_HAVE_USART7
	select STM32F0L0G0_USART

config STM32F0L0G0_USART8
	bool "USART8"
	default n
	depends on STM32F0L0G0_HAVE_USART8
	select STM32F0L0G0_USART

config STM32F0L0G0_USB
	bool "USB Device"
	default n
	depends on STM32F0L0G0_HAVE_USBDEV
	select USBDEV

config STM32F0L0G0_LCD
	bool "Segment LCD"
	default n
	depends on STM32F0L0G0_HAVE_LCD
	select USBDEV

config STM32F0L0G0_IWDG
	bool "IWDG"
	default n
	select WATCHDOG

config STM32F0L0G0_WWDG
	bool "WWDG"
	default n
	select WATCHDOG

endmenu # STM32 Peripheral Support

config STM32F0L0G0_COMP
	bool
	default n

config STM32F0L0G0_ADC
	bool
	default n

config STM32F0L0G0_DAC
	bool
	default n

config STM32F0L0G0_DMA
	bool
	default n

config STM32F0L0G0_SPI
	bool

config STM32F0L0G0_SPI_DMA
	bool
	default n

config STM32F0L0G0_I2C
	bool
	default n

config STM32F0L0G0_CAN
	bool
	default n

config STM32F0L0G0_PWM
	bool
	default n
	select ARCH_HAVE_PWM_PULSECOUNT

config STM32F0L0G0_USART
	bool
	default n

config STM32F0L0G0_TIM
	bool
	default n

config STM32F0L0G0_FDCAN
	bool
	default n

config STM32F0L0G0_SERIALDRIVER
	bool
	default n

config STM32F0L0G0_1WIREDRIVER
	bool
	default n

menu "Timer Configuration"

config STM32F0L0G0_TIM1_PWM
	bool "TIM1 PWM"
	default n
	depends on STM32F0L0G0_TIM1
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 1 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If
		STM32F0L0G0_TIM1 is defined then THIS option may also be defined to
		indicate that the timer is intended to be used for pulsed output modulation.

		Valid channel modes:

		  0 -> PWM Mode 1
		  1 -> PWM Mode 2
		  2 -> Combined PWM mode 1
		  3 -> Combined PWM mode 2
		  4 -> Asymmetric PWM mode 1
		  5 -> Asymmetric PWM mode 2

if STM32F0L0G0_TIM1_PWM

config STM32F0L0G0_TIM1_MODE
	int "TIM1 Mode"
	default 0
	range 0 4
	---help---
		Specifies the timer mode:

		  0 -> Upcounting mode
		  1 -> Downcounting mode
		  2 -> Center-aligned mode 1
		  3 -> Center-aligned mode 2
		  4 -> Center-aligned mode 3

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM1_CHANNEL1
	bool "TIM1 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM1_CHANNEL1

config STM32F0L0G0_TIM1_CH1MODE
	int "TIM1 Channel 1 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM1_PWM description for available modes.

config STM32F0L0G0_TIM1_CH1OUT
	bool "TIM1 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

config STM32F0L0G0_TIM1_CH1NOUT
	bool "TIM1 Channel 1 Complementary Output"
	default n
	depends on STM32F0L0G0_TIM1_CH1OUT
	---help---
		Enables channel 1 complementary output.

endif # STM32F0L0G0_TIM1_CHANNEL1

config STM32F0L0G0_TIM1_CHANNEL2
	bool "TIM1 Channel 2"
	default n
	---help---
		Enables channel 2.

if STM32F0L0G0_TIM1_CHANNEL2

config STM32F0L0G0_TIM1_CH2MODE
	int "TIM1 Channel 2 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM1_PWM description for available modes.

config STM32F0L0G0_TIM1_CH2OUT
	bool "TIM1 Channel 2 Output"
	default n
	---help---
		Enables channel 2 output.

config STM32F0L0G0_TIM1_CH2NOUT
	bool "TIM1 Channel 2 Complementary Output"
	default n
	depends on STM32F0L0G0_TIM1_CH2OUT
	---help---
		Enables channel 2 complementary output.

endif # STM32F0L0G0_TIM1_CHANNEL2

config STM32F0L0G0_TIM1_CHANNEL3
	bool "TIM1 Channel 3"
	default n
	---help---
		Enables channel 3.

if STM32F0L0G0_TIM1_CHANNEL3

config STM32F0L0G0_TIM1_CH3MODE
	int "TIM1 Channel 3 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM1_PWM description for available modes.

config STM32F0L0G0_TIM1_CH3OUT
	bool "TIM1 Channel 3 Output"
	default n
	---help---
		Enables channel 3 output.

config STM32F0L0G0_TIM1_CH3NOUT
	bool "TIM1 Channel 3 Complementary Output"
	default n
	depends on STM32F0L0G0_TIM1_CH3OUT
	---help---
		Enables channel 3 complementary output.

endif # STM32F0L0G0_TIM1_CHANNEL3

config STM32F0L0G0_TIM1_CHANNEL4
	bool "TIM1 Channel 4"
	default n
	---help---
		Enables channel 4.

if STM32F0L0G0_TIM1_CHANNEL4

config STM32F0L0G0_TIM1_CH4MODE
	int "TIM1 Channel 4 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM1_PWM description for available modes.

config STM32F0L0G0_TIM1_CH4OUT
	bool "TIM1 Channel 4 Output"
	default n
	---help---
		Enables channel 4 output.

endif # STM32F0L0G0_TIM1_CHANNEL4

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM1_CHANNEL
	int "TIM1 PWM Output Channel"
	default 1
	range 1 4
	---help---
		If TIM1 is enabled for PWM usage, you also need specifies the timer output
		channel {1,..,4}

config STM32F0L0G0_TIM1_CHMODE
	int "TIM1 Channel Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM1_PWM description for available modes.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM1_PWM

config STM32F0L0G0_TIM2_PWM
	bool "TIM2 PWM"
	default n
	depends on STM32F0L0G0_TIM2
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 2 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If
		STM32F0L0G0_TIM2 is defined then THIS option may also be defined to
		indicate that the timer is intended to be used for pulsed output modulation.

		Valid channel modes:

		  0 -> PWM Mode 1
		  1 -> PWM Mode 2
		  2 -> Combined PWM mode 1
		  3 -> Combined PWM mode 2
		  4 -> Asymmetric PWM mode 1
		  5 -> Asymmetric PWM mode 2

if STM32F0L0G0_TIM2_PWM

config STM32F0L0G0_TIM2_MODE
	int "TIM2 Mode"
	default 0
	range 0 4
	---help---
		Specifies the timer mode:

		  0 -> Upcounting mode
		  1 -> Downcounting mode
		  2 -> Center-aligned mode 1
		  3 -> Center-aligned mode 2
		  4 -> Center-aligned mode 3

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM2_CHANNEL1
	bool "TIM2 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM2_CHANNEL1

config STM32F0L0G0_TIM2_CH1MODE
	int "TIM2 Channel 1 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM2_PWM description for available modes.

config STM32F0L0G0_TIM2_CH1OUT
	bool "TIM2 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

endif # STM32F0L0G0_TIM2_CHANNEL1

config STM32F0L0G0_TIM2_CHANNEL2
	bool "TIM2 Channel 2"
	default n
	---help---
		Enables channel 2.

if STM32F0L0G0_TIM2_CHANNEL2

config STM32F0L0G0_TIM2_CH2MODE
	int "TIM2 Channel 2 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM2_PWM description for available modes.

config STM32F0L0G0_TIM2_CH2OUT
	bool "TIM2 Channel 2 Output"
	default n
	---help---
		Enables channel 2 output.

endif # STM32F0L0G0_TIM2_CHANNEL2

config STM32F0L0G0_TIM2_CHANNEL3
	bool "TIM2 Channel 3"
	default n
	---help---
		Enables channel 3.

if STM32F0L0G0_TIM2_CHANNEL3

config STM32F0L0G0_TIM2_CH3MODE
	int "TIM2 Channel 3 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM2_PWM description for available modes.

config STM32F0L0G0_TIM2_CH3OUT
	bool "TIM2 Channel 3 Output"
	default n
	---help---
		Enables channel 3 output.

endif # STM32F0L0G0_TIM2_CHANNEL3

config STM32F0L0G0_TIM2_CHANNEL4
	bool "TIM2 Channel 4"
	default n
	---help---
		Enables channel 4.

if STM32F0L0G0_TIM2_CHANNEL4

config STM32F0L0G0_TIM2_CH4MODE
	int "TIM2 Channel 4 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM2_PWM description for available modes.

config STM32F0L0G0_TIM2_CH4OUT
	bool "TIM2 Channel 4 Output"
	default n
	---help---
		Enables channel 4 output.

endif # STM32F0L0G0_TIM2_CHANNEL4

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM2_CHANNEL
	int "TIM2 PWM Output Channel"
	default 1
	range 1 4
	---help---
		If TIM2 is enabled for PWM usage, you also need specifies the timer output
		channel {1,..,4}

config STM32F0L0G0_TIM2_CHMODE
	int "TIM2 Channel Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM2_PWM description for available modes.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM2_PWM

config STM32F0L0G0_TIM3_PWM
	bool "TIM3 PWM"
	default n
	depends on STM32F0L0G0_TIM3
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 3 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If
		STM32F0L0G0_TIM3 is defined then THIS option may also be defined to
		indicate that the timer is intended to be used for pulsed output modulation.

		Valid channel modes:

		  0 -> PWM Mode 1
		  1 -> PWM Mode 2
		  2 -> Combined PWM mode 1
		  3 -> Combined PWM mode 2
		  4 -> Asymmetric PWM mode 1
		  5 -> Asymmetric PWM mode 2

if STM32F0L0G0_TIM3_PWM

config STM32F0L0G0_TIM3_MODE
	int "TIM3 Mode"
	default 0
	range 0 4
	---help---
		Specifies the timer mode:

		  0 -> Upcounting mode
		  1 -> Downcounting mode
		  2 -> Center-aligned mode 1
		  3 -> Center-aligned mode 2
		  4 -> Center-aligned mode 3

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM3_CHANNEL1
	bool "TIM3 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM3_CHANNEL1

config STM32F0L0G0_TIM3_CH1MODE
	int "TIM3 Channel 1 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM3_PWM description for available modes.

config STM32F0L0G0_TIM3_CH1OUT
	bool "TIM3 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

endif # STM32F0L0G0_TIM3_CHANNEL1

config STM32F0L0G0_TIM3_CHANNEL2
	bool "TIM3 Channel 2"
	default n
	---help---
		Enables channel 2.

if STM32F0L0G0_TIM3_CHANNEL2

config STM32F0L0G0_TIM3_CH2MODE
	int "TIM3 Channel 2 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM3_PWM description for available modes.

config STM32F0L0G0_TIM3_CH2OUT
	bool "TIM3 Channel 2 Output"
	default n
	---help---
		Enables channel 2 output.

endif # STM32F0L0G0_TIM3_CHANNEL2

config STM32F0L0G0_TIM3_CHANNEL3
	bool "TIM3 Channel 3"
	default n
	---help---
		Enables channel 3.

if STM32F0L0G0_TIM3_CHANNEL3

config STM32F0L0G0_TIM3_CH3MODE
	int "TIM3 Channel 3 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM3_PWM description for available modes.

config STM32F0L0G0_TIM3_CH3OUT
	bool "TIM3 Channel 3 Output"
	default n
	---help---
		Enables channel 3 output.

endif # STM32F0L0G0_TIM3_CHANNEL3

config STM32F0L0G0_TIM3_CHANNEL4
	bool "TIM3 Channel 4"
	default n
	---help---
		Enables channel 4.

if STM32F0L0G0_TIM3_CHANNEL4

config STM32F0L0G0_TIM3_CH4MODE
	int "TIM3 Channel 4 Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM3_PWM description for available modes.

config STM32F0L0G0_TIM3_CH4OUT
	bool "TIM3 Channel 4 Output"
	default n
	---help---
		Enables channel 4 output.

endif # STM32F0L0G0_TIM3_CHANNEL4

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM3_CHANNEL
	int "TIM3 PWM Output Channel"
	default 1
	range 1 4
	---help---
		If TIM3 is enabled for PWM usage, you also need specifies the timer output
		channel {1,..,4}

config STM32F0L0G0_TIM3_CHMODE
	int "TIM3 Channel Mode"
	default 0
	range 0 5
	---help---
		Specifies the channel mode. See STM32F0L0G0_TIM3_PWM description for available modes.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM3_PWM

config STM32F0L0G0_TIM14_PWM
	bool "TIM14 PWM"
	default n
	depends on STM32F0L0G0_TIM14
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 14 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If STM32F0L0G0_TIM14
		is defined then THIS following may also be defined to indicate that
		the timer is intended to be used for pulsed output modulation.

if STM32F0L0G0_TIM14_PWM

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM14_CHANNEL1
	bool "TIM14 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM14_CHANNEL1

config STM32F0L0G0_TIM14_CH1MODE
	int "TIM14 Channel 1 Mode"
	default 0
	range 0 1
	---help---
		Specifies the channel mode.

config STM32F0L0G0_TIM14_CH1OUT
	bool "TIM14 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

endif # STM32F0L0G0_TIM14_CHANNEL1

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM14_CHANNEL
	int "TIM14 PWM Output Channel"
	default 1
	range 1 1
	---help---
		If TIM14 is enabled for PWM usage, you also need specifies the timer output
		channel {1}

config STM32F0L0G0_TIM14_CHMODE
	int "TIM14 Channel Mode"
	default 0
	range 0 1
	---help---
		Specifies the channel mode.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM14_PWM

config STM32F0L0G0_TIM15_PWM
	bool "TIM15 PWM"
	default n
	depends on STM32F0L0G0_TIM15
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 15 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If STM32F0L0G0_TIM15
		is defined then THIS following may also be defined to indicate that
		the timer is intended to be used for pulsed output modulation.

if STM32F0L0G0_TIM15_PWM

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM15_CHANNEL1
	bool "TIM15 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM15_CHANNEL1

config STM32F0L0G0_TIM15_CH1MODE
	int "TIM15 Channel 1 Mode"
	default 0
	range 0 3
	---help---
		Specifies the channel mode.

config STM32F0L0G0_TIM15_CH1OUT
	bool "TIM15 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

config STM32F0L0G0_TIM15_CH1NOUT
	bool "TIM15 Channel 1 Complementary Output"
	default n
	depends on STM32F0L0G0_TIM15_CH1OUT
	---help---
		Enables channel 1 complementary output.

endif # STM32F0L0G0_TIM15_CHANNEL1

config STM32F0L0G0_TIM15_CHANNEL2
	bool "TIM15 Channel 2"
	default n
	---help---
		Enables channel 2.

if STM32F0L0G0_TIM15_CHANNEL2

config STM32F0L0G0_TIM15_CH2MODE
	int "TIM15 Channel 2 Mode"
	default 0
	range 0 3
	---help---
		Specifies the channel mode.

config STM32F0L0G0_TIM15_CH2OUT
	bool "TIM15 Channel 2 Output"
	default n
	---help---
		Enables channel 2 output.

endif # STM32F0L0G0_TIM15_CHANNEL2

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM15_CHANNEL
	int "TIM15 PWM Output Channel"
	default 1
	range 1 2
	---help---
		If TIM15 is enabled for PWM usage, you also need specifies the timer output
		channel {1,2}

config STM32F0L0G0_TIM15_CHMODE
	int "TIM15 Channel Mode"
	default 0
	range 0 3
	---help---
		Specifies the channel mode.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM15_PWM

config STM32F0L0G0_TIM16_PWM
	bool "TIM16 PWM"
	default n
	depends on STM32F0L0G0_TIM16
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 16 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If STM32F0L0G0_TIM16
		is defined then THIS following may also be defined to indicate that
		the timer is intended to be used for pulsed output modulation.

if STM32F0L0G0_TIM16_PWM

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM16_CHANNEL1
	bool "TIM16 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM16_CHANNEL1

config STM32F0L0G0_TIM16_CH1MODE
	int "TIM16 Channel 1 Mode"
	default 0
	range 0 1
	---help---
		Specifies the channel mode.

config STM32F0L0G0_TIM16_CH1OUT
	bool "TIM16 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

config STM32F0L0G0_TIM16_CH1NOUT
	bool "TIM16 Channel 1 Complementary Output"
	default n
	depends on STM32F0L0G0_TIM16_CH1OUT
	---help---
		Enables channel 1 complementary output.

endif # STM32F0L0G0_TIM16_CHANNEL1

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM16_CHANNEL
	int "TIM16 PWM Output Channel"
	default 1
	range 1 1
	---help---
		If TIM16 is enabled for PWM usage, you also need specifies the timer output
		channel {1}

config STM32F0L0G0_TIM16_CHMODE
	int "TIM16 Channel Mode"
	default 0
	range 0 1
	---help---
		Specifies the channel mode.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM16_PWM

config STM32F0L0G0_TIM17_PWM
	bool "TIM17 PWM"
	default n
	depends on STM32F0L0G0_TIM17
	select STM32F0L0G0_PWM
	---help---
		Reserve timer 17 for use by PWM

		Timer devices may be used for different purposes.  One special purpose is
		to generate modulated outputs for such things as motor control.  If STM32F0L0G0_TIM17
		is defined then THIS following may also be defined to indicate that
		the timer is intended to be used for pulsed output modulation.

if STM32F0L0G0_TIM17_PWM

if STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM17_CHANNEL1
	bool "TIM17 Channel 1"
	default n
	---help---
		Enables channel 1.

if STM32F0L0G0_TIM17_CHANNEL1

config STM32F0L0G0_TIM17_CH1MODE
	int "TIM17 Channel 1 Mode"
	default 0
	range 0 1
	---help---
		Specifies the channel mode.

config STM32F0L0G0_TIM17_CH1OUT
	bool "TIM17 Channel 1 Output"
	default n
	---help---
		Enables channel 1 output.

config STM32F0L0G0_TIM17_CH1NOUT
	bool "TIM17 Channel 1 Complementary Output"
	default n
	depends on STM32F0L0G0_TIM17_CH1OUT
	---help---
		Enables channel 1 complementary output.

endif # STM32F0L0G0_TIM17_CHANNEL1

endif # STM32F0L0G0_PWM_MULTICHAN

if !STM32F0L0G0_PWM_MULTICHAN

config STM32F0L0G0_TIM17_CHANNEL
	int "TIM17 PWM Output Channel"
	default 1
	range 1 1
	---help---
		If TIM17 is enabled for PWM usage, you also need specifies the timer output
		channel {1}

config STM32F0L0G0_TIM17_CHMODE
	int "TIM17 Channel Mode"
	default 0
	range 0 1
	---help---
		Specifies the channel mode.

endif # !STM32F0L0G0_PWM_MULTICHAN

endif # STM32F0L0G0_TIM17_PWM

config STM32F0L0G0_PWM_MULTICHAN
	bool "PWM Multiple Output Channels"
	default n
	depends on STM32F0L0G0_PWM
	select ARCH_HAVE_PWM_MULTICHAN
	---help---
		Specifies that the PWM driver supports multiple output channels per timer.

config STM32F0L0G0_TIM1_ADC
	bool "TIM1 ADC"
	default n
	depends on STM32F0L0G0_TIM1 && STM32F0L0G0_ADC
	---help---
		Reserve timer 1 for use by ADC

choice
	prompt "Select TIM1 ADC channel"
	default STM32F0L0G0_TIM1_ADC1
	depends on STM32F0L0G0_TIM1_ADC

config STM32F0L0G0_TIM1_ADC1
	bool "TIM1 ADC channel 1"
	depends on STM32F0L0G0_ADC1
	select STM32F0L0G0_HAVE_ADC1_TIMER
	---help---
		Reserve TIM1 to trigger ADC1

endchoice

config STM32F0L0G0_TIM2_ADC
	bool "TIM2 ADC"
	default n
	depends on STM32F0L0G0_TIM2 && STM32F0L0G0_ADC
	---help---
		Reserve timer 1 for use by ADC

choice
	prompt "Select TIM2 ADC channel"
	default STM32F0L0G0_TIM2_ADC1
	depends on STM32F0L0G0_TIM2_ADC

config STM32F0L0G0_TIM2_ADC1
	bool "TIM2 ADC channel 1"
	depends on STM32F0L0G0_ADC1
	select STM32F0L0G0_HAVE_ADC1_TIMER
	---help---
		Reserve TIM2 to trigger ADC1

endchoice

config STM32F0L0G0_TIM3_ADC
	bool "TIM3 ADC"
	default n
	depends on STM32F0L0G0_TIM3 && STM32F0L0G0_ADC
	---help---
		Reserve timer 1 for use by ADC

choice
	prompt "Select TIM3 ADC channel"
	default STM32F0L0G0_TIM3_ADC1
	depends on STM32F0L0G0_TIM3_ADC

config STM32F0L0G0_TIM3_ADC1
	bool "TIM3 ADC channel 1"
	depends on STM32F0L0G0_ADC1
	select STM32F0L0G0_HAVE_ADC1_TIMER
	---help---
		Reserve TIM3 to trigger ADC1

endchoice

config STM32F0L0G0_TIM15_ADC
	bool "TIM15 ADC"
	default n
	depends on STM32F0L0G0_TIM15 && STM32F0L0G0_ADC
	---help---
		Reserve timer 1 for use by ADC

choice
	prompt "Select TIM15 ADC channel"
	default STM32F0L0G0_TIM15_ADC1
	depends on STM32F0L0G0_TIM15_ADC

config STM32F0L0G0_TIM15_ADC1
	bool "TIM15 ADC channel 1"
	depends on STM32F0L0G0_ADC1
	select STM32F0L0G0_HAVE_ADC1_TIMER
	---help---
		Reserve TIM15 to trigger ADC1

endchoice

config STM32F0L0G0_HAVE_ADC1_TIMER
	bool

config STM32F0L0G0_ADC1_SAMPLE_FREQUENCY
	int "ADC1 Sampling Frequency"
	default 100
	depends on STM32F0L0G0_HAVE_ADC1_TIMER
	---help---
		ADC1 sampling frequency.  Default:  100Hz

config STM32F0L0G0_ADC1_TIMTRIG
	int "ADC1 Timer Trigger"
	default 0
	range 0 5
	depends on STM32F0L0G0_HAVE_ADC1_TIMER
	---help---
		Values 0:CC1 1:CC2 2:CC3 3:CC4 4:TRGO 5:TRGO2.
		This option must match with the MCU's supported EXTSEL.

endmenu # Timer Configuration

menu "FDCAN driver configuration"
	depends on STM32F0L0G0_FDCAN

choice
	prompt "FDCAN character driver or SocketCAN support"
	default STM32F0L0G0_FDCAN_CHARDRIVER

config STM32F0L0G0_FDCAN_CHARDRIVER
	bool "STM32 FDCAN character driver support"
	select ARCH_HAVE_CAN_ERRORS
	select CAN

config STM32F0L0G0_FDCAN_SOCKET
	bool "STM32 FDCAN SocketCAN support"
	select NET_CAN_HAVE_ERRORS
	select NET_CAN_HAVE_CANFD

endchoice # FDCAN character driver or SocketCAN support

config STM32F0L0G0_FDCAN_REGDEBUG
	bool "CAN Register level debug"
	depends on DEBUG_CAN_INFO
	default n
	---help---
		Output detailed register-level CAN device debug information.
		Requires also CONFIG_DEBUG_CAN_INFO.

config STM32F0L0G0_FDCAN_QUEUE_MODE
	bool "FDCAN QUEUE mode (vs FIFO mode)"
	default n

menu "FDCAN1 device driver options"
	depends on STM32F0L0G0_FDCAN1

choice
	prompt "FDCAN1 frame format"
	default STM32F0L0G0_FDCAN1_ISO11898_1

config STM32F0L0G0_FDCAN1_ISO11898_1
	bool "ISO11898-1"
	---help---
		Enable ISO11898-1 frame format

config STM32F0L0G0_FDCAN1_NONISO_FORMAT
	bool "Non ISO"
	---help---
		Enable Non ISO, Bosch CAN FD Specification V1.0

endchoice # FDCAN1 frame format

choice
	prompt "FDCAN1 mode"
	default STM32F0L0G0_FDCAN1_CLASSIC

config STM32F0L0G0_FDCAN1_CLASSIC
	bool "Classic CAN"
	---help---
		Enable Classic CAN mode

config STM32F0L0G0_FDCAN1_FD
	bool "CAN FD"
	depends on CAN_FD || NET_CAN_CANFD
	---help---
		Enable CAN FD mode

config STM32F0L0G0_FDCAN1_FD_BRS
	bool "CAN FD with fast bit rate switching"
	depends on CAN_FD || NET_CAN_CANFD
	---help---
		Enable CAN FD mode with fast bit rate switching mode.

endchoice # FDCAN1 mode

config STM32F0L0G0_FDCAN1_LOOPBACK
	bool "Enable FDCAN1 loopback mode"
	default n
	---help---
		Enable the FDCAN1 local loopback mode for testing purposes.

comment "Nominal Bit Timing"

config STM32F0L0G0_FDCAN1_BITRATE
	int "FDCAN bitrate"
	default 500000
	range 0 1000000
	---help---
		FDCAN1 bitrate in bits per second.  Required if STM32F0L0G0_FDCAN1 is defined.

config STM32F0L0G0_FDCAN1_NTSEG1
	int "FDCAN1 NTSEG1 (PropSeg + PhaseSeg1)"
	default 6
	range 1 256
	---help---
		The length of the bit time is Tquanta * (SyncSeg + PropSeg + PhaseSeg1 + PhaseSeg2).

config STM32F0L0G0_FDCAN1_NTSEG2
	int "FDCAN1 NTSEG2 (PhaseSeg2)"
	default 7
	range 1 128
	---help---
		The length of the bit time is Tquanta * (SyncSeg + PropSeg + PhaseSeg1 + PhaseSeg2).

config STM32F0L0G0_FDCAN1_NSJW
	int "FDCAN1 synchronization jump width"
	default 1
	range 1 128
	---help---
		The length of the bit time is Tquanta * (SyncSeg + PropSeg + PhaseSeg1 + PhaseSeg2).

comment "Data Bit Timing"
	depends on CAN_FD && STM32F0L0G0_FDCAN1_FD_BRS

config STM32F0L0G0_FDCAN1_DBITRATE
	int "FDCAN1 data bitrate"
	default 2000000
	depends on CAN_FD && STM32F0L0G0_FDCAN1_FD_BRS
	---help---
		FDCAN1 bitrate in bits per second.  Required if operating in FD mode with bit rate switching (BRS).

config STM32F0L0G0_FDCAN1_DTSEG1
	int "FDCAN1 DTSEG1 (PropSeg + PhaseSeg1 of data phase)"
	default 4
	range 1 31
	depends on CAN_FD && STM32F0L0G0_FDCAN1_FD_BRS
	---help---
		The length of the bit time is Tquanta * (SyncSeg + PropSeg + PhaseSeg1 + PhaseSeg2).

config STM32F0L0G0_FDCAN1_DTSEG2
	int "FDCAN1 DTSEG2 (PhaseSeg2 of data phase)"
	default 4
	range 1 15
	depends on CAN_FD && STM32F0L0G0_FDCAN1_FD_BRS
	---help---
		The length of the bit time is Tquanta * (SyncSeg + PropSeg + PhaseSeg1 + PhaseSeg2).

config STM32F0L0G0_FDCAN1_DSJW
	int "FDCAN1 fast synchronization jump width"
	default 2
	range 1 15
	depends on CAN_FD && STM32F0L0G0_FDCAN1_FD_BRS
	---help---
		The duration of a synchronization jump is Tcan_clk x DSJW.

endmenu # FDCAN1 device driver options

endmenu # "FDCAN driver configuration"

menu "U[S]ART Configuration"
	depends on STM32F0L0G0_USART

comment "U[S]ART Device Configuration"

choice
	prompt "USART1 Driver Configuration"
	default STM32F0L0G0_USART1_SERIALDRIVER
	depends on STM32F0L0G0_USART1

config STM32F0L0G0_USART1_SERIALDRIVER
	bool "Standard serial driver"
	select USART1_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART1_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART1 Driver Configuration

if STM32F0L0G0_USART1_SERIALDRIVER

config USART1_RXFIFO_THRES
	int "USART1 Rx FIFO Threshold"
	default 3
	range 0 5
	depends on STM32F0L0G0_HAVE_IP_USART_V2
	---help---
		Select the Rx FIFO threshold:

		  0 -> 1/8 full
		  1 -> 1/4 full
		  2 -> 1/2 full
		  3 -> 3/4 full
		  4 -> 7/8 full
		  5 -> Full

		Higher values mean lower interrupt rates and better CPU performance.
		Lower values may be needed at high BAUD rates to prevent Rx data
		overrun errors.

config USART1_RS485
	bool "RS-485 on USART1"
	default n
	---help---
		Enable RS-485 interface on USART1. Your board config will have to
		provide GPIO_USART1_RS485_DIR pin definition.

config USART1_RS485_DIR_POLARITY
	int "USART1 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART1_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART1. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART1_SERIALDRIVER

choice
	prompt "USART2 Driver Configuration"
	default STM32F0L0G0_USART2_SERIALDRIVER
	depends on STM32F0L0G0_USART2

config STM32F0L0G0_USART2_SERIALDRIVER
	bool "Standard serial driver"
	select USART2_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART2_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART2 Driver Configuration

if STM32F0L0G0_USART2_SERIALDRIVER

config USART2_RXFIFO_THRES
	int "USART2 Rx FIFO Threshold"
	default 3
	range 0 5
	depends on STM32F0L0G0_HAVE_IP_USART_V2
	---help---
		Select the Rx FIFO threshold:

		  0 -> 1/8 full
		  1 -> 1/4 full
		  2 -> 1/2 full
		  3 -> 3/4 full
		  4 -> 7/8 full
		  5 -> Full

		Higher values mean lower interrupt rates and better CPU performance.
		Lower values may be needed at high BAUD rates to prevent Rx data
		overrun errors.

config USART2_RS485
	bool "RS-485 on USART2"
	default n
	---help---
		Enable RS-485 interface on USART2. Your board config will have to
		provide GPIO_USART2_RS485_DIR pin definition.

config USART2_RS485_DIR_POLARITY
	int "USART2 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART2_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART2. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART2_SERIALDRIVER

choice
	prompt "USART3 Driver Configuration"
	default STM32F0L0G0_USART3_SERIALDRIVER
	depends on STM32F0L0G0_USART3

config STM32F0L0G0_USART3_SERIALDRIVER
	bool "Standard serial driver"
	select USART3_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART3_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART3 Driver Configuration

if STM32F0L0G0_USART3_SERIALDRIVER

config USART3_RS485
	bool "RS-485 on USART3"
	default n
	---help---
		Enable RS-485 interface on USART3. Your board config will have to
		provide GPIO_USART3_RS485_DIR pin definition.

config USART3_RS485_DIR_POLARITY
	int "USART3 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART3_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART3. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART3_SERIALDRIVER

choice
	prompt "USART4 Driver Configuration"
	default STM32F0L0G0_USART4_SERIALDRIVER
	depends on STM32F0L0G0_USART4

config STM32F0L0G0_USART4_SERIALDRIVER
	bool "Standard serial driver"
	select USART4_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART4_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART4 Driver Configuration

if STM32F0L0G0_USART4_SERIALDRIVER

config USART4_RS485
	bool "RS-485 on USART4"
	default n
	---help---
		Enable RS-485 interface on USART4. Your board config will have to
		provide GPIO_USART4_RS485_DIR pin definition.

config USART4_RS485_DIR_POLARITY
	int "USART4 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART4_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART4. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART4_SERIALDRIVER

choice
	prompt "USART5 Driver Configuration"
	default STM32F0L0G0_USART5_SERIALDRIVER
	depends on STM32F0L0G0_USART5

config STM32F0L0G0_USART5_SERIALDRIVER
	bool "Standard serial driver"
	select USART5_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART5_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART5 Driver Configuration

if STM32F0L0G0_USART5_SERIALDRIVER

config USART5_RS485
	bool "RS-485 on USART5"
	default n
	---help---
		Enable RS-485 interface on USART5. Your board config will have to
		provide GPIO_USART5_RS485_DIR pin definition.

config USART5_RS485_DIR_POLARITY
	int "USART5 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART5_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART5. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART5_SERIALDRIVER

choice
	prompt "USART6 Driver Configuration"
	default STM32F0L0G0_USART6_SERIALDRIVER
	depends on STM32F0L0G0_USART6

config STM32F0L0G0_USART6_SERIALDRIVER
	bool "Standard serial driver"
	select USART6_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART6_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART6 Driver Configuration

if STM32F0L0G0_USART6_SERIALDRIVER

config USART6_RS485
	bool "RS-485 on USART6"
	default n
	---help---
		Enable RS-485 interface on USART6. Your board config will have to
		provide GPIO_USART6_RS485_DIR pin definition.

config USART6_RS485_DIR_POLARITY
	int "USART6 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART6_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART6. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART6_SERIALDRIVER

choice
	prompt "USART7 Driver Configuration"
	default STM32F0L0G0_USART7_SERIALDRIVER
	depends on STM32F0L0G0_USART7

config STM32F0L0G0_USART7_SERIALDRIVER
	bool "Standard serial driver"
	select USART7_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART7_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART7 Driver Configuration

if STM32F0L0G0_USART7_SERIALDRIVER

config USART7_RS485
	bool "RS-485 on USART7"
	default n
	---help---
		Enable RS-485 interface on USART7. Your board config will have to
		provide GPIO_USART7_RS485_DIR pin definition.

config USART7_RS485_DIR_POLARITY
	int "USART7 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART7_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART7. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART7_SERIALDRIVER

choice
	prompt "USART8 Driver Configuration"
	default STM32F0L0G0_USART8_SERIALDRIVER
	depends on STM32F0L0G0_USART8

config STM32F0L0G0_USART8_SERIALDRIVER
	bool "Standard serial driver"
	select USART8_SERIALDRIVER
	select ARCH_HAVE_SERIAL_TERMIOS
	select STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_USART8_1WIREDRIVER
	bool "1-Wire driver"
	select STM32F0L0G0_1WIREDRIVER

endchoice # USART8 Driver Configuration

if STM32F0L0G0_USART8_SERIALDRIVER

config USART8_RS485
	bool "RS-485 on USART8"
	default n
	---help---
		Enable RS-485 interface on USART8. Your board config will have to
		provide GPIO_USART8_RS485_DIR pin definition.

config USART8_RS485_DIR_POLARITY
	int "USART8 RS-485 DIR pin polarity"
	default 1
	range 0 1
	depends on USART8_RS485
	---help---
		Polarity of DIR pin for RS-485 on USART8. Set to state on DIR pin which
		enables TX (0 - low / nTXEN, 1 - high / TXEN).

endif # STM32F0L0G0_USART8_SERIALDRIVER

menu "Serial Driver Configuration"
	depends on STM32F0L0G0_SERIALDRIVER

config STM32F0L0G0_SERIAL_DISABLE_REORDERING
	bool "Disable reordering of ttySx devices."
	default n
	---help---
		NuttX per default reorders the serial ports (/dev/ttySx) so that the
		console is always on /dev/ttyS0. If more than one UART is in use this
		can, however, have the side-effect that all port mappings
		(hardware USART1 -> /dev/ttyS0) change if the console is moved to another
		UART. This is in particular relevant if a project uses the USB console
		in some boards and a serial console in other boards, but does not
		want the side effect of having all serial port names change when just
		the console is moved from serial to USB.

config STM32F0L0G0_USART_SINGLEWIRE
	bool "Single Wire Support"
	default n
	depends on STM32F0L0G0_USART
	---help---
		Enable single wire UART support.  The option enables support for the
		TIOCSSINGLEWIRE ioctl in the STM32F0 serial driver.

endmenu # Serial Driver Configuration

if PM

config STM32F0L0G0_PM_SERIAL_ACTIVITY
	int "PM serial activity"
	default 10
	---help---
		PM activity reported to power management logic on every serial
		interrupt.

endif # PM

endmenu # U[S]ART Configuration

menu "ADC Configuration"
	depends on STM32F0L0G0_ADC

config STM32F0L0G0_ADC1_RESOLUTION
	int "ADC1 resolution"
	depends on STM32F0L0G0_ADC1
	default 0
	range 0 3
	---help---
		ADC1 resolution. 0 - 12 bit, 1 - 10 bit, 2 - 8 bit, 3 - 6 bit

config STM32F0L0G0_ADC_MAX_SAMPLES
	int "The maximum number of channels that can be sampled"
	default 16 if STM32F0L0G0_ADC1_DMA
	default 1 if !STM32F0L0G0_ADC1_DMA
	---help---
		The maximum number of samples which can be handled without
		overrun depends on various factors. This is the user's
		responsibility to correctly select this value.
		Since the interface to update the sampling time is available
		for all supported devices, the user can change the default
		values in the board initialization logic and avoid ADC overrun.

config STM32F0L0G0_ADC_NO_STARTUP_CONV
	bool "Do not start conversion when opening ADC device"
	default n
	---help---
		Do not start conversion when opening ADC device.

config STM32F0L0G0_ADC_NOIRQ
	bool "Do not use default ADC interrupts"
	default n
	---help---
		Do not use default ADC interrupts handlers.

config STM32F0L0G0_ADC_LL_OPS
	bool "ADC low-level operations"
	default n
	---help---
		Enable low-level ADC ops.

config STM32F0L0G0_ADC_CHANGE_SAMPLETIME
	bool "ADC sample time configuration"
	default n
	depends on STM32F0L0G0_ADC_LL_OPS
	---help---
		Enable ADC sample time configuration (SMPRx registers).

config STM32F0L0G0_ADC1_DMA
	bool "ADC1 DMA"
	depends on STM32F0L0G0_ADC1 && STM32F0L0G0_HAVE_ADC1_DMA
	default n
	---help---
		If DMA is selected, then the ADC may be configured to support
		DMA transfer, which is necessary if multiple channels are read
		or if very high trigger frequencies are used.

config STM32F0L0G0_ADC1_DMA_CFG
	int "ADC1 DMA configuration"
	depends on STM32F0L0G0_ADC1_DMA && !STM32F0L0G0_HAVE_IP_ADC_V1_BASIC
	range 0 1
	default 0
	---help---
		0 - ADC1 DMA in One Shot Mode, 1 - ADC1 DMA in Circular Mode

config STM32F0L0G0_ADC_OVERSAMPLE
	bool "Enable ADC hardware oversampling support"
	depends on STM32F0L0G0_ADC1 && STM32F0L0G0_HAVE_ADC_OVERSAMPLE
	default n
	---help---
		Enable the on-chip ADC oversampling/accumulation block (CFGR2.OVSE).
		Only STM32G0 and STM32L0 series include this hardware block.

if STM32F0L0G0_ADC_OVERSAMPLE

config STM32F0L0G0_ADC_TOVS
	bool "Enable triggered oversampling (CFGR2.TOVS)"
	default n
	---help---
		If set, oversampling will only occur when a trigger event occurs.
		If not set, oversampling occurs continuously (TOVS=0).

config STM32F0L0G0_ADC_OVSR
	int "Oversampling ratio (CFGR2.OVSR)"
	default 0
	range 0 7
	---help---
		Sets the oversampling ratio as 2^(OVSR+1). For example:
		0 -> 2
		1 -> 4
		2 -> 8
		...
		7 -> 256

config STM32F0L0G0_ADC_OVSS
	int "Oversampling right-shift bits (CFGR2.OVSS)"
	default 0
	range 0 8
	---help---
		Sets how many bits the accumulated result is right-shifted.
		Max of 8-bits.

endif # STM32F0L0G0_ADC_OVERSAMPLE

config STM32F0L0G0_ADC1_DMA_BATCH
	int "ADC1 DMA number of conversions"
	depends on STM32F0L0G0_ADC1 && STM32F0L0G0_ADC1_DMA
	default 1
	---help---
		This option allows you to select the number of regular group conversions
		that will trigger a DMA callback transerring data to the upper-half driver.
		By default, this value is 1, which means that data is transferred after
		each group conversion.

config STM32F0L0G0_ADC1_EXTSEL
	bool "ADC1 external trigger for regular group"
	depends on STM32F0L0G0_ADC1 && !STM32F0L0G0_HAVE_ADC1_TIMER
	default n
	---help---
		Enable EXTSEL for ADC1.

config STM32F0L0G0_ADC1_CONTINUOUS
	bool "Enable ADC1 Continuous Conversion Mode"
	default n
	depends on STM32F0L0G0_ADC1
	---help---
		If enabled, the ADC will operate in continuous conversion mode.
		Otherwise, it will perform single conversions.
		Note: Continuous and discontinuous mode cannot be defined at
		      the same time

endmenu # ADC Configuration

menu "SPI Configuration"
	depends on STM32F0L0G0_SPI

config STM32F0L0G0_SPI_INTERRUPTS
	bool "Interrupt driver SPI"
	default n
	---help---
		Select to enable interrupt driven SPI support. Non-interrupt-driven,
		poll-waiting is recommended if the interrupt rate would be to high in
		the interrupt driven case.

config STM32F0L0G0_SPI1_DMA
	bool "SPI1 DMA"
	default n
	depends on STM32F0L0G0_SPI1 && !STM32F0L0G0_SPI_INTERRUPTS
	select STM32F0L0G0_SPI_DMA
	---help---
		Use DMA to improve SPI1 transfer performance.  Cannot be used with STM32F0L0G0_SPI_INTERRUPT.

config STM32F0L0G0_SPI2_DMA
	bool "SPI2 DMA"
	default n
	depends on STM32F0L0G0_SPI2 && !STM32F0L0G0_SPI_INTERRUPTS
	select STM32F0L0G0_SPI_DMA
	---help---
		Use DMA to improve SPI2 transfer performance.  Cannot be used with STM32F0L0G0_SPI_INTERRUPT.

config STM32F0L0G0_SPI3_DMA
	bool "SPI3 DMA"
	default n
	depends on STM32F0L0G0_SPI3 && !STM32F0L0G0_SPI_INTERRUPTS
	select STM32F0L0G0_SPI_DMA
	---help---
		Use DMA to improve SPI3 transfer performance.  Cannot be used with STM32F0L0G0_SPI_INTERRUPT.

config STM32F0L0G0_SPI1_COMMTYPE
	int "SPI1 Operation mode"
	default 0
	range 0 3
	depends on STM32F0L0G0_SPI1
	---help---
		Select full-duplex (0), simplex tx (1), simplex rx (2) or half-duplex (3)

config STM32F0L0G0_SPI2_COMMTYPE
	int "SPI2 Operation mode"
	default 0
	range 0 3
	depends on STM32F0L0G0_SPI2
	---help---
		Select full-duplex (0), simplex tx (1), simplex rx (2) or half-duplex (3)

config STM32F0L0G0_SPI3_COMMTYPE
	int "SPI3 Operation mode"
	default 0
	range 0 3
	depends on STM32F0L0G0_SPI3
	---help---
		Select full-duplex (0), simplex tx (1), simplex rx (2) or half-duplex (3)

endmenu # SPI Configuration

menu "I2C Configuration"
	depends on STM32F0L0G0_I2C

config STM32F0L0G0_I2C_DYNTIMEO
	bool "Use dynamic timeouts"
	default n
	depends on STM32F0L0G0_I2C

config STM32F0L0G0_I2C_DYNTIMEO_USECPERBYTE
	int "Timeout Microseconds per Byte"
	default 500
	depends on STM32F0L0G0_I2C_DYNTIMEO

config STM32F0L0G0_I2C_DYNTIMEO_STARTSTOP
	int "Timeout for Start/Stop (Milliseconds)"
	default 1000
	depends on STM32F0L0G0_I2C_DYNTIMEO

config STM32F0L0G0_I2CTIMEOSEC
	int "Timeout seconds"
	default 0
	depends on STM32F0L0G0_I2C

config STM32F0L0G0_I2CTIMEOMS
	int "Timeout Milliseconds"
	default 500
	depends on STM32F0L0G0_I2C && !STM32F0L0G0_I2C_DYNTIMEO

config STM32F0L0G0_I2CTIMEOTICKS
	int "Timeout for Done and Stop (ticks)"
	default 500
	depends on STM32F0L0G0_I2C && !STM32F0L0G0_I2C_DYNTIMEO

endmenu #I2C Configuration
