========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 144038934	w_miss: 2229347	w_miss_rate: 1.547739%
r_access: 355959058	r_miss: 5242630	r_miss_rate: 1.472818%
t_access: 499997992	t_miss: 7471977	t_miss_rate: 1.494401%
Read_Latency: 1130788734	Write_Latency: 458868966
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 7371872	w_miss: 7299561	w_miss_rate: 99.019096%
r_access: 7471977	r_miss: 7471977	r_miss_rate: 100.000000%
t_access: 14843849	t_miss: 14771538	t_miss_rate: 99.512855%
Cache info :
w_access: 7299560	w_miss: 1	w_miss_rate: 0.000014%
r_access: 7471977	r_miss: 920	r_miss_rate: 0.012313%
t_access: 14771537	t_miss: 921	t_miss_rate: 0.006235%
Buffer Latency:
ReadLatency: 0	WriteLatency: 578488
STTRAM Latency:
ReadLatency: 67282753	WriteLatency: 94894318
Total Latency:
ReadLatency: 67282753	WriteLatency: 95472806
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 921	r_miss: 18	r_miss_rate: 1.954397%
t_access: 921	t_miss: 18	t_miss_rate: 1.954397%
Read_Latency: 24375	Write_Latency: 0
========== End of L3 ==========

