// Seed: 2976417309
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3
);
  assign id_2 = 1'b0 ? id_1 : 1'b0;
  reg id_4;
  tri id_5;
  initial begin
    SystemTFIdentifier(id_4, id_5[1] - 1 & 1);
    #id_6;
    if (1) begin
      id_4 <= 1'b0 >= id_3;
    end
    SystemTFIdentifier(id_6, {id_4{id_1}});
    id_4 <= 1;
  end
  assign id_5[1] = id_5;
  assign id_2 = 1;
endmodule
