{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497364065788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497364065789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 11:27:45 2017 " "Processing started: Tue Jun 13 11:27:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497364065789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364065789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Kmeans_ControlCalcCentroid -c Kmeans_ControlCalcCentroid " "Command: quartus_map --read_settings_files=on --write_settings_files=off Kmeans_ControlCalcCentroid -c Kmeans_ControlCalcCentroid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364065789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497364066067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497364066068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmeans_ControlCalcCentroid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Kmeans_ControlCalcCentroid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kmeans_ControlCalcCentroid-arch " "Found design unit 1: Kmeans_ControlCalcCentroid-arch" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364078059 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kmeans_ControlCalcCentroid " "Found entity 1: Kmeans_ControlCalcCentroid" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364078059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364078059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Kmeans_ControlCalcCentroid " "Elaborating entity \"Kmeans_ControlCalcCentroid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497364078123 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364079858 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364079858 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1497364079858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364079928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364079928 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364079928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364079953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364079964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364079986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ugh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ugh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ugh " "Found entity 1: add_sub_ugh" {  } { { "db/add_sub_ugh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/db/add_sub_ugh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364080039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364080039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vgh " "Found entity 1: add_sub_vgh" {  } { { "db/add_sub_vgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/db/add_sub_vgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364080107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364080107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497364080139 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497364080139 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080155 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364080212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364080212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497364080275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364080275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364080279 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364080320 "|Kmeans_ControlCalcCentroid|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[12\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364080320 "|Kmeans_ControlCalcCentroid|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\] " "Synthesized away node \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[13\]\"" {  } { { "multcore.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } } { "lpm_mult.tdf" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/home/lucas/intelFPGA_lite/16.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364080320 "|Kmeans_ControlCalcCentroid|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][13]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1497364080320 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1497364080320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "next_State\[2\] VCC " "Pin \"next_State\[2\]\" is stuck at VCC" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364080922 "|Kmeans_ControlCalcCentroid|next_State[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_State\[3\] GND " "Pin \"next_State\[3\]\" is stuck at GND" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364080922 "|Kmeans_ControlCalcCentroid|next_State[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr_RamB GND " "Pin \"wr_RamB\" is stuck at GND" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497364080922 "|Kmeans_ControlCalcCentroid|wr_RamB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497364080922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497364081111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497364083787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497364083787 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[4\] " "No output dependent on input pin \"valueMap\[4\]\"" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364084064 "|Kmeans_ControlCalcCentroid|valueMap[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[5\] " "No output dependent on input pin \"valueMap\[5\]\"" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364084064 "|Kmeans_ControlCalcCentroid|valueMap[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[6\] " "No output dependent on input pin \"valueMap\[6\]\"" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364084064 "|Kmeans_ControlCalcCentroid|valueMap[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[7\] " "No output dependent on input pin \"valueMap\[7\]\"" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364084064 "|Kmeans_ControlCalcCentroid|valueMap[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[8\] " "No output dependent on input pin \"valueMap\[8\]\"" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364084064 "|Kmeans_ControlCalcCentroid|valueMap[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueMap\[9\] " "No output dependent on input pin \"valueMap\[9\]\"" {  } { { "Kmeans_ControlCalcCentroid.vhd" "" { Text "/home/lucas/Documentos/Kmeans/Testes/Kmeans_Processador/Kmeans_ControlCalcCentroid/Kmeans_ControlCalcCentroid.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497364084064 "|Kmeans_ControlCalcCentroid|valueMap[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497364084064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2964 " "Implemented 2964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "144 " "Implemented 144 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497364084065 ""} { "Info" "ICUT_CUT_TM_OPINS" "223 " "Implemented 223 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497364084065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2597 " "Implemented 2597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497364084065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497364084065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1121 " "Peak virtual memory: 1121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497364084078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 11:28:04 2017 " "Processing ended: Tue Jun 13 11:28:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497364084078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497364084078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497364084078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497364084078 ""}
