<html><body><samp><pre>
<!@TC:1706555255>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: ASTR-ETS-001

# Mon Jan 29 12:07:35 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1706555273> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1706555273> | Running in 64-bit mode 
@N: : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:15:7:15:25:@N::@XP_MSG">SpiMasterTrio.vhd(15)</a><!@TM:1706555273> | Top entity is set to SpiMasterTrioPorts.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1706555273> | Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1706555273> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Process completed successfully.
# Mon Jan 29 12:07:35 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1706555273> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1706555273> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_2048to141312x8.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_512to35328x32.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\usram_128to9216x8.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\usram_64to2304x32.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\usram_64to4608x16.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v:496:13:496:26:@W:CG100:@XP_MSG">EvalSandbox_MSS_MSS_syn.v(496)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 199MB peak: 199MB)


Process completed successfully.
# Mon Jan 29 12:07:36 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1706555273> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_2048to141312x8.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_512to35328x32.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\usram_128to9216x8.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\usram_64to2304x32.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\usram_64to4608x16.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v" (library COREAPBLSRAM_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v:496:13:496:26:@W:CG100:@XP_MSG">EvalSandbox_MSS_MSS_syn.v(496)</a><!@TM:1706555273> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v" (library work)
@I::"C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v" (library work)
Verilog syntax check successful!
File C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\_verilog_hintfile changed - recompiling
File C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v changed - recompiling
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:29:7:29:53:@N:CG775:@XP_MSG">CoreAPBLSRAM.v(29)</a><!@TM:1706555273> | Component COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM not found in library "work" or "__hyper__lib__", but found in library COREAPBLSRAM_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:29:7:29:53:@N:CG364:@XP_MSG">CoreAPBLSRAM.v(29)</a><!@TM:1706555273> | Synthesizing module COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM in library COREAPBLSRAM_LIB.

	FAMILY=32'b00000000000000000000000000010011
	APB_DWIDTH=32'b00000000000000000000000000010000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	USRAM_NUM_LOCATIONS_DWIDTH=32'b00000000000000000000000010000000
	LSRAM_NUM_LOCATIONS_DWIDTH=32'b00000000000000000000100000000000
	ADDR_SCHEME=32'b00000000000000000000000000000001
   Generated name = COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:382:7:382:14:@N:CG364:@XP_MSG">smartfusion2.v(382)</a><!@TM:1706555273> | Synthesizing module RAM1K18 in library work.
Running optimization stage 1 on RAM1K18 .......
Finished optimization stage 1 on RAM1K18 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v:28:7:28:61:@N:CG364:@XP_MSG">lsram_1024to70656x16.v(28)</a><!@TM:1706555273> | Synthesizing module COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16 in library COREAPBLSRAM_LIB.

	DEPTH=32'b00000000000000000000100000000000
	APB_DWIDTH=32'b00000000000000000000000000010000
   Generated name = COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v:79:40:79:48:@W:CG134:@XP_MSG">lsram_1024to70656x16.v(79)</a><!@TM:1706555273> | No assignment to bit 8 of ckRdAddr</font>
Running optimization stage 1 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v:649:4:649:10:@W:CL169:@XP_MSG">lsram_1024to70656x16.v(649)</a><!@TM:1706555273> | Pruning unused register ckRdAddr[16:9]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:88:32:88:42:@W:CG133:@XP_MSG">CoreAPBLSRAM.v(88)</a><!@TM:1706555273> | Object PREADY_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:92:32:92:50:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(92)</a><!@TM:1706555273> | Removing wire lsram_512_BUSY_all, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:93:32:93:55:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(93)</a><!@TM:1706555273> | Removing wire lsram_512to46k_BUSY_all, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:95:32:95:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(95)</a><!@TM:1706555273> | Removing wire lsram_2k_BUSY_all, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:98:32:98:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(98)</a><!@TM:1706555273> | Removing wire usram_2K_BUSY_all, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:99:32:99:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(99)</a><!@TM:1706555273> | Removing wire usram_3K_BUSY_all, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:100:32:100:49:@W:CG184:@XP_MSG">CoreAPBLSRAM.v(100)</a><!@TM:1706555273> | Removing wire usram_4K_BUSY_all, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:101:32:101:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(101)</a><!@TM:1706555273> | Removing wire usram_9K_BUSY_all, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:105:32:105:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(105)</a><!@TM:1706555273> | Removing wire lsram_width32_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:106:32:106:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(106)</a><!@TM:1706555273> | Removing wire lsram_width24_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:108:32:108:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(108)</a><!@TM:1706555273> | Removing wire lsram_width08_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:110:32:110:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(110)</a><!@TM:1706555273> | Removing wire usram_width32_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:111:32:111:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(111)</a><!@TM:1706555273> | Removing wire usram_width24_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:112:32:112:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(112)</a><!@TM:1706555273> | Removing wire usram_width16_PRDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:113:32:113:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(113)</a><!@TM:1706555273> | Removing wire usram_width08_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s .......
Finished optimization stage 1 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0.v:25:7:25:22:@N:CG364:@XP_MSG">COREAPBLSRAM_C0.v(25)</a><!@TM:1706555273> | Synthesizing module COREAPBLSRAM_C0 in library work.
Running optimization stage 1 on COREAPBLSRAM_C0 .......
Finished optimization stage 1 on COREAPBLSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v:30:0:30:41:@N:CG364:@XP_MSG">Clock_gen.v(30)</a><!@TM:1706555273> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:14:0:14:40:@N:CG364:@XP_MSG">Tx_async.v(14)</a><!@TM:1706555273> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1706555273> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1706555273> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:870:0:870:9:@N:CG179:@XP_MSG">Tx_async.v(870)</a><!@TM:1706555273> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL190:@XP_MSG">Tx_async.v(301)</a><!@TM:1706555273> | Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL169:@XP_MSG">Tx_async.v(301)</a><!@TM:1706555273> | Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:14:0:14:40:@N:CG364:@XP_MSG">Rx_async.v(14)</a><!@TM:1706555273> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:750:0:750:8:@N:CG179:@XP_MSG">Rx_async.v(750)</a><!@TM:1706555273> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:857:0:857:9:@N:CG179:@XP_MSG">Rx_async.v(857)</a><!@TM:1706555273> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:14:0:14:40:@N:CG364:@XP_MSG">CoreUART.v(14)</a><!@TM:1706555273> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010011
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1338:0:1338:8:@N:CG179:@XP_MSG">CoreUART.v(1338)</a><!@TM:1706555273> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:333:0:333:8:@W:CG133:@XP_MSG">CoreUART.v(333)</a><!@TM:1706555273> | Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1268:0:1268:6:@W:CL169:@XP_MSG">CoreUART.v(1268)</a><!@TM:1706555273> | Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1706555273> | Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1706555273> | Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1106:0:1106:6:@W:CL169:@XP_MSG">CoreUART.v(1106)</a><!@TM:1706555273> | Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:984:0:984:6:@W:CL169:@XP_MSG">CoreUART.v(984)</a><!@TM:1706555273> | Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1706555273> | Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1706555273> | Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1706555273> | Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1706555273> | Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:405:0:405:6:@W:CL169:@XP_MSG">CoreUART.v(405)</a><!@TM:1706555273> | Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:14:0:14:43:@N:CG364:@XP_MSG">CoreUARTapb.v(14)</a><!@TM:1706555273> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000001
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:785:0:785:9:@N:CG179:@XP_MSG">CoreUARTapb.v(785)</a><!@TM:1706555273> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:868:0:868:9:@N:CG179:@XP_MSG">CoreUARTapb.v(868)</a><!@TM:1706555273> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@W:CG133:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1706555273> | Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v:31:7:31:21:@N:CG364:@XP_MSG">CoreUARTapb_C0.v(31)</a><!@TM:1706555273> | Synthesizing module CoreUARTapb_C0 in library work.
Running optimization stage 1 on CoreUARTapb_C0 .......
Finished optimization stage 1 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1706555273> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1706555273> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1706555273> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1706555273> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1706555273> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\CCC_0\EvalSandbox_MSS_CCC_0_FCCC.v:5:7:5:33:@N:CG364:@XP_MSG">EvalSandbox_MSS_CCC_0_FCCC.v(5)</a><!@TM:1706555273> | Synthesizing module EvalSandbox_MSS_CCC_0_FCCC in library work.
Running optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 204MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1706555273> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 206MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1706555273> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1706555273> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z2_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 206MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:22:7:22:18:@N:CG364:@XP_MSG">coreconfigp.v(22)</a><!@TM:1706555273> | Synthesizing module CoreConfigP in library work.

	FAMILY=32'b00000000000000000000000000010011
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	VERSION_MAJOR=32'b00000000000000000000000000000111
	VERSION_MINOR=32'b00000000000000000000000000000000
	VERSION_MAJOR_VECTOR=16'b0000000000000111
	VERSION_MINOR_VECTOR=16'b0000000000000000
	S0=2'b00
	S1=2'b01
	S2=2'b10
   Generated name = CoreConfigP_Z3_layer0
Running optimization stage 1 on CoreConfigP_Z3_layer0 .......
Finished optimization stage 1 on CoreConfigP_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 207MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:26:0:26:7:@N:CG364:@XP_MSG">corepwm.v(26)</a><!@TM:1706555273> | Synthesizing module corepwm in library work.

	FAMILY=32'b00000000000000000000000000010001
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111100
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z4_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:26:0:26:6:@N:CG364:@XP_MSG">reg_if.v(26)</a><!@TM:1706555273> | Synthesizing module reg_if in library work.

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000010000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111100
	FIXED_PWM_POSEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z5_layer0
Running optimization stage 1 on reg_if_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:1320:0:1320:6:@W:CL169:@XP_MSG">reg_if.v(1320)</a><!@TM:1706555273> | Pruning unused register pwm_enable_reg[16:1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:760:0:760:6:@W:CL169:@XP_MSG">reg_if.v(760)</a><!@TM:1706555273> | Pruning unused register CPWMO1OI[2].pwm_posedge_reg[32:17]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:760:0:760:6:@W:CL169:@XP_MSG">reg_if.v(760)</a><!@TM:1706555273> | Pruning unused register CPWMO1OI[2].pwm_negedge_reg[32:17]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:760:0:760:6:@W:CL169:@XP_MSG">reg_if.v(760)</a><!@TM:1706555273> | Pruning unused register CPWMO1OI[1].pwm_posedge_reg[16:1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:760:0:760:6:@W:CL169:@XP_MSG">reg_if.v(760)</a><!@TM:1706555273> | Pruning unused register CPWMO1OI[1].pwm_negedge_reg[16:1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:377:0:377:6:@W:CL169:@XP_MSG">reg_if.v(377)</a><!@TM:1706555273> | Pruning unused register CPWMlIOI[16:9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v:377:0:377:6:@W:CL271:@XP_MSG">reg_if.v(377)</a><!@TM:1706555273> | Pruning unused bits 8 to 3 of CPWMIIOI[8:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on reg_if_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 207MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v:26:0:26:8:@N:CG364:@XP_MSG">timebase.v(26)</a><!@TM:1706555273> | Synthesizing module timebase in library work.

	APB_DWIDTH=32'b00000000000000000000000000010000
   Generated name = timebase_16s
Running optimization stage 1 on timebase_16s .......
Finished optimization stage 1 on timebase_16s (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:26:0:26:7:@N:CG364:@XP_MSG">pwm_gen.v(26)</a><!@TM:1706555273> | Synthesizing module pwm_gen in library work.

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000010000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_2s_16s_0
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:114:0:114:7:@W:CG133:@XP_MSG">pwm_gen.v(114)</a><!@TM:1706555273> | Object CPWMOl1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on pwm_gen_2s_16s_0 .......
Finished optimization stage 1 on pwm_gen_2s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:769:0:769:7:@W:CG360:@XP_MSG">corepwm.v(769)</a><!@TM:1706555273> | Removing wire TACHINT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:830:0:830:5:@W:CG133:@XP_MSG">corepwm.v(830)</a><!@TM:1706555273> | Object CPWMI is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:840:0:840:5:@W:CG360:@XP_MSG">corepwm.v(840)</a><!@TM:1706555273> | Removing wire CPWMl, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:850:0:850:9:@W:CG360:@XP_MSG">corepwm.v(850)</a><!@TM:1706555273> | Removing wire TACH_EDGE, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:853:0:853:6:@W:CG360:@XP_MSG">corepwm.v(853)</a><!@TM:1706555273> | Removing wire CPWMOI, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:861:0:861:6:@W:CG133:@XP_MSG">corepwm.v(861)</a><!@TM:1706555273> | Object CPWMII is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:871:0:871:11:@W:CG133:@XP_MSG">corepwm.v(871)</a><!@TM:1706555273> | Object PWM_STRETCH is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:881:0:881:6:@W:CG133:@XP_MSG">corepwm.v(881)</a><!@TM:1706555273> | Object CPWMlI is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:891:0:891:8:@W:CG133:@XP_MSG">corepwm.v(891)</a><!@TM:1706555273> | Object TACHMODE is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:909:0:909:6:@W:CG133:@XP_MSG">corepwm.v(909)</a><!@TM:1706555273> | Object CPWMOl is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:917:0:917:6:@W:CG133:@XP_MSG">corepwm.v(917)</a><!@TM:1706555273> | Object CPWMIl is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:925:0:925:6:@W:CG133:@XP_MSG">corepwm.v(925)</a><!@TM:1706555273> | Object CPWMll is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:928:0:928:12:@W:CG133:@XP_MSG">corepwm.v(928)</a><!@TM:1706555273> | Object tach_cnt_clk is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:953:0:953:13:@W:CG184:@XP_MSG">corepwm.v(953)</a><!@TM:1706555273> | Removing wire update_status, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:8473:0:8473:7:@W:CG133:@XP_MSG">corepwm.v(8473)</a><!@TM:1706555273> | Object CPWMII1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on corepwm_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:769:0:769:7:@W:CL318:@XP_MSG">corepwm.v(769)</a><!@TM:1706555273> | *Output TACHINT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:2119:0:2119:6:@W:CL169:@XP_MSG">corepwm.v(2119)</a><!@TM:1706555273> | Pruning unused register CPWMO1[0].TACHSTATUS[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:2119:0:2119:6:@W:CL169:@XP_MSG">corepwm.v(2119)</a><!@TM:1706555273> | Pruning unused register CPWMO1[0].status_clear[0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on corepwm_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1706555273> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000001
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000001
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z6_layer0
Running optimization stage 1 on CoreResetP_Z6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1706555273> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1706555273> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1706555273> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1706555273> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1706555273> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1706555273> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1706555273> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1706555273> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1706555273> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1706555273> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1706555273> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555273> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1706555273> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1706555273> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1706555273> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1706555273> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:274:7:274:13:@N:CG364:@XP_MSG">smartfusion2.v(274)</a><!@TM:1706555273> | Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:326:7:326:18:@N:CG364:@XP_MSG">smartfusion2.v(326)</a><!@TM:1706555273> | Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:286:7:286:12:@N:CG364:@XP_MSG">smartfusion2.v(286)</a><!@TM:1706555273> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:338:7:338:17:@N:CG364:@XP_MSG">smartfusion2.v(338)</a><!@TM:1706555273> | Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1706555273> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 208MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">EvalSandbox_MSS_MSS_syn.v(5)</a><!@TM:1706555273> | Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS_MSS\EvalSandbox_MSS_MSS.v:9:7:9:26:@N:CG364:@XP_MSG">EvalSandbox_MSS_MSS.v(9)</a><!@TM:1706555273> | Synthesizing module EvalSandbox_MSS_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1706555273> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1706555273> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v:5:7:5:35:@N:CG364:@XP_MSG">EvalSandbox_MSS_FABOSC_0_OSC.v(5)</a><!@TM:1706555273> | Synthesizing module EvalSandbox_MSS_FABOSC_0_OSC in library work.
Running optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">EvalSandbox_MSS_FABOSC_0_OSC.v(17)</a><!@TM:1706555273> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">EvalSandbox_MSS_FABOSC_0_OSC.v(18)</a><!@TM:1706555273> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">EvalSandbox_MSS_FABOSC_0_OSC.v(19)</a><!@TM:1706555273> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">EvalSandbox_MSS_FABOSC_0_OSC.v(20)</a><!@TM:1706555273> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1706555273> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\EvalSandbox_MSS.v:9:7:9:22:@N:CG364:@XP_MSG">EvalSandbox_MSS.v(9)</a><!@TM:1706555273> | Synthesizing module EvalSandbox_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:9:7:9:23:@N:CG364:@XP_MSG">EvalBoardSandbox.v(9)</a><!@TM:1706555273> | Synthesizing module EvalBoardSandbox in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:381:0:381:20:@N:CG794:@XP_MSG">EvalBoardSandbox.v(381)</a><!@TM:1706555273> | Using module SpiMasterTrioPorts from library homebrew
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:127:14:127:39:@W:CG360:@XP_MSG">EvalBoardSandbox.v(127)</a><!@TM:1706555273> | Removing wire SpiDacPorts_0_DacReadback, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:128:14:128:39:@W:CG360:@XP_MSG">EvalBoardSandbox.v(128)</a><!@TM:1706555273> | Removing wire SpiDacPorts_1_DacReadback, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:151:14:151:49:@W:CG184:@XP_MSG">EvalBoardSandbox.v(151)</a><!@TM:1706555273> | Removing wire AMBA_SLAVE_0_1_PRDATAS2_const_net_0, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:152:14:152:49:@W:CG184:@XP_MSG">EvalBoardSandbox.v(152)</a><!@TM:1706555273> | Removing wire AMBA_SLAVE_0_2_PRDATAS3_const_net_0, as it has the load but no drivers.</font>
Running optimization stage 1 on EvalBoardSandbox .......
Finished optimization stage 1 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on EvalBoardSandbox .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:151:14:151:49:@W:CL156:@XP_MSG">EvalBoardSandbox.v(151)</a><!@TM:1706555273> | *Input AMBA_SLAVE_0_1_PRDATAS2_const_net_0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalBoardSandbox\EvalBoardSandbox.v:152:14:152:49:@W:CL156:@XP_MSG">EvalBoardSandbox.v(152)</a><!@TM:1706555273> | *Input AMBA_SLAVE_0_2_PRDATAS3_const_net_0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on EvalSandbox_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\EvalSandbox_MSS\FABOSC_0\EvalSandbox_MSS_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">EvalSandbox_MSS_FABOSC_0_OSC.v(14)</a><!@TM:1706555273> | Input XTL is unused.
Finished optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on EvalSandbox_MSS_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 208MB peak: 209MB)
Running optimization stage 2 on CoreResetP_Z6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1706555273> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1706555273> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1706555273> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1706555273> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1706555273> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555273> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1706555273> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1706555273> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1706555273> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1706555273> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1706555273> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1706555273> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1706555273> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1706555273> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1706555273> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1706555273> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1706555273> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1706555273> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1706555273> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1706555273> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1706555273> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1706555273> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1706555273> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1706555273> | Input SDIF3_PRDATA is unused.
Finished optimization stage 2 on CoreResetP_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 209MB)
Running optimization stage 2 on pwm_gen_2s_16s_0 .......
Finished optimization stage 2 on pwm_gen_2s_16s_0 (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 210MB)
Running optimization stage 2 on timebase_16s .......
Finished optimization stage 2 on timebase_16s (CPU Time 0h:00m:00s, Memory Used current: 209MB peak: 210MB)
Running optimization stage 2 on reg_if_Z5_layer0 .......
Finished optimization stage 2 on reg_if_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 2 on corepwm_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:736:0:736:5:@W:CL246:@XP_MSG">corepwm.v(736)</a><!@TM:1706555273> | Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:871:0:871:11:@A:CL153:@XP_MSG">corepwm.v(871)</a><!@TM:1706555273> | *Unassigned bits of PWM_STRETCH[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:767:0:767:6:@N:CL159:@XP_MSG">corepwm.v(767)</a><!@TM:1706555273> | Input TACHIN is unused.
Finished optimization stage 2 on corepwm_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 2 on CoreConfigP_Z3_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v:447:4:447:10:@N:CL201:@XP_MSG">coreconfigp.v(447)</a><!@TM:1706555273> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CoreConfigP_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 211MB)
Running optimization stage 2 on CoreAPB3_Z2_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1706555273> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1706555273> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1706555273> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1706555273> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1706555273> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1706555273> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1706555273> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1706555273> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1706555273> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1706555273> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1706555273> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1706555273> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1706555273> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1706555273> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1706555273> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1706555273> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1706555273> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1706555273> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1706555273> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1706555273> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1706555273> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1706555273> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1706555273> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1706555273> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1706555273> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1706555273> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1706555273> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1706555273> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1706555273> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1706555273> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1706555273> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1706555273> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1706555273> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1706555273> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1706555273> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1706555273> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 211MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CoreUARTapb_C0 .......
Finished optimization stage 2 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:126:0:126:5:@W:CL246:@XP_MSG">CoreUARTapb.v(126)</a><!@TM:1706555273> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@A:CL153:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1706555273> | *Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL177:@XP_MSG">Rx_async.v(1613)</a><!@TM:1706555273> | Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@N:CL201:@XP_MSG">Rx_async.v(871)</a><!@TM:1706555273> | Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@N:CL201:@XP_MSG">Tx_async.v(301)</a><!@TM:1706555273> | Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:81:0:81:8:@N:CL159:@XP_MSG">Tx_async.v(81)</a><!@TM:1706555273> | Input CUARTI1I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:84:0:84:8:@N:CL159:@XP_MSG">Tx_async.v(84)</a><!@TM:1706555273> | Input CUARTlO1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:87:0:87:8:@N:CL159:@XP_MSG">Tx_async.v(87)</a><!@TM:1706555273> | Input CUARTOI1 is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v:75:0:75:17:@N:CL159:@XP_MSG">Clock_gen.v(75)</a><!@TM:1706555273> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on COREAPBLSRAM_C0 .......
Finished optimization stage 2 on COREAPBLSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v:61:40:61:49:@W:CL246:@XP_MSG">lsram_1024to70656x16.v(61)</a><!@TM:1706555273> | Input port bits 17 to 11 of writeAddr[17:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v:60:40:60:43:@N:CL159:@XP_MSG">lsram_1024to70656x16.v(60)</a><!@TM:1706555273> | Input ren is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\lsram_1024to70656x16.v:62:40:62:48:@N:CL159:@XP_MSG">lsram_1024to70656x16.v(62)</a><!@TM:1706555273> | Input readAddr is unused.
Finished optimization stage 2 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on RAM1K18 .......
Finished optimization stage 2 on RAM1K18 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:75:32:75:37:@W:CL247:@XP_MSG">CoreAPBLSRAM.v(75)</a><!@TM:1706555273> | Input port bit 19 of PADDR[19:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\component\work\COREAPBLSRAM_C0\COREAPBLSRAM_C0_0\rtl\vlog\core\CoreAPBLSRAM.v:75:32:75:37:@W:CL247:@XP_MSG">CoreAPBLSRAM.v(75)</a><!@TM:1706555273> | Input port bit 0 of PADDR[19:0] is unused</font>

Finished optimization stage 2 on COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_COREAPBLSRAM_19s_16s_0s_128s_2048s_1s (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 212MB peak: 212MB)


Process completed successfully.
# Mon Jan 29 12:07:52 2024

###########################################################]
###########################################################[
@N: : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:15:7:15:25:@N::@XP_MSG">SpiMasterTrio.vhd(15)</a><!@TM:1706555273> | Top entity is set to SpiMasterTrioPorts.
File C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1706555273> | Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1706555273> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: : <!@TM:1706555273> | Setting default value for generic clock_divider to 1000; 
@N: : <!@TM:1706555273> | Setting default value for generic byte_width to 1; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:15:7:15:25:@N:CD630:@XP_MSG">SpiMasterTrio.vhd(15)</a><!@TM:1706555273> | Synthesizing homebrew.spimastertrioports.spimastertrio.
Post processing for homebrew.spimastertrioports.spimastertrio
Running optimization stage 1 on homebrew_spimastertrioports_spimastertrio_1000_1_'0'_'0'_1_CLOCK_DIVIDERBYTE_WIDTH .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL177:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Sharing sequential element nCsB and merging nCsC. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL177:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Sharing sequential element nCsA and merging nCsC. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL190:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Optimizing register bit DataToMosiA_i(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL190:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Optimizing register bit DataToMosiA_i(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL190:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Optimizing register bit DataToMosiB_i(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL190:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Optimizing register bit DataToMosiB_i(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL260:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bit 3 of DataToMosiA_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL260:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bit 0 of DataToMosiA_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL260:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bit 7 of DataToMosiB_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL260:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bit 4 of DataToMosiB_i(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on homebrew_spimastertrioports_spimastertrio_1000_1_'0'_'0'_1_CLOCK_DIVIDERBYTE_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
Running optimization stage 2 on homebrew_spimastertrioports_spimastertrio_1000_1_'0'_'0'_1_CLOCK_DIVIDERBYTE_WIDTH .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL279:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bits 7 to 5 of DataToMosiA_i(7 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL260:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bit 6 of DataToMosiB_i(6 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL279:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bits 3 to 1 of DataToMosiB_i(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:83:2:83:4:@W:CL260:@XP_MSG">SpiMasterTrio.vhd(83)</a><!@TM:1706555273> | Pruning register bit 2 of DataToMosiA_i(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:42:2:42:13:@W:CL246:@XP_MSG">SpiMasterTrio.vhd(42)</a><!@TM:1706555273> | Input port bits 6 to 0 of datatomosia(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\EvalBoardSandbox\hdl\SpiMasterTrio.vhd:43:2:43:13:@W:CL246:@XP_MSG">SpiMasterTrio.vhd(43)</a><!@TM:1706555273> | Input port bits 6 to 0 of datatomosib(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on homebrew_spimastertrioports_spimastertrio_1000_1_'0'_'0'_1_CLOCK_DIVIDERBYTE_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Process completed successfully.
# Mon Jan 29 12:07:52 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1706555273> | Running in 64-bit mode 
File C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\layer0.srs changed - recompiling
File C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\EvalBoardSandbox_comp.linkerlog:@XP_FILE">EvalBoardSandbox_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 29 12:07:53 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\EvalBoardSandbox_comp.rt.csv:@XP_FILE">EvalBoardSandbox_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime

Process completed successfully.
# Mon Jan 29 12:07:53 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706555255>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport11></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1706555274> | Running in 64-bit mode 
File C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\EvalBoardSandbox_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 29 12:07:54 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706555255>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706555255>
# Mon Jan 29 12:07:55 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=mapperReport24></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)

Reading constraint file: C:\MicroSemiProj\EvalBoardSandbox\designer\EvalBoardSandbox\synthesis.fdc
Linked File:  <a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox_scck.rpt:@XP_FILE">EvalBoardSandbox_scck.rpt</a>
See clock summary report "C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1706555277> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1706555277> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1706555277> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555277> | Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@W:BN132:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555277> | Removing sequential instance SpiMasterTrioPorts_0.DataToMosiB_i[5] because it is equivalent to instance SpiMasterTrioPorts_0.DataToMosiA_i[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@W:BN132:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555277> | Removing sequential instance SpiMasterTrioPorts_0.DataToMosiA_i[4] because it is equivalent to instance SpiMasterTrioPorts_0.DataToMosiA_i[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@W:BN132:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555277> | Removing sequential instance SpiMasterTrioPorts_0.DataToMosiB_i[0] because it is equivalent to instance SpiMasterTrioPorts_0.DataToMosiA_i[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 182MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:769:0:769:7:@N:MO111:@XP_MSG">corepwm.v(769)</a><!@TM:1706555277> | Tristate driver TACHINT (in view: work.corepwm_Z4_layer0(verilog)) on net TACHINT (in view: work.corepwm_Z4_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(17)</a><!@TM:1706555277> | Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(18)</a><!@TM:1706555277> | Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(19)</a><!@TM:1706555277> | Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(20)</a><!@TM:1706555277> | Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:151:14:151:49:@N:MO111:@XP_MSG">evalboardsandbox.v(151)</a><!@TM:1706555277> | Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[31] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[31] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:151:14:151:49:@N:MO111:@XP_MSG">evalboardsandbox.v(151)</a><!@TM:1706555277> | Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[30] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[30] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:151:14:151:49:@N:MO111:@XP_MSG">evalboardsandbox.v(151)</a><!@TM:1706555277> | Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[29] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[29] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:151:14:151:49:@N:MO111:@XP_MSG">evalboardsandbox.v(151)</a><!@TM:1706555277> | Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[28] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[28] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:151:14:151:49:@N:MO111:@XP_MSG">evalboardsandbox.v(151)</a><!@TM:1706555277> | Tristate driver AMBA_SLAVE_0_1_PRDATAS2_const_net_0[27] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_1_PRDATAS2_const_net_0[27] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1706555277> | Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 182MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 183MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1706555277> | Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1706555277> | Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1706555277> | Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1706555277> | Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1706555277> | Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1706555277> | Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:461:4:461:10:@N:BN362:@XP_MSG">coreconfigp.v(461)</a><!@TM:1706555277> | Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555277> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555277> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1706555277> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1706555277> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1706555277> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1706555277> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1706555277> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1706555277> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1706555277> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1706555277> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555277> | Removing sequential instance MosiC_i (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41668:12:41668:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41668)</a><!@TM:1706555277> | Removing sequential instance block68 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41688:12:41688:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41688)</a><!@TM:1706555277> | Removing sequential instance block67 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41708:12:41708:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41708)</a><!@TM:1706555277> | Removing sequential instance block66 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41728:12:41728:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41728)</a><!@TM:1706555277> | Removing sequential instance block65 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41748:12:41748:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41748)</a><!@TM:1706555277> | Removing sequential instance block64 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41768:12:41768:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41768)</a><!@TM:1706555277> | Removing sequential instance block63 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41788:12:41788:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41788)</a><!@TM:1706555277> | Removing sequential instance block62 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41808:12:41808:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41808)</a><!@TM:1706555277> | Removing sequential instance block61 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41828:12:41828:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41828)</a><!@TM:1706555277> | Removing sequential instance block60 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41848:12:41848:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41848)</a><!@TM:1706555277> | Removing sequential instance block59 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41868:12:41868:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41868)</a><!@TM:1706555277> | Removing sequential instance block58 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41888:12:41888:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41888)</a><!@TM:1706555277> | Removing sequential instance block57 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41908:12:41908:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41908)</a><!@TM:1706555277> | Removing sequential instance block56 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41928:12:41928:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41928)</a><!@TM:1706555277> | Removing sequential instance block55 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41948:12:41948:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41948)</a><!@TM:1706555277> | Removing sequential instance block54 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41968:12:41968:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41968)</a><!@TM:1706555277> | Removing sequential instance block53 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:41988:12:41988:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(41988)</a><!@TM:1706555277> | Removing sequential instance block52 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42008:12:42008:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42008)</a><!@TM:1706555277> | Removing sequential instance block51 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42028:12:42028:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42028)</a><!@TM:1706555277> | Removing sequential instance block50 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42048:12:42048:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42048)</a><!@TM:1706555277> | Removing sequential instance block49 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42068:12:42068:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42068)</a><!@TM:1706555277> | Removing sequential instance block48 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42088:12:42088:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42088)</a><!@TM:1706555277> | Removing sequential instance block47 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42108:12:42108:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42108)</a><!@TM:1706555277> | Removing sequential instance block46 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42128:12:42128:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42128)</a><!@TM:1706555277> | Removing sequential instance block45 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42148:12:42148:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42148)</a><!@TM:1706555277> | Removing sequential instance block44 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42168:12:42168:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42168)</a><!@TM:1706555277> | Removing sequential instance block43 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42188:12:42188:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42188)</a><!@TM:1706555277> | Removing sequential instance block42 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42208:12:42208:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42208)</a><!@TM:1706555277> | Removing sequential instance block41 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42228:12:42228:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42228)</a><!@TM:1706555277> | Removing sequential instance block40 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42248:12:42248:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42248)</a><!@TM:1706555277> | Removing sequential instance block39 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42268:12:42268:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42268)</a><!@TM:1706555277> | Removing sequential instance block38 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42288:12:42288:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42288)</a><!@TM:1706555277> | Removing sequential instance block37 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42308:12:42308:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42308)</a><!@TM:1706555277> | Removing sequential instance block36 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42328:12:42328:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42328)</a><!@TM:1706555277> | Removing sequential instance block35 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42348:12:42348:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42348)</a><!@TM:1706555277> | Removing sequential instance block34 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42368:12:42368:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42368)</a><!@TM:1706555277> | Removing sequential instance block33 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42388:12:42388:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42388)</a><!@TM:1706555277> | Removing sequential instance block32 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42408:12:42408:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42408)</a><!@TM:1706555277> | Removing sequential instance block31 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42428:12:42428:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42428)</a><!@TM:1706555277> | Removing sequential instance block30 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42448:12:42448:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42448)</a><!@TM:1706555277> | Removing sequential instance block29 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42468:12:42468:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42468)</a><!@TM:1706555277> | Removing sequential instance block28 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42488:12:42488:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42488)</a><!@TM:1706555277> | Removing sequential instance block27 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42508:12:42508:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42508)</a><!@TM:1706555277> | Removing sequential instance block26 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42528:12:42528:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42528)</a><!@TM:1706555277> | Removing sequential instance block25 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42548:12:42548:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42548)</a><!@TM:1706555277> | Removing sequential instance block24 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42568:12:42568:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42568)</a><!@TM:1706555277> | Removing sequential instance block23 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42588:12:42588:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42588)</a><!@TM:1706555277> | Removing sequential instance block22 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42608:12:42608:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42608)</a><!@TM:1706555277> | Removing sequential instance block21 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42628:12:42628:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42628)</a><!@TM:1706555277> | Removing sequential instance block20 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42648:12:42648:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42648)</a><!@TM:1706555277> | Removing sequential instance block19 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42668:12:42668:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42668)</a><!@TM:1706555277> | Removing sequential instance block18 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42688:12:42688:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42688)</a><!@TM:1706555277> | Removing sequential instance block17 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42708:12:42708:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42708)</a><!@TM:1706555277> | Removing sequential instance block16 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42728:12:42728:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42728)</a><!@TM:1706555277> | Removing sequential instance block15 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42748:12:42748:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42748)</a><!@TM:1706555277> | Removing sequential instance block14 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42768:12:42768:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42768)</a><!@TM:1706555277> | Removing sequential instance block13 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42788:12:42788:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42788)</a><!@TM:1706555277> | Removing sequential instance block12 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42808:12:42808:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42808)</a><!@TM:1706555277> | Removing sequential instance block11 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42828:12:42828:19:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42828)</a><!@TM:1706555277> | Removing sequential instance block10 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42848:12:42848:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42848)</a><!@TM:1706555277> | Removing sequential instance block9 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42868:12:42868:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42868)</a><!@TM:1706555277> | Removing sequential instance block8 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42888:12:42888:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42888)</a><!@TM:1706555277> | Removing sequential instance block7 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42908:10:42908:16:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42908)</a><!@TM:1706555277> | Removing sequential instance block6 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42928:12:42928:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42928)</a><!@TM:1706555277> | Removing sequential instance block5 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:42948:12:42948:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(42948)</a><!@TM:1706555277> | Removing sequential instance block4 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:43008:12:43008:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(43008)</a><!@TM:1706555277> | Removing sequential instance block1 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreapblsram_c0\coreapblsram_c0_0\rtl\vlog\core\lsram_1024to70656x16.v:43028:12:43028:18:@N:BN362:@XP_MSG">lsram_1024to70656x16.v(43028)</a><!@TM:1706555277> | Removing sequential instance block0 (in view: COREAPBLSRAM_LIB.COREAPBLSRAM_C0_COREAPBLSRAM_C0_0_lsram_1024to70656x16_2048s_16s(verilog)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555277> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1706555277> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1706555277> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1706555277> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1706555277> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555277> | Removing sequential instance DataToMosiC_i[7:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1706555277> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1706555277> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1706555277> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1706555277> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1706555277> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1706555277> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1706555277> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1706555277> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z6_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1706555277> | Applying syn_allowed_resources blockrams=21 on top level netlist EvalBoardSandbox  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)

<font color=#A52A2A>@W:<a href="@W:MT688:@XP_HELP">MT688</a> : <a href="c:\microsemiproj\evalboardsandbox\designer\evalboardsandbox\synthesis.fdc:9:0:9:1:@W:MT688:@XP_MSG">synthesis.fdc(9)</a><!@TM:1706555277> | No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST </font>


<a name=mapperReport25></a>Clock Summary</a>
******************

          Start                                                      Requested     Requested     Clock                                                                   Clock                Clock
Level     Clock                                                      Frequency     Period        Type                                                                    Group                Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      20.000        declared                                                                default_clkgroup     31   
1 .         EvalSandbox_MSS_0/CCC_0/GL0                              100.0 MHz     10.000        generated (from EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     384  
                                                                                                                                                                                                   
0 -       EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     25.0 MHz      40.000        declared                                                                default_clkgroup     109  
===================================================================================================================================================================================================



Clock Load Summary
***********************

                                                           Clock     Source                                                                             Clock Pin                                                               Non-clock Pin     Non-clock Pin                                                        
Clock                                                      Load      Pin                                                                                Seq Example                                                             Seq Example       Comb Example                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         31        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                 EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable_q1.C                    -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
EvalSandbox_MSS_0/CCC_0/GL0                                384       EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                                          SpiMasterTrioPorts_0.DataToMosiLatched.C                                -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                       
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     109       EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_010)     EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_MDDR_APB     -                 EvalSandbox_MSS_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)       
=======================================================================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1706555277> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1706555277> | Writing default property annotation file C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 184MB)

Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
   00000000000000000000000000000101 -> 101
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1706555277> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z3_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z6_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 184MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1706555277> | Found issues with constraints. Please check constraint checker report "C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 186MB peak: 186MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 95MB peak: 186MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Jan 29 12:07:57 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706555255>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706555255>
# Mon Jan 29 12:07:57 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=mapperReport38></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1706555286> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1706555286> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1706555286> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 175MB peak: 175MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v:769:0:769:7:@N:MO111:@XP_MSG">corepwm.v(769)</a><!@TM:1706555286> | Tristate driver TACHINT (in view: work.corepwm_Z4_layer0(verilog)) on net TACHINT (in view: work.corepwm_Z4_layer0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(20)</a><!@TM:1706555286> | Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(19)</a><!@TM:1706555286> | Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(18)</a><!@TM:1706555286> | Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">evalsandbox_mss_fabosc_0_osc.v(17)</a><!@TM:1706555286> | Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1706555286> | Tristate driver corepwm_0_0_TACHINT_t (in view: work.EvalSandbox_MSS(verilog)) on net corepwm_0_0_TACHINT (in view: work.EvalSandbox_MSS(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:152:14:152:49:@N:MO111:@XP_MSG">evalboardsandbox.v(152)</a><!@TM:1706555286> | Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[0] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[0] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:152:14:152:49:@N:MO111:@XP_MSG">evalboardsandbox.v(152)</a><!@TM:1706555286> | Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[1] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[1] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:152:14:152:49:@N:MO111:@XP_MSG">evalboardsandbox.v(152)</a><!@TM:1706555286> | Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[2] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[2] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalboardsandbox\evalboardsandbox.v:152:14:152:49:@N:MO111:@XP_MSG">evalboardsandbox.v(152)</a><!@TM:1706555286> | Tristate driver AMBA_SLAVE_0_2_PRDATAS3_const_net_0[3] (in view: work.EvalBoardSandbox(verilog)) on net AMBA_SLAVE_0_2_PRDATAS3_const_net_0[3] (in view: work.EvalBoardSandbox(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555286> | Removing sequential instance DataFromMisoC_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555286> | Removing sequential instance DataFromMisoB_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555286> | Removing sequential instance DataFromMisoA_1[7] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555286> | Removing sequential instance DataFromMisoC_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555286> | Removing sequential instance DataFromMisoB_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\hdl\spimastertrio.vhd:83:2:83:4:@N:BN362:@XP_MSG">spimastertrio.vhd(83)</a><!@TM:1706555286> | Removing sequential instance DataFromMisoA_1[6:0] (in view: homebrew.homebrew_spimastertrioports_spimastertrio_1000_1_\'0\'_\'0\'_1_CLOCK_DIVIDERBYTE_WIDTH(spimastertrio)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v:1011:0:1011:6:@N:MO231:@XP_MSG">clock_gen.v(1011)</a><!@TM:1706555286> | Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
   00000000000000000000000000000101 -> 101
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1706555286> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:754:0:754:6:@W:BN132:@XP_MSG">rx_async.v(754)</a><!@TM:1706555286> | Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine CORECONFIGP_0.state[2:0] (in view: work.EvalSandbox_MSS(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[27] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[26] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[25] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[24] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[23] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[22] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[21] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[20] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:MO160:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[19] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@W:MO160:@XP_MSG">coreconfigp.v(255)</a><!@TM:1706555286> | Register bit CORECONFIGP_0.paddr[16] (in view view:work.EvalSandbox_MSS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:255:4:255:10:@N:BN362:@XP_MSG">coreconfigp.v(255)</a><!@TM:1706555286> | Removing sequential instance CORECONFIGP_0.paddr[14] (in view: work.EvalSandbox_MSS(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v:546:4:546:10:@W:BN132:@XP_MSG">coreconfigp.v(546)</a><!@TM:1706555286> | Removing instance EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v:127:0:127:6:@N:MO231:@XP_MSG">timebase.v(127)</a><!@TM:1706555286> | Found counter in view:work.timebase_16s(verilog) instance period_cnt[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v:81:0:81:6:@N:MO231:@XP_MSG">timebase.v(81)</a><!@TM:1706555286> | Found counter in view:work.timebase_16s(verilog) instance CPWMlIlI[15:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v:173:0:176:1:@N:MF179:@XP_MSG">timebase.v(173)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') un1_prescale_reg (in view: work.timebase_16s(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:242:0:275:1:@N:MF179:@XP_MSG">pwm_gen.v(242)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:242:0:275:1:@N:MF179:@XP_MSG">pwm_gen.v(242)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_pwm_posedge_reg (in view: work.pwm_gen_2s_16s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:336:0:355:1:@N:MF179:@XP_MSG">pwm_gen.v(336)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:336:0:355:1:@N:MF179:@XP_MSG">pwm_gen.v(336)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt (in view: work.pwm_gen_2s_16s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:390:0:409:1:@N:MF179:@XP_MSG">pwm_gen.v(390)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') CPWMll1\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v:390:0:409:1:@N:MF179:@XP_MSG">pwm_gen.v(390)</a><!@TM:1706555286> | Found 16 by 16 bit equality operator ('==') CPWMll1\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.pwm_gen_2s_16s_0(verilog))
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z6_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@N:MO231:@XP_MSG">coreresetp.v(1613)</a><!@TM:1706555286> | Found counter in view:work.CoreResetP_Z6_layer0(verilog) instance count_ddr[13:0] 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 182MB peak: 182MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 188MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\evalboardsandbox\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1706555286> | Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.DDR_READY_int (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 187MB peak: 194MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 188MB peak: 194MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 188MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 188MB peak: 194MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 189MB peak: 194MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 194MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -1.92ns		 639 /       453
   2		0h:00m:05s		    -1.92ns		 626 /       453
   3		0h:00m:05s		    -1.55ns		 626 /       453

   4		0h:00m:05s		    -1.24ns		 634 /       453


   5		0h:00m:05s		    -1.22ns		 630 /       453
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net EvalSandbox_MSS_0.MSS_HPMS_READY_int_arst on CLKINT  I_352  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net EvalSandbox_MSS_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_353  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net EvalSandbox_MSS_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_354  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_355  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net GPIO_1_M2F_arst on CLKINT  I_356  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_357  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_358  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1706555286> | Promoting Net SpiMasterTrioPorts_0.un1_rst_4_arst on CLKINT  I_359  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 196MB peak: 196MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 197MB peak: 197MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 197MB peak: 198MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 197MB peak: 198MB)


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 198MB)

Writing Analyst data base C:\MicroSemiProj\EvalBoardSandbox\synthesis\synwork\EvalBoardSandbox_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 195MB peak: 198MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1706555286> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1706555286> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 196MB peak: 198MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 196MB peak: 198MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 193MB peak: 198MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\microsemiproj\evalboardsandbox\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">evalsandbox_mss_ccc_0_fccc.v(20)</a><!@TM:1706555286> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1706555286> | Found clock EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB with period 40.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1706555286> | Found clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1706555286> | Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 10.00ns  


<a name=timingReport39></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Jan 29 12:08:05 2024
#


Top view:               EvalBoardSandbox
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\MicroSemiProj\EvalBoardSandbox\designer\EvalBoardSandbox\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1706555286> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1706555286> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary40></a>Performance Summary</a>
*******************


Worst slack in design: -0.035

                                                           Requested     Estimated     Requested     Estimated                Clock                                                                   Clock           
Starting Clock                                             Frequency     Frequency     Period        Period        Slack      Type                                                                    Group           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/CCC_0/GL0                                100.0 MHz     99.6 MHz      10.000        10.036        -0.035     generated (from EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     25.0 MHz      124.1 MHz     40.000        8.060         16.312     declared                                                                default_clkgroup
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT         50.0 MHz      265.7 MHz     20.000        3.764         16.236     declared                                                                default_clkgroup
System                                                     100.0 MHz     NA            10.000        NA            NA         system                                                                  system_clkgroup 
======================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships41></a>Clock Relationships</a>
*******************

Clocks                                                                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                Ending                                                  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB  EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB  |  40.000      31.940  |  No paths    -      |  20.000      17.968  |  20.000      16.312
EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB  EvalSandbox_MSS_0/CCC_0/GL0                             |  10.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT      EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT      |  20.000      16.236  |  No paths    -      |  No paths    -       |  No paths    -     
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT      EvalSandbox_MSS_0/CCC_0/GL0                             |  10.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
EvalSandbox_MSS_0/CCC_0/GL0                             System                                                  |  10.000      3.726   |  No paths    -      |  10.000      3.726   |  No paths    -     
EvalSandbox_MSS_0/CCC_0/GL0                             EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB  |  10.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
EvalSandbox_MSS_0/CCC_0/GL0                             EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT      |  10.000      False   |  No paths    -      |  No paths    -       |  No paths    -     
EvalSandbox_MSS_0/CCC_0/GL0                             EvalSandbox_MSS_0/CCC_0/GL0                             |  10.000      -0.036  |  No paths    -      |  No paths    -       |  No paths    -     
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo42></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport43></a>Detailed Report for Clock: EvalSandbox_MSS_0/CCC_0/GL0</a>
====================================



<a name=startingSlack44></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                                                                                    Arrival           
Instance                                                   Reference                       Type        Pin                        Net                                                  Time        Slack 
                                                           Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[7]             popfeedthru_unused_0                                 3.862       -0.035
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[3]              popfeedthru_unused_10                                3.557       0.163 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[12]             EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]             3.658       0.169 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[15]             EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15]             3.561       0.223 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[4]              popfeedthru_unused_9                                 3.540       0.299 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[13]             EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[13]             3.628       0.309 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_SEL                  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.469       0.398 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     I2C1_SCL_MGPIO1A_H2F_B     GPIO_1_M2F                                           3.327       0.588 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[14]             EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[14]             3.633       0.624 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[2]              popfeedthru_unused_11                                3.557       0.764 
=========================================================================================================================================================================================================


<a name=endingSlack45></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                                                                  Required           
Instance                                                   Reference                       Type        Pin                 Net                                                       Time         Slack 
                                                           Clock                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SpiMasterTrioPorts_0.un1_rst_4_arst_set                    EvalSandbox_MSS_0/CCC_0/GL0     SLE         ALn                 un1_rst_4_arst_i                                          10.000       -0.035
SpiMasterTrioPorts_0.un1_rst_5_arst_set                    EvalSandbox_MSS_0/CCC_0/GL0     SLE         ALn                 un1_rst_4_arst_i                                          10.000       -0.035
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[15]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15]     9.704        0.163 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[0]      EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]      9.614        0.169 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[14]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14]     9.696        0.251 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[3]      N_25_i                                                    9.456        0.260 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[1]      N_29_i                                                    9.692        0.273 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[6]      EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6]      9.653        0.286 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[5]      N_21_i                                                    9.678        0.313 
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[4]      N_23_i                                                    9.521        0.325 
========================================================================================================================================================================================================



<a name=worstPaths46></a>Worst Path Information</a>
<a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.srr:srsfC:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.srs:fp:189145:190741:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      10.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.036

    Number of logic level(s):                3
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_WDATA[7]
    Ending point:                            SpiMasterTrioPorts_0.un1_rst_4_arst_set / ALn
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                         Pin                Pin               Arrival      No. of    
Name                                                       Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_WDATA[7]     Out     3.862     3.862 r      -         
popfeedthru_unused_0                                       Net         -                  -       1.119     -            15        
SpiMasterTrioPorts_0.un1_rst_4                             CFG2        B                  In      -         4.981 r      -         
SpiMasterTrioPorts_0.un1_rst_4                             CFG2        Y                  Out     0.165     5.145 r      -         
un1_rst_4                                                  Net         -                  -       1.830     -            1         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7                     CLKINT      A                  In      -         6.975 r      -         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7                     CLKINT      Y                  Out     0.387     7.362 r      -         
un1_rst_4_arst                                             Net         -                  -       1.450     -            3         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7_0                   CFG1        A                  In      -         8.812 r      -         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7_0                   CFG1        Y                  Out     0.100     8.912 f      -         
un1_rst_4_arst_i                                           Net         -                  -       1.123     -            2         
SpiMasterTrioPorts_0.un1_rst_4_arst_set                    SLE         ALn                In      -         10.036 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 10.036 is 4.514(45.0%) logic and 5.522(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      10.036
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.036

    Number of logic level(s):                3
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_WDATA[7]
    Ending point:                            SpiMasterTrioPorts_0.un1_rst_5_arst_set / ALn
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                         Pin                Pin               Arrival      No. of    
Name                                                       Type        Name               Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_WDATA[7]     Out     3.862     3.862 r      -         
popfeedthru_unused_0                                       Net         -                  -       1.119     -            15        
SpiMasterTrioPorts_0.un1_rst_4                             CFG2        B                  In      -         4.981 r      -         
SpiMasterTrioPorts_0.un1_rst_4                             CFG2        Y                  Out     0.165     5.145 r      -         
un1_rst_4                                                  Net         -                  -       1.830     -            1         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7                     CLKINT      A                  In      -         6.975 r      -         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7                     CLKINT      Y                  Out     0.387     7.362 r      -         
un1_rst_4_arst                                             Net         -                  -       1.450     -            3         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7_0                   CFG1        A                  In      -         8.812 r      -         
SpiMasterTrioPorts_0.un1_rst_4_RNIAEG7_0                   CFG1        Y                  Out     0.100     8.912 f      -         
un1_rst_4_arst_i                                           Net         -                  -       1.123     -            2         
SpiMasterTrioPorts_0.un1_rst_5_arst_set                    SLE         ALn                In      -         10.036 f     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 10.036 is 4.514(45.0%) logic and 5.522(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.296
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.704

    - Propagation time:                      9.541
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.163

    Number of logic level(s):                4
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[3]
    Ending point:                            EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[15]
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                         Pin                 Pin               Arrival     No. of    
Name                                                                       Type        Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     MSS_010     F_HM0_ADDR[3]       Out     3.557     3.557 r     -         
popfeedthru_unused_10                                                      Net         -                   -       1.591     -           64        
EvalSandbox_MSS_0.corepwm_0_0.genblk2\.reg_if.CPWMO0_6_a0_2[0]             CFG2        A                   In      -         5.148 r     -         
EvalSandbox_MSS_0.corepwm_0_0.genblk2\.reg_if.CPWMO0_6_a0_2[0]             CFG2        Y                   Out     0.077     5.225 r     -         
CPWMO0_6_a0_2[0]                                                           Net         -                   -       0.815     -           4         
EvalSandbox_MSS_0.corepwm_0_0.genblk2\.reg_if.CPWMO0_6_a0_2_RNIB6FQ[0]     CFG4        D                   In      -         6.039 r     -         
EvalSandbox_MSS_0.corepwm_0_0.genblk2\.reg_if.CPWMO0_6_a0_2_RNIB6FQ[0]     CFG4        Y                   Out     0.326     6.366 f     -         
CPWMO0_sn_N_17                                                             Net         -                   -       1.135     -           15        
EvalSandbox_MSS_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_i_o2_1[5]           CFG2        A                   In      -         7.501 f     -         
EvalSandbox_MSS_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_i_o2_1[5]           CFG2        Y                   Out     0.100     7.601 r     -         
N_529                                                                      Net         -                   -       0.497     -           2         
EvalSandbox_MSS_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_0[15]               CFG4        D                   In      -         8.098 r     -         
EvalSandbox_MSS_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_0[15]               CFG4        Y                   Out     0.326     8.424 f     -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15]                      Net         -                   -       1.117     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST                     MSS_010     F_HM0_RDATA[15]     In      -         9.541 f     -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 9.837 is 4.683(47.6%) logic and 5.154(52.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.386
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.614

    - Propagation time:                      9.445
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.169

    Number of logic level(s):                5
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                               Pin                Pin               Arrival     No. of    
Name                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_ADDR[12]     Out     3.658     3.658 r     -         
EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[12]                         Net         -                  -       0.815     -           4         
EvalSandbox_MSS_0.CoreAPB3_0.g0_0_1                              CFG2        A                  In      -         4.473 r     -         
EvalSandbox_MSS_0.CoreAPB3_0.g0_0_1                              CFG2        Y                  Out     0.100     4.573 f     -         
g0_0_1                                                           Net         -                  -       0.248     -           1         
EvalSandbox_MSS_0.CoreAPB3_0.g0_2                                CFG4        C                  In      -         4.821 f     -         
EvalSandbox_MSS_0.CoreAPB3_0.g0_2                                CFG4        Y                  Out     0.210     5.031 f     -         
EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx                           Net         -                  -       1.261     -           29        
COREAPBLSRAM_C0_0.COREAPBLSRAM_C0_0.PRDATA4_m1_e                 CFG3        C                  In      -         6.292 f     -         
COREAPBLSRAM_C0_0.COREAPBLSRAM_C0_0.PRDATA4_m1_e                 CFG3        Y                  Out     0.210     6.502 f     -         
PRDATA4                                                          Net         -                  -       1.126     -           21        
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO_3     CFG4        B                  In      -         7.628 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO_3     CFG4        Y                  Out     0.165     7.792 f     -         
N_8_0                                                            Net         -                  -       0.248     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO       CFG4        D                  In      -         8.041 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO       CFG4        Y                  Out     0.288     8.328 f     -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]             Net         -                  -       1.117     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_RDATA[0]     In      -         9.445 f     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 9.831 is 5.016(51.0%) logic and 4.816(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.386
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.614

    - Propagation time:                      9.391
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.223

    Number of logic level(s):                5
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[0]
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                               Pin                Pin               Arrival     No. of    
Name                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_ADDR[15]     Out     3.561     3.561 r     -         
EvalSandbox_MSS_0_AMBA_SLAVE_0_PADDR[15]                         Net         -                  -       0.815     -           4         
EvalSandbox_MSS_0.CoreAPB3_0.g0_0_1                              CFG2        B                  In      -         4.375 r     -         
EvalSandbox_MSS_0.CoreAPB3_0.g0_0_1                              CFG2        Y                  Out     0.143     4.519 f     -         
g0_0_1                                                           Net         -                  -       0.248     -           1         
EvalSandbox_MSS_0.CoreAPB3_0.g0_2                                CFG4        C                  In      -         4.767 f     -         
EvalSandbox_MSS_0.CoreAPB3_0.g0_2                                CFG4        Y                  Out     0.210     4.977 f     -         
EvalSandbox_MSS_0_AMBA_SLAVE_0_3_PSELx                           Net         -                  -       1.261     -           29        
COREAPBLSRAM_C0_0.COREAPBLSRAM_C0_0.PRDATA4_m1_e                 CFG3        C                  In      -         6.238 f     -         
COREAPBLSRAM_C0_0.COREAPBLSRAM_C0_0.PRDATA4_m1_e                 CFG3        Y                  Out     0.210     6.447 f     -         
PRDATA4                                                          Net         -                  -       1.126     -           21        
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO_3     CFG4        B                  In      -         7.574 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO_3     CFG4        Y                  Out     0.165     7.738 f     -         
N_8_0                                                            Net         -                  -       0.248     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO       CFG4        D                  In      -         7.987 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNO       CFG4        Y                  Out     0.288     8.274 f     -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]             Net         -                  -       1.117     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_RDATA[0]     In      -         9.391 f     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 9.777 is 4.962(50.7%) logic and 4.816(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport47></a>Detailed Report for Clock: EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB</a>
====================================



<a name=startingSlack48></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                                                                                                      Arrival           
Instance                                                   Reference                                                  Type        Pin                        Net                                         Time        Slack 
                                                           Clock                                                                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORECONFIGP_0.psel                       EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          psel                                        0.087       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.state[1]                   EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          state[1]                                    0.087       17.968
EvalSandbox_MSS_0.CORECONFIGP_0.paddr[13]                  EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          paddr[13]                                   0.108       18.420
EvalSandbox_MSS_0.CORECONFIGP_0.state[0]                   EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          state[0]                                    0.087       18.430
EvalSandbox_MSS_0.CORECONFIGP_0.paddr[15]                  EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          paddr[15]                                   0.108       18.494
EvalSandbox_MSS_0.CORECONFIGP_0.MDDR_PENABLE               EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          CORECONFIGP_0_MDDR_APBmslave_PENABLE        0.108       18.775
EvalSandbox_MSS_0.CORECONFIGP_0.paddr[12]                  EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE         Q                          paddr[12]                                   0.108       18.791
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     MSS_010     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         6.394       31.940
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     MSS_010     MDDR_FABRIC_PRDATA[12]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[12]     6.424       32.746
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     MSS_010     MDDR_FABRIC_PRDATA[10]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[10]     6.389       32.781
===========================================================================================================================================================================================================================


<a name=endingSlack49></a>Ending Points with Worst Slack</a>
******************************

                                                          Starting                                                                                  Required           
Instance                                                  Reference                                                  Type     Pin     Net           Time         Slack 
                                                          Clock                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[0]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[1]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[2]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[3]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[4]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[5]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[6]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[7]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[8]     19.745       16.312
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[9]     EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB     SLE      D       prdata[9]     19.745       16.312
=======================================================================================================================================================================



<a name=worstPaths50></a>Worst Path Information</a>
<a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.srr:srsfC:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.srs:fp:214521:215997:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      3.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.312

    Number of logic level(s):                3
    Starting point:                          EvalSandbox_MSS_0.CORECONFIGP_0.psel / Q
    Ending point:                            EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16] / D
    The start point is clocked by            EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB [falling] (rise=0.000 fall=20.000 period=40.000) on pin CLK
    The end   point is clocked by            EvalSandbox_MSS_0/EvalSandbox_MSS_MSS_0/CLK_CONFIG_APB [rising] (rise=0.000 fall=20.000 period=40.000) on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORECONFIGP_0.psel                           SLE      Q        Out     0.087     0.087 r     -         
psel                                                           Net      -        -       0.745     -           3         
EvalSandbox_MSS_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     B        In      -         0.833 r     -         
EvalSandbox_MSS_0.CORECONFIGP_0.int_sel_0_sqmuxa               CFG3     Y        Out     0.165     0.997 r     -         
int_sel_0_sqmuxa                                               Net      -        -       0.745     -           3         
EvalSandbox_MSS_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     A        In      -         1.743 r     -         
EvalSandbox_MSS_0.CORECONFIGP_0.un1_int_sel_0_sqmuxa           CFG2     Y        Out     0.077     1.820 r     -         
un1_int_sel_0_sqmuxa                                           Net      -        -       1.161     -           18        
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     C        In      -         2.981 r     -         
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_RNO[16]     CFG4     Y        Out     0.203     3.184 r     -         
prdata[16]                                                     Net      -        -       0.248     -           1         
EvalSandbox_MSS_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]         SLE      D        In      -         3.433 r     -         
=========================================================================================================================
Total path delay (propagation time + setup) of 3.688 is 0.788(21.4%) logic and 2.900(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport51></a>Detailed Report for Clock: EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</a>
====================================



<a name=startingSlack52></a>Starting Points with Worst Slack</a>
********************************

                                                      Starting                                                                                         Arrival           
Instance                                              Reference                                              Type     Pin     Net                      Time        Slack 
                                                      Clock                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc_0     0.108       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]             0.087       17.713
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[1]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]             0.087       18.039
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[3]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]             0.087       18.062
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[4]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]             0.108       18.102
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[2]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]             0.087       18.140
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[5]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[5]             0.087       18.144
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[8]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]             0.108       18.181
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[6]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]             0.087       18.187
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[7]           EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[7]             0.087       18.222
=========================================================================================================================================================================


<a name=endingSlack53></a>Ending Points with Worst Slack</a>
******************************

                                                Starting                                                                                       Required           
Instance                                        Reference                                              Type     Pin     Net                    Time         Slack 
                                                Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[1]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[2]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[3]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[4]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[5]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[6]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[7]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[8]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[9]     EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc     20.000       16.236
==================================================================================================================================================================



<a name=worstPaths54></a>Worst Path Information</a>
<a href="C:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.srr:srsfC:\MicroSemiProj\EvalBoardSandbox\synthesis\EvalBoardSandbox.srs:fp:223091:223835:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      3.764
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.236

    Number of logic level(s):                1
    Starting point:                          EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc / Q
    Ending point:                            EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0] / ALn
    The start point is clocked by            EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                          Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc             SLE        Q        Out     0.108     0.108 f     -         
sm0_areset_n_rcosc_0                                          Net        -        -       1.830     -           1         
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_RNIOJ2D     CLKINT     A        In      -         1.938 f     -         
EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_RNIOJ2D     CLKINT     Y        Out     0.375     2.314 f     -         
sm0_areset_n_rcosc                                            Net        -        -       1.450     -           17        
EvalSandbox_MSS_0.CORERESETP_0.count_ddr[0]                   SLE        ALn      In      -         3.764 f     -         
==========================================================================================================================
Total path delay (propagation time + setup) of 3.764 is 0.484(12.8%) logic and 3.280(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\evalboardsandbox\designer\evalboardsandbox\synthesis.fdc:15:0:15:1:@W:MT447:@XP_MSG">synthesis.fdc(15)</a><!@TM:1706555286> | Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 198MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 194MB peak: 198MB)

---------------------------------------
<a name=resourceUsage55></a>Resource Usage Report for EvalBoardSandbox </a>

Mapping to part: m2s010vf400std
Cell usage:
CCC             1 use
CLKINT          10 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           9 uses
CFG2           80 uses
CFG3           95 uses
CFG4           207 uses

Carry cells:
ARI1            175 uses - used for arithmetic functions
ARI1            37 uses - used for Wide-Mux implementation
Total ARI1      212 uses


Sequential Cells: 
SLE            458 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 52
I/O primitives: 49
BIBUF          9 uses
BIBUF_DIFF     1 use
INBUF          2 uses
OUTBUF         36 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 10

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 2 of 21 (9%)

Total LUTs:    603

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 72; LUTs = 72;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  458 + 0 + 72 + 0 = 530;
Total number of LUTs after P&R:  603 + 0 + 72 + 0 = 675;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 71MB peak: 198MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Mon Jan 29 12:08:05 2024

###########################################################]

</pre></samp></body></html>
