// Seed: 596850358
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(posedge 1) begin
    if (1) id_2 = id_2;
  end
  logic id_2;
  logic id_3 (
      1,
      1,
      id_2,
      1
  );
  assign id_2 = id_2;
  logic id_4;
endmodule
