 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : MotionEstimator
Version: O-2018.06-SP4
Date   : Sun Dec 20 17:27:09 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.40%

  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U239/Y (AO22X1_LVT)                              0.10 &     3.19 r
  comp_u/U150/Y (AOI21X1_LVT)                             0.19 &     3.38 f
  comp_u/U248/Y (MUX21X1_LVT)                             0.19 &     3.57 f
  comp_u/U249/Y (NAND2X0_LVT)                             0.06 &     3.63 r
  comp_u/BestDist_reg[5]/D (DFFX1_LVT)                    0.00 &     3.63 r
  data arrival time                                                  3.63

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.02       3.86
  comp_u/BestDist_reg[5]/CLK (DFFX1_LVT)                  0.00       3.86 r
  library setup time                                     -0.11       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe3/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U111/Y (NAND2X0_LVT)                              0.07 &     0.83 r
  ctl_u/S1S2mux[3] (control)                              0.00       0.83 r
  pe_u/S1S2mux[3] (PEtotal)                               0.00       0.83 r
  pe_u/pe3/S1S2mux (PE_11)                                0.00       0.83 r
  pe_u/pe3/U28/Y (NBUFFX2_LVT)                            0.09 &     0.92 r
  pe_u/pe3/U25/Y (NBUFFX2_LVT)                            0.07 &     0.99 r
  pe_u/pe3/U24/Y (MUX21X1_LVT)                            0.17 &     1.16 f
  pe_u/pe3/U76/Y (INVX0_LVT)                              0.08 &     1.24 r
  pe_u/pe3/U80/Y (OA21X1_LVT)                             0.10 &     1.33 r
  pe_u/pe3/U81/Y (AO22X1_LVT)                             0.09 &     1.42 r
  pe_u/pe3/U82/Y (AO222X1_LVT)                            0.14 &     1.56 r
  pe_u/pe3/U51/Y (AND3X1_LVT)                             0.10 &     1.66 r
  pe_u/pe3/U83/Y (AO221X1_LVT)                            0.11 &     1.77 r
  pe_u/pe3/U84/Y (OA221X1_LVT)                            0.10 &     1.87 r
  pe_u/pe3/U85/Y (AO21X1_LVT)                             0.08 &     1.95 r
  pe_u/pe3/U2/Y (AOI22X1_LVT)                             0.15 &     2.10 f
  pe_u/pe3/U75/Y (MUX21X1_HVT)                            0.35 &     2.45 r
  pe_u/pe3/add_85/B[2] (PE_11_DW01_add_0)                 0.00       2.45 r
  pe_u/pe3/add_85/U1_2/CO (FADDX1_LVT)                    0.16 &     2.61 r
  pe_u/pe3/add_85/U1_3/CO (FADDX1_LVT)                    0.14 &     2.75 r
  pe_u/pe3/add_85/U1_4/CO (FADDX1_LVT)                    0.14 &     2.89 r
  pe_u/pe3/add_85/U1_5/CO (FADDX1_LVT)                    0.13 &     3.02 r
  pe_u/pe3/add_85/U1_6/S (FADDX1_LVT)                     0.19 &     3.22 f
  pe_u/pe3/add_85/SUM[6] (PE_11_DW01_add_0)               0.00       3.22 f
  pe_u/pe3/U34/Y (MUX21X1_HVT)                            0.29 &     3.51 f
  pe_u/pe3/U61/Y (INVX0_LVT)                              0.08 &     3.59 r
  pe_u/pe3/U17/Y (NAND2X0_LVT)                            0.06 &     3.65 f
  pe_u/pe3/Accumulate_reg[6]/D (DFFX1_LVT)                0.00 &     3.65 f
  data arrival time                                                  3.65

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.01       3.86
  pe_u/pe3/Accumulate_reg[6]/CLK (DFFX1_LVT)              0.00       3.86 r
  library setup time                                     -0.09       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 &     3.20 r
  comp_u/U66/Y (AOI21X1_LVT)                              0.20 &     3.39 f
  comp_u/U64/Y (MUX21X1_LVT)                              0.19 &     3.59 f
  comp_u/U245/Y (NAND2X0_LVT)                             0.05 &     3.64 r
  comp_u/BestDist_reg[3]/D (DFFX1_LVT)                    0.00 &     3.64 r
  data arrival time                                                  3.64

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.03       3.87
  comp_u/BestDist_reg[3]/CLK (DFFX1_LVT)                  0.00       3.87 r
  library setup time                                     -0.11       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U239/Y (AO22X1_LVT)                              0.10 &     3.19 r
  comp_u/U150/Y (AOI21X1_LVT)                             0.19 &     3.38 f
  comp_u/U250/Y (MUX21X1_LVT)                             0.19 &     3.57 f
  comp_u/U251/Y (NAND2X0_LVT)                             0.05 &     3.62 r
  comp_u/BestDist_reg[6]/D (DFFX1_LVT)                    0.00 &     3.62 r
  data arrival time                                                  3.62

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.03       3.87
  comp_u/BestDist_reg[6]/CLK (DFFX1_LVT)                  0.00       3.87 r
  library setup time                                     -0.11       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe7/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.02 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.36       0.38 f
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 &     0.50 r
  ctl_u/U63/Y (NBUFFX2_LVT)                               0.09 &     0.59 r
  ctl_u/U24/Y (OR2X1_LVT)                                 0.08 &     0.67 r
  ctl_u/U137/Y (NAND2X0_LVT)                              0.23 &     0.90 f
  ctl_u/S1S2mux[7] (control)                              0.00       0.90 f
  pe_u/S1S2mux[7] (PEtotal)                               0.00       0.90 f
  pe_u/pe7/S1S2mux (PE_7)                                 0.00       0.90 f
  pe_u/pe7/U93/Y (MUX21X1_LVT)                            0.34 &     1.24 f
  pe_u/pe7/U57/Y (INVX0_LVT)                              0.09 &     1.33 r
  pe_u/pe7/U69/Y (NAND2X0_HVT)                            0.13 &     1.46 f
  pe_u/pe7/U70/Y (NAND3X0_LVT)                            0.10 &     1.56 r
  pe_u/pe7/U96/Y (OA221X1_LVT)                            0.10 &     1.67 r
  pe_u/pe7/U65/Y (OR2X1_LVT)                              0.08 &     1.75 r
  pe_u/pe7/U74/Y (AND3X1_LVT)                             0.08 &     1.84 r
  pe_u/pe7/U97/Y (AO21X1_LVT)                             0.08 &     1.91 r
  pe_u/pe7/U22/Y (AO22X1_LVT)                             0.10 &     2.01 r
  pe_u/pe7/U9/Y (MUX21X1_LVT)                             0.18 &     2.18 f
  pe_u/pe7/add_85/B[0] (PE_7_DW01_add_0)                  0.00       2.18 f
  pe_u/pe7/add_85/U3/Y (AND2X1_LVT)                       0.11 &     2.30 f
  pe_u/pe7/add_85/U1_1/CO (FADDX1_LVT)                    0.13 &     2.42 f
  pe_u/pe7/add_85/U1_2/CO (FADDX1_LVT)                    0.13 &     2.56 f
  pe_u/pe7/add_85/U1_3/CO (FADDX1_LVT)                    0.13 &     2.69 f
  pe_u/pe7/add_85/U1_4/CO (FADDX1_LVT)                    0.13 &     2.82 f
  pe_u/pe7/add_85/U1_5/CO (FADDX1_LVT)                    0.13 &     2.95 f
  pe_u/pe7/add_85/U1_6/CO (FADDX1_LVT)                    0.13 &     3.09 f
  pe_u/pe7/add_85/U1_7/S (FADDX1_LVT)                     0.22 &     3.31 r
  pe_u/pe7/add_85/SUM[7] (PE_7_DW01_add_0)                0.00       3.31 r
  pe_u/pe7/U99/Y (MUX21X1_LVT)                            0.12 &     3.44 r
  pe_u/pe7/U46/Y (OR2X1_LVT)                              0.09 &     3.52 r
  pe_u/pe7/Accumulate_reg[7]/RSTB (DFFSSRX1_LVT)          0.00 &     3.52 r
  data arrival time                                                  3.52

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.02       3.86
  pe_u/pe7/Accumulate_reg[7]/CLK (DFFSSRX1_LVT)           0.00       3.86 r
  library setup time                                     -0.16       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -3.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe3/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U111/Y (NAND2X0_LVT)                              0.07 &     0.83 r
  ctl_u/S1S2mux[3] (control)                              0.00       0.83 r
  pe_u/S1S2mux[3] (PEtotal)                               0.00       0.83 r
  pe_u/pe3/S1S2mux (PE_11)                                0.00       0.83 r
  pe_u/pe3/U28/Y (NBUFFX2_LVT)                            0.09 &     0.92 r
  pe_u/pe3/U25/Y (NBUFFX2_LVT)                            0.07 &     0.99 r
  pe_u/pe3/U24/Y (MUX21X1_LVT)                            0.17 &     1.16 f
  pe_u/pe3/U76/Y (INVX0_LVT)                              0.08 &     1.24 r
  pe_u/pe3/U80/Y (OA21X1_LVT)                             0.10 &     1.33 r
  pe_u/pe3/U81/Y (AO22X1_LVT)                             0.09 &     1.42 r
  pe_u/pe3/U82/Y (AO222X1_LVT)                            0.14 &     1.56 r
  pe_u/pe3/U51/Y (AND3X1_LVT)                             0.10 &     1.66 r
  pe_u/pe3/U83/Y (AO221X1_LVT)                            0.11 &     1.77 r
  pe_u/pe3/U84/Y (OA221X1_LVT)                            0.10 &     1.87 r
  pe_u/pe3/U85/Y (AO21X1_LVT)                             0.08 &     1.95 r
  pe_u/pe3/U2/Y (AOI22X1_LVT)                             0.15 &     2.10 f
  pe_u/pe3/U75/Y (MUX21X1_HVT)                            0.35 &     2.45 r
  pe_u/pe3/add_85/B[2] (PE_11_DW01_add_0)                 0.00       2.45 r
  pe_u/pe3/add_85/U1_2/CO (FADDX1_LVT)                    0.16 &     2.61 r
  pe_u/pe3/add_85/U1_3/CO (FADDX1_LVT)                    0.14 &     2.75 r
  pe_u/pe3/add_85/U1_4/CO (FADDX1_LVT)                    0.14 &     2.89 r
  pe_u/pe3/add_85/U1_5/CO (FADDX1_LVT)                    0.13 &     3.02 r
  pe_u/pe3/add_85/U1_6/CO (FADDX1_LVT)                    0.14 &     3.16 r
  pe_u/pe3/add_85/U1_7/S (FADDX1_LVT)                     0.19 &     3.35 f
  pe_u/pe3/add_85/SUM[7] (PE_11_DW01_add_0)               0.00       3.35 f
  pe_u/pe3/U14/Y (MUX21X1_LVT)                            0.14 &     3.49 f
  pe_u/pe3/U60/Y (INVX0_LVT)                              0.06 &     3.55 r
  pe_u/pe3/U18/Y (NAND2X0_LVT)                            0.05 &     3.60 f
  pe_u/pe3/Accumulate_reg[7]/D (DFFX1_LVT)                0.00 &     3.60 f
  data arrival time                                                  3.60

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.01       3.86
  pe_u/pe3/Accumulate_reg[7]/CLK (DFFX1_LVT)              0.00       3.86 r
  library setup time                                     -0.08       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 &     3.20 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 &     3.36 f
  comp_u/U243/Y (MUX21X1_LVT)                             0.16 &     3.52 f
  comp_u/U244/Y (NAND2X0_LVT)                             0.05 &     3.57 r
  comp_u/BestDist_reg[2]/D (DFFX1_LVT)                    0.00 &     3.57 r
  data arrival time                                                  3.57

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.02       3.86
  comp_u/BestDist_reg[2]/CLK (DFFX1_LVT)                  0.00       3.86 r
  library setup time                                     -0.11       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 &     3.20 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 &     3.36 f
  comp_u/U240/Y (MUX21X1_LVT)                             0.16 &     3.51 f
  comp_u/U241/Y (NAND2X0_LVT)                             0.06 &     3.57 r
  comp_u/BestDist_reg[0]/D (DFFX1_LVT)                    0.00 &     3.57 r
  data arrival time                                                  3.57

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.02       3.86
  comp_u/BestDist_reg[0]/CLK (DFFX1_LVT)                  0.00       3.86 r
  library setup time                                     -0.11       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 &     3.20 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 &     3.36 f
  comp_u/U176/Y (MUX21X1_LVT)                             0.16 &     3.52 f
  comp_u/U246/Y (NAND2X0_LVT)                             0.05 &     3.57 r
  comp_u/BestDist_reg[4]/D (DFFX1_LVT)                    0.00 &     3.57 r
  data arrival time                                                  3.57

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.02       3.86
  comp_u/BestDist_reg[4]/CLK (DFFX1_LVT)                  0.00       3.86 r
  library setup time                                     -0.11       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.26       0.29 r
  ctl_u/S1S2mux[8] (control)               0.00       0.29 r
  U3/Y (INVX0_HVT)                         0.27 &     0.56 f
  ctl_u/IN2 (control)                      0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                0.15 &     1.32 f
  ctl_u/PEready[3] (control)               0.00       1.32 f
  comp_u/PEready[3] (Comparator)           0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)               0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)               0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)              0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 &     3.20 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 &     3.39 f
  comp_u/U256/Y (MUX21X1_LVT)              0.19 &     3.59 f
  comp_u/motionX_reg[0]/D (DFFX1_LVT)      0.00 &     3.59 f
  data arrival time                                   3.59

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (propagated)         0.03       3.87
  comp_u/motionX_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.87 r
  library setup time                      -0.09       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                  -3.59
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.26       0.29 r
  ctl_u/S1S2mux[8] (control)               0.00       0.29 r
  U3/Y (INVX0_HVT)                         0.27 &     0.56 f
  ctl_u/IN2 (control)                      0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                0.15 &     1.32 f
  ctl_u/PEready[3] (control)               0.00       1.32 f
  comp_u/PEready[3] (Comparator)           0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)               0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)               0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)              0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 &     3.20 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 &     3.39 f
  comp_u/U258/Y (MUX21X1_LVT)              0.20 &     3.59 f
  comp_u/motionX_reg[2]/D (DFFX1_LVT)      0.00 &     3.59 f
  data arrival time                                   3.59

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (propagated)         0.03       3.87
  comp_u/motionX_reg[2]/CLK (DFFX1_LVT)
                                           0.00       3.87 r
  library setup time                      -0.08       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.59
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                               0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                               0.15 &     1.32 f
  ctl_u/PEready[3] (control)                              0.00       1.32 f
  comp_u/PEready[3] (Comparator)                          0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                               0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                               0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                               0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                               0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                               0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 &     3.20 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 &     3.36 f
  comp_u/U63/Y (MUX21X1_LVT)                              0.16 &     3.51 f
  comp_u/U242/Y (NAND2X0_LVT)                             0.05 &     3.56 r
  comp_u/BestDist_reg[1]/D (DFFX1_LVT)                    0.00 &     3.56 r
  data arrival time                                                  3.56

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.03       3.87
  comp_u/BestDist_reg[1]/CLK (DFFX1_LVT)                  0.00       3.87 r
  library setup time                                     -0.11       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.26       0.29 r
  ctl_u/S1S2mux[8] (control)               0.00       0.29 r
  U3/Y (INVX0_HVT)                         0.27 &     0.56 f
  ctl_u/IN2 (control)                      0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                0.15 &     1.32 f
  ctl_u/PEready[3] (control)               0.00       1.32 f
  comp_u/PEready[3] (Comparator)           0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)               0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)               0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)              0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 &     3.20 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 &     3.39 f
  comp_u/U253/Y (MUX21X1_LVT)              0.19 &     3.59 f
  comp_u/motionY_reg[1]/D (DFFX1_LVT)      0.00 &     3.59 f
  data arrival time                                   3.59

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (propagated)         0.03       3.88
  comp_u/motionY_reg[1]/CLK (DFFX1_LVT)
                                           0.00       3.88 r
  library setup time                      -0.08       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.59
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.02 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.39       0.41 r
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 &     0.52 f
  ctl_u/U101/Y (INVX0_LVT)                                0.11 &     0.64 r
  ctl_u/U73/Y (AO21X1_LVT)                                0.14 &     0.78 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.78 r
  pe_u/S1S2mux[11] (PEtotal)                              0.00       0.78 r
  pe_u/pe11/S1S2mux (PE_3)                                0.00       0.78 r
  pe_u/pe11/U29/Y (NBUFFX2_HVT)                           0.17 &     0.95 r
  pe_u/pe11/U31/Y (MUX21X1_LVT)                           0.23 &     1.18 f
  pe_u/pe11/U86/Y (AOI21X1_LVT)                           0.19 &     1.37 r
  pe_u/pe11/U91/Y (AO22X1_LVT)                            0.09 &     1.46 r
  pe_u/pe11/U65/Y (NAND2X0_LVT)                           0.05 &     1.52 f
  pe_u/pe11/U67/Y (NAND3X0_LVT)                           0.06 &     1.58 r
  pe_u/pe11/U92/Y (OA221X1_LVT)                           0.11 &     1.68 r
  pe_u/pe11/U60/Y (OR3X1_LVT)                             0.09 &     1.78 r
  pe_u/pe11/U34/Y (AND2X1_LVT)                            0.08 &     1.86 r
  pe_u/pe11/U21/Y (AO21X1_LVT)                            0.07 &     1.93 r
  pe_u/pe11/U30/Y (AOI22X1_LVT)                           0.14 &     2.07 f
  pe_u/pe11/U101/Y (MUX21X1_LVT)                          0.18 &     2.25 f
  pe_u/pe11/add_85/B[0] (PE_3_DW01_add_0)                 0.00       2.25 f
  pe_u/pe11/add_85/U4/Y (AND2X1_LVT)                      0.11 &     2.36 f
  pe_u/pe11/add_85/U1_1/CO (FADDX1_LVT)                   0.12 &     2.48 f
  pe_u/pe11/add_85/U1_2/CO (FADDX1_LVT)                   0.13 &     2.61 f
  pe_u/pe11/add_85/U1_3/CO (FADDX1_LVT)                   0.13 &     2.75 f
  pe_u/pe11/add_85/U1_4/CO (FADDX1_LVT)                   0.14 &     2.88 f
  pe_u/pe11/add_85/U1_5/CO (FADDX1_LVT)                   0.14 &     3.02 f
  pe_u/pe11/add_85/U1_6/CO (FADDX1_LVT)                   0.13 &     3.15 f
  pe_u/pe11/add_85/U1_7/S (FADDX1_LVT)                    0.22 &     3.37 r
  pe_u/pe11/add_85/SUM[7] (PE_3_DW01_add_0)               0.00       3.37 r
  pe_u/pe11/U95/Y (MUX21X1_LVT)                           0.12 &     3.48 r
  pe_u/pe11/U70/Y (OR2X1_LVT)                             0.08 &     3.57 r
  pe_u/pe11/Accumulate_reg[7]/D (DFFX1_LVT)               0.00 &     3.57 r
  data arrival time                                                  3.57

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.00       3.85
  pe_u/pe11/Accumulate_reg[7]/CLK (DFFX1_LVT)             0.00       3.85 r
  library setup time                                     -0.07       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe4/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.26       0.29 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.29 r
  U3/Y (INVX0_HVT)                                        0.27 &     0.56 f
  ctl_u/IN2 (control)                                     0.00       0.56 f
  ctl_u/U48/Y (NAND2X0_LVT)                               0.11 &     0.67 r
  ctl_u/S1S2mux[4] (control)                              0.00       0.67 r
  pe_u/S1S2mux[4] (PEtotal)                               0.00       0.67 r
  pe_u/pe4/S1S2mux (PE_10)                                0.00       0.67 r
  pe_u/pe4/U27/Y (INVX0_LVT)                              0.10 &     0.77 f
  pe_u/pe4/U43/Y (INVX0_LVT)                              0.10 &     0.86 r
  pe_u/pe4/U32/Y (INVX0_LVT)                              0.05 &     0.91 f
  pe_u/pe4/U42/Y (INVX0_LVT)                              0.06 &     0.97 r
  pe_u/pe4/U16/Y (MUX21X1_LVT)                            0.20 &     1.17 f
  pe_u/pe4/U78/Y (INVX0_LVT)                              0.09 &     1.26 r
  pe_u/pe4/U41/Y (OR2X1_LVT)                              0.09 &     1.35 r
  pe_u/pe4/U76/Y (NAND2X0_LVT)                            0.05 &     1.40 f
  pe_u/pe4/U77/Y (NAND3X0_LVT)                            0.06 &     1.46 r
  pe_u/pe4/U80/Y (AND3X1_LVT)                             0.10 &     1.56 r
  pe_u/pe4/U84/Y (AO221X1_LVT)                            0.12 &     1.68 r
  pe_u/pe4/U45/Y (AND2X1_LVT)                             0.08 &     1.76 r
  pe_u/pe4/U85/Y (AO21X1_LVT)                             0.08 &     1.84 r
  pe_u/pe4/U66/Y (AOI22X1_LVT)                            0.13 &     1.97 f
  pe_u/pe4/U103/Y (MUX21X1_LVT)                           0.19 &     2.16 f
  pe_u/pe4/add_85/B[0] (PE_10_DW01_add_0)                 0.00       2.16 f
  pe_u/pe4/add_85/U3/Y (AND2X1_LVT)                       0.12 &     2.28 f
  pe_u/pe4/add_85/U1_1/CO (FADDX1_LVT)                    0.13 &     2.41 f
  pe_u/pe4/add_85/U1_2/CO (FADDX1_LVT)                    0.13 &     2.54 f
  pe_u/pe4/add_85/U1_3/CO (FADDX1_LVT)                    0.13 &     2.67 f
  pe_u/pe4/add_85/U1_4/CO (FADDX1_LVT)                    0.13 &     2.80 f
  pe_u/pe4/add_85/U1_5/CO (FADDX1_LVT)                    0.13 &     2.94 f
  pe_u/pe4/add_85/U1_6/CO (FADDX1_LVT)                    0.13 &     3.07 f
  pe_u/pe4/add_85/U1_7/S (FADDX1_LVT)                     0.22 &     3.28 r
  pe_u/pe4/add_85/SUM[7] (PE_10_DW01_add_0)               0.00       3.28 r
  pe_u/pe4/U88/Y (MUX21X1_LVT)                            0.12 &     3.40 r
  pe_u/pe4/U20/Y (OR2X1_LVT)                              0.09 &     3.49 r
  pe_u/pe4/Accumulate_reg[7]/RSTB (DFFSSRX1_LVT)          0.00 &     3.49 r
  data arrival time                                                  3.49

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.02       3.86
  pe_u/pe4/Accumulate_reg[7]/CLK (DFFSSRX1_LVT)           0.00       3.86 r
  library setup time                                     -0.16       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.26       0.29 r
  ctl_u/S1S2mux[8] (control)               0.00       0.29 r
  U3/Y (INVX0_HVT)                         0.27 &     0.56 f
  ctl_u/IN2 (control)                      0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                0.15 &     1.32 f
  ctl_u/PEready[3] (control)               0.00       1.32 f
  comp_u/PEready[3] (Comparator)           0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)               0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)               0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)              0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 &     3.08 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 &     3.20 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 &     3.39 f
  comp_u/U255/Y (MUX21X1_LVT)              0.19 &     3.59 f
  comp_u/motionY_reg[3]/D (DFFX1_LVT)      0.00 &     3.59 f
  data arrival time                                   3.59

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (propagated)         0.03       3.88
  comp_u/motionY_reg[3]/CLK (DFFX1_LVT)
                                           0.00       3.88 r
  library setup time                      -0.08       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.59
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe15/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.23       0.25 f
  ctl_u/U8/Y (OR2X1_LVT)                                  0.16 &     0.41 f
  ctl_u/S1S2mux[12] (control)                             0.00       0.41 f
  U4/Y (INVX1_LVT)                                        0.08 &     0.49 r
  ctl_u/IN1 (control)                                     0.00       0.49 r
  ctl_u/U92/Y (NAND2X0_LVT)                               0.10 &     0.59 f
  ctl_u/S1S2mux[14] (control)                             0.00       0.59 f
  U2/Y (INVX1_LVT)                                        0.20 &     0.79 r
  ctl_u/IN0 (control)                                     0.00       0.79 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.19 &     0.98 r
  ctl_u/S1S2mux[15] (control)                             0.00       0.98 r
  pe_u/S1S2mux[15] (PEtotal)                              0.00       0.98 r
  pe_u/pe15/S1S2mux (PEend)                               0.00       0.98 r
  pe_u/pe15/U17/Y (INVX0_HVT)                             0.18 &     1.16 f
  pe_u/pe15/U14/Y (MUX21X1_HVT)                           0.49 &     1.65 f
  pe_u/pe15/U90/Y (OR2X1_LVT)                             0.14 &     1.79 f
  pe_u/pe15/U86/Y (AND3X1_LVT)                            0.12 &     1.91 f
  pe_u/pe15/U106/Y (AO21X1_LVT)                           0.08 &     1.99 f
  pe_u/pe15/U79/Y (AO22X1_LVT)                            0.09 &     2.08 f
  pe_u/pe15/U34/Y (MUX21X1_LVT)                           0.18 &     2.26 f
  pe_u/pe15/add_114/B[0] (PEend_DW01_add_0)               0.00       2.26 f
  pe_u/pe15/add_114/U1/Y (AND2X1_LVT)                     0.11 &     2.38 f
  pe_u/pe15/add_114/U1_1/CO (FADDX1_LVT)                  0.13 &     2.50 f
  pe_u/pe15/add_114/U1_2/CO (FADDX1_LVT)                  0.13 &     2.63 f
  pe_u/pe15/add_114/U1_3/CO (FADDX1_LVT)                  0.13 &     2.76 f
  pe_u/pe15/add_114/U1_4/CO (FADDX1_LVT)                  0.13 &     2.90 f
  pe_u/pe15/add_114/U1_5/CO (FADDX1_LVT)                  0.14 &     3.03 f
  pe_u/pe15/add_114/U1_6/CO (FADDX1_LVT)                  0.14 &     3.17 f
  pe_u/pe15/add_114/U1_7/S (FADDX1_LVT)                   0.22 &     3.39 r
  pe_u/pe15/add_114/SUM[7] (PEend_DW01_add_0)             0.00       3.39 r
  pe_u/pe15/U41/Y (MUX21X1_LVT)                           0.12 &     3.51 r
  pe_u/pe15/U38/Y (OR2X1_LVT)                             0.09 &     3.60 r
  pe_u/pe15/Accumulate_reg[7]/D (DFFX1_LVT)               0.00 &     3.60 r
  data arrival time                                                  3.60

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.03       3.88
  pe_u/pe15/Accumulate_reg[7]/CLK (DFFX1_LVT)             0.00       3.88 r
  library setup time                                     -0.07       3.81
  data required time                                                 3.81
  --------------------------------------------------------------------------
  data required time                                                 3.81
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.03 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.23       0.25 f
  ctl_u/U8/Y (OR2X1_LVT)                                  0.16 &     0.41 f
  ctl_u/S1S2mux[12] (control)                             0.00       0.41 f
  U4/Y (INVX1_LVT)                                        0.08 &     0.49 r
  ctl_u/IN1 (control)                                     0.00       0.49 r
  ctl_u/U10/Y (INVX1_LVT)                                 0.03 &     0.53 f
  ctl_u/U5/Y (INVX1_LVT)                                  0.06 &     0.59 r
  ctl_u/U94/Y (AO21X1_LVT)                                0.11 &     0.70 r
  ctl_u/U99/Y (AO21X1_LVT)                                0.12 &     0.82 r
  ctl_u/S1S2mux[9] (control)                              0.00       0.82 r
  pe_u/S1S2mux[9] (PEtotal)                               0.00       0.82 r
  pe_u/pe9/S1S2mux (PE_5)                                 0.00       0.82 r
  pe_u/pe9/U91/Y (INVX0_LVT)                              0.05 &     0.87 f
  pe_u/pe9/U87/Y (INVX0_LVT)                              0.07 &     0.94 r
  pe_u/pe9/U29/Y (MUX21X1_LVT)                            0.20 &     1.14 f
  pe_u/pe9/U96/Y (INVX0_LVT)                              0.09 &     1.22 r
  pe_u/pe9/U102/Y (OA21X1_LVT)                            0.10 &     1.32 r
  pe_u/pe9/U103/Y (AO22X1_LVT)                            0.09 &     1.42 r
  pe_u/pe9/U82/Y (NAND2X0_LVT)                            0.06 &     1.48 f
  pe_u/pe9/U84/Y (NAND3X0_LVT)                            0.07 &     1.55 r
  pe_u/pe9/U34/Y (NAND3X0_LVT)                            0.08 &     1.63 f
  pe_u/pe9/U58/Y (NAND3X0_LVT)                            0.07 &     1.71 r
  pe_u/pe9/U10/Y (AND2X1_LVT)                             0.10 &     1.80 r
  pe_u/pe9/U12/Y (AO21X1_LVT)                             0.08 &     1.88 r
  pe_u/pe9/U45/Y (AO22X1_LVT)                             0.10 &     1.98 r
  pe_u/pe9/U44/Y (MUX21X1_LVT)                            0.18 &     2.15 f
  pe_u/pe9/add_85/B[0] (PE_5_DW01_add_0)                  0.00       2.15 f
  pe_u/pe9/add_85/U3/Y (AND2X1_LVT)                       0.11 &     2.26 f
  pe_u/pe9/add_85/U1_1/CO (FADDX1_LVT)                    0.12 &     2.39 f
  pe_u/pe9/add_85/U1_2/CO (FADDX1_LVT)                    0.13 &     2.52 f
  pe_u/pe9/add_85/U1_3/CO (FADDX1_LVT)                    0.14 &     2.66 f
  pe_u/pe9/add_85/U1_4/CO (FADDX1_LVT)                    0.13 &     2.79 f
  pe_u/pe9/add_85/U1_5/CO (FADDX1_LVT)                    0.13 &     2.93 f
  pe_u/pe9/add_85/U1_6/CO (FADDX1_LVT)                    0.13 &     3.06 f
  pe_u/pe9/add_85/U1_7/S (FADDX1_LVT)                     0.22 &     3.28 r
  pe_u/pe9/add_85/SUM[7] (PE_5_DW01_add_0)                0.00       3.28 r
  pe_u/pe9/U104/Y (MUX21X1_LVT)                           0.12 &     3.40 r
  pe_u/pe9/U93/Y (OR2X1_HVT)                              0.17 &     3.57 r
  pe_u/pe9/Accumulate_reg[7]/D (DFFX1_LVT)                0.00 &     3.57 r
  data arrival time                                                  3.57

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.01       3.86
  pe_u/pe9/Accumulate_reg[7]/CLK (DFFX1_LVT)              0.00       3.86 r
  library setup time                                     -0.08       3.78
  data required time                                                 3.78
  --------------------------------------------------------------------------
  data required time                                                 3.78
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.03       0.03
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.03 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.26       0.29 r
  ctl_u/S1S2mux[8] (control)               0.00       0.29 r
  U3/Y (INVX0_HVT)                         0.27 &     0.56 f
  ctl_u/IN2 (control)                      0.00       0.56 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 &     0.76 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 &     0.92 f
  ctl_u/U100/Y (AND3X1_LVT)                0.25 &     1.17 f
  ctl_u/U202/Y (AND2X1_LVT)                0.15 &     1.32 f
  ctl_u/PEready[3] (control)               0.00       1.32 f
  comp_u/PEready[3] (Comparator)           0.00       1.32 f
  comp_u/U100/Y (INVX0_LVT)                0.07 &     1.39 r
  comp_u/U67/Y (AND2X1_LVT)                0.08 &     1.47 r
  comp_u/U99/Y (NAND3X0_LVT)               0.08 &     1.55 f
  comp_u/U163/Y (INVX0_LVT)                0.17 &     1.72 r
  comp_u/U40/Y (NAND2X0_LVT)               0.08 &     1.80 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 &     1.88 r
  comp_u/U189/Y (OR3X1_LVT)                0.12 &     2.01 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 &     2.07 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 &     2.13 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 &     2.25 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 &     2.40 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 &     2.45 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 &     2.57 f
  comp_u/U235/Y (NAND3X0_LVT)              0.07 &     2.63 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 &     2.73 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 &     2.83 r
  comp_u/U125/Y (OR2X1_LVT)                0.08 &     2.90 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 &     3.00 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 &     3.08 r
  comp_u/U239/Y (AO22X1_LVT)               0.10 &     3.19 r
  comp_u/U150/Y (AOI21X1_LVT)              0.19 &     3.38 f
  comp_u/U252/Y (MUX21X1_LVT)              0.19 &     3.57 f
  comp_u/motionY_reg[0]/D (DFFX1_LVT)      0.00 &     3.57 f
  data arrival time                                   3.57

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (propagated)         0.03       3.88
  comp_u/motionY_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.88 r
  library setup time                      -0.08       3.79
  data required time                                  3.79
  -----------------------------------------------------------
  data required time                                  3.79
  data arrival time                                  -3.57
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ctl_u/count_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe5/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[1]/CLK (DFFX1_LVT)                      0.00       0.02 r
  ctl_u/count_reg[1]/QN (DFFX1_LVT)                       0.23       0.25 f
  ctl_u/AddressR[1] (control)                             0.00       0.25 f
  U1/Y (INVX1_LVT)                                        0.23 &     0.48 r
  ctl_u/IN5 (control)                                     0.00       0.48 r
  ctl_u/U44/Y (AO21X1_LVT)                                0.28 &     0.76 r
  ctl_u/U95/Y (AO21X1_LVT)                                0.16 &     0.92 r
  ctl_u/S1S2mux[5] (control)                              0.00       0.92 r
  pe_u/S1S2mux[5] (PEtotal)                               0.00       0.92 r
  pe_u/pe5/S1S2mux (PE_9)                                 0.00       0.92 r
  pe_u/pe5/U3/Y (MUX21X1_LVT)                             0.23 &     1.15 f
  pe_u/pe5/U69/Y (INVX0_LVT)                              0.09 &     1.24 r
  pe_u/pe5/U93/Y (OA21X1_LVT)                             0.10 &     1.34 r
  pe_u/pe5/U94/Y (AO22X1_LVT)                             0.09 &     1.42 r
  pe_u/pe5/U63/Y (NAND2X0_LVT)                            0.06 &     1.48 f
  pe_u/pe5/U37/Y (NAND2X0_LVT)                            0.05 &     1.53 r
  pe_u/pe5/U65/Y (AND3X1_LVT)                             0.08 &     1.61 r
  pe_u/pe5/U12/Y (OR3X1_LVT)                              0.09 &     1.70 r
  pe_u/pe5/U95/Y (OA221X1_LVT)                            0.10 &     1.80 r
  pe_u/pe5/U51/Y (AO21X1_LVT)                             0.08 &     1.89 r
  pe_u/pe5/U40/Y (AO22X1_LVT)                             0.10 &     1.99 r
  pe_u/pe5/U5/Y (MUX21X1_LVT)                             0.14 &     2.14 r
  pe_u/pe5/add_85/B[0] (PE_9_DW01_add_0)                  0.00       2.14 r
  pe_u/pe5/add_85/U3/Y (AND2X1_LVT)                       0.09 &     2.22 r
  pe_u/pe5/add_85/U1_1/CO (FADDX1_LVT)                    0.14 &     2.36 r
  pe_u/pe5/add_85/U1_2/CO (FADDX1_LVT)                    0.14 &     2.50 r
  pe_u/pe5/add_85/U1_3/CO (FADDX1_LVT)                    0.14 &     2.64 r
  pe_u/pe5/add_85/U1_4/CO (FADDX1_LVT)                    0.13 &     2.77 r
  pe_u/pe5/add_85/U1_5/CO (FADDX1_LVT)                    0.13 &     2.91 r
  pe_u/pe5/add_85/U1_6/S (FADDX1_LVT)                     0.20 &     3.11 f
  pe_u/pe5/add_85/SUM[6] (PE_9_DW01_add_0)                0.00       3.11 f
  pe_u/pe5/U16/Y (MUX21X1_HVT)                            0.31 &     3.42 f
  pe_u/pe5/U71/Y (INVX0_LVT)                              0.09 &     3.51 r
  pe_u/pe5/U29/Y (NAND2X0_LVT)                            0.06 &     3.57 f
  pe_u/pe5/Accumulate_reg[6]/D (DFFX1_LVT)                0.00 &     3.57 f
  data arrival time                                                  3.57

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (propagated)                        0.03       3.87
  pe_u/pe5/Accumulate_reg[6]/CLK (DFFX1_LVT)              0.00       3.87 r
  library setup time                                     -0.08       3.79
  data required time                                                 3.79
  --------------------------------------------------------------------------
  data required time                                                 3.79
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


1
