Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 21 16:44:02 2023
| Host         : Dawg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mult_toplevel_timing_summary_routed.rpt -pb mult_toplevel_timing_summary_routed.pb -rpx mult_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : mult_toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.152        0.000                      0                   33        0.236        0.000                      0                   33        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 6.152        0.000                      0                   33        0.236        0.000                      0                   33        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.952ns (24.631%)  route 2.913ns (75.369%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     7.281    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.592     7.997    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  reg_A/Xval_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.743     8.864    reg_A/RP/FOURA1/c2
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.124     8.988 r  reg_A/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     8.988    reg_A/p_1_in[6]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.827    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[6]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)        0.077    15.139    reg_A/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.976ns (25.097%)  route 2.913ns (74.903%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     7.281    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.592     7.997    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  reg_A/Xval_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.743     8.864    reg_A/RP/FOURA1/c2
    SLICE_X64Y70         LUT5 (Prop_lut5_I3_O)        0.148     9.012 r  reg_A/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.012    reg_A/p_1_in[7]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.827    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y70         FDRE (Setup_fdre_C_D)        0.118    15.180    reg_A/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.828ns (30.421%)  route 1.894ns (69.579%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     7.281    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.316     7.721    reg_A/RP/ca
    SLICE_X65Y70         LUT3 (Prop_lut3_I2_O)        0.124     7.845 r  reg_A/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.845    reg_A/p_1_in[4]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.827    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.029    15.091    reg_A/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.828ns (30.454%)  route 1.891ns (69.546%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     7.281    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.405 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.313     7.718    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.842 r  reg_A/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.842    reg_A/p_1_in[5]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498    14.827    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[5]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.031    15.093    reg_A/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.704ns (29.324%)  route 1.697ns (70.676%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.713     7.400    reg_A/RP/FOURA0/c2
    SLICE_X64Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  reg_A/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.524    reg_A/p_1_in[3]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.828    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/C
                         clock pessimism              0.273    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.079    15.144    reg_A/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.704ns (29.558%)  route 1.678ns (70.442%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.694     7.381    reg_A/RP/FOURA0/c2
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.505 r  reg_A/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.505    reg_A/p_1_in[2]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499    14.828    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[2]/C
                         clock pessimism              0.273    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.079    15.144    reg_A/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.671ns  (required time - arrival time)
  Source:                 hexd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.129    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  hexd/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     6.276    hexd/counter_reg_n_0_[1]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.933 r  hexd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    hexd/counter_reg[0]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  hexd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    hexd/counter_reg[4]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  hexd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    hexd/counter_reg[8]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  hexd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    hexd/counter_reg[12]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.503 r  hexd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.503    hexd/counter_reg[16]_i_1_n_7
    SLICE_X64Y67         FDRE                                         r  hexd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.501    14.830    hexd/Clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  hexd/counter_reg[16]/C
                         clock pessimism              0.271    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.109    15.174    hexd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.671    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 hexd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.129    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  hexd/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     6.276    hexd/counter_reg_n_0_[1]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.933 r  hexd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    hexd/counter_reg[0]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  hexd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    hexd/counter_reg[4]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  hexd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    hexd/counter_reg[8]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.490 r  hexd/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.490    hexd/counter_reg[12]_i_1_n_6
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.831    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[13]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.109    15.175    hexd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 hexd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.129    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  hexd/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     6.276    hexd/counter_reg_n_0_[1]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.933 r  hexd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    hexd/counter_reg[0]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  hexd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    hexd/counter_reg[4]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  hexd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    hexd/counter_reg[8]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.482 r  hexd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.482    hexd/counter_reg[12]_i_1_n_4
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.831    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.109    15.175    hexd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 hexd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.621     5.129    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  hexd/counter_reg[1]/Q
                         net (fo=1, routed)           0.629     6.276    hexd/counter_reg_n_0_[1]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.933 r  hexd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    hexd/counter_reg[0]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  hexd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    hexd/counter_reg[4]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  hexd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    hexd/counter_reg[8]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.406 r  hexd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.406    hexd/counter_reg[12]_i_1_n_5
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.502    14.831    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[14]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.066    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.109    15.175    hexd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 reg_A/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.454    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  reg_A/data_out_reg[3]/Q
                         net (fo=2, routed)           0.148     1.767    reg_A/aval[3]
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  reg_A/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    reg_A/p_1_in[3]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.968    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     1.575    reg_A/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.457    hexd/Clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  hexd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  hexd/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.736    hexd/counter_reg_n_0_[10]
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  hexd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    hexd/counter_reg[8]_i_1_n_5
    SLICE_X64Y65         FDRE                                         r  hexd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.971    hexd/Clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  hexd/counter_reg[10]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.134     1.591    hexd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.456    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  hexd/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.735    hexd/counter_reg_n_0_[14]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  hexd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    hexd/counter_reg[12]_i_1_n_5
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.970    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[14]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134     1.590    hexd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.457    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  hexd/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.736    hexd/counter_reg_n_0_[2]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  hexd/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    hexd/counter_reg[0]_i_1_n_5
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.972    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[2]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.134     1.591    hexd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 hexd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.457    hexd/Clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  hexd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  hexd/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.736    hexd/counter_reg_n_0_[6]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  hexd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    hexd/counter_reg[4]_i_1_n_5
    SLICE_X64Y64         FDRE                                         r  hexd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.972    hexd/Clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  hexd/counter_reg[6]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.134     1.591    hexd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reg_A/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.452    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  reg_A/data_out_reg[4]/Q
                         net (fo=3, routed)           0.168     1.762    reg_A/aval[4]
    SLICE_X65Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.807 r  reg_A/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    reg_A/p_1_in[4]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.966    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.091     1.543    reg_A/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 reg_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.603%)  route 0.162ns (39.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.452    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148     1.600 r  reg_A/data_out_reg[7]/Q
                         net (fo=2, routed)           0.162     1.762    reg_A/aval[7]
    SLICE_X64Y70         LUT5 (Prop_lut5_I0_O)        0.101     1.863 r  reg_A/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    reg_A/p_1_in[7]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.966    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/C
                         clock pessimism             -0.514     1.452    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.131     1.583    reg_A/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 hexd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.457    hexd/Clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  hexd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  hexd/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.736    hexd/counter_reg_n_0_[10]
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  hexd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    hexd/counter_reg[8]_i_1_n_4
    SLICE_X64Y65         FDRE                                         r  hexd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.857     1.971    hexd/Clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  hexd/counter_reg[11]/C
                         clock pessimism             -0.514     1.457    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.134     1.591    hexd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 hexd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.588     1.456    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  hexd/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.735    hexd/counter_reg_n_0_[14]
    SLICE_X64Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  hexd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    hexd/counter_reg[12]_i_1_n_4
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.856     1.970    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/C
                         clock pessimism             -0.514     1.456    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.134     1.590    hexd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 hexd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.589     1.457    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  hexd/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.736    hexd/counter_reg_n_0_[2]
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  hexd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    hexd/counter_reg[0]_i_1_n_4
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     1.972    hexd/Clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  hexd/counter_reg[3]/C
                         clock pessimism             -0.515     1.457    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.134     1.591    hexd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y63   hexd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65   hexd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65   hexd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66   hexd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66   hexd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66   hexd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y66   hexd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y67   hexd/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y63   hexd/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   hexd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   hexd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   hexd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   hexd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   hexd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y66   hexd/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            Xval
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.140ns  (logic 5.515ns (39.000%)  route 8.625ns (61.000%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 f  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 f  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     3.637    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     3.761 f  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.592     4.353    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.477 f  reg_A/Xval_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.861     5.338    reg_A/RP/FOURA1/c2
    SLICE_X64Y70         LUT6 (Prop_lut6_I3_O)        0.124     5.462 r  reg_A/Xval_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.127    10.588    Xval_OBUF
    C9                   OBUF (Prop_obuf_I_O)         3.552    14.140 r  Xval_OBUF_inst/O
                         net (fo=0)                   0.000    14.140    Xval
    C9                                                                r  Xval (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw[6]
                            (input port)
  Destination:            Xval
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.016ns  (logic 1.531ns (38.122%)  route 2.485ns (61.878%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  Sw[6] (IN)
                         net (fo=0)                   0.000     0.000    Sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.234     0.234 f  Sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.527     0.761    reg_A/Sw_IBUF[6]
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.045     0.806 r  reg_A/Xval_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.958     2.763    Xval_OBUF
    C9                   OBUF (Prop_obuf_I_O)         1.252     4.016 r  Xval_OBUF_inst/O
                         net (fo=0)                   0.000     4.016    Xval
    C9                                                                r  Xval (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_B/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xval
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.661ns  (logic 4.504ns (35.571%)  route 8.157ns (64.429%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.615     5.123    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     5.579 f  reg_B/data_out_reg[0]/Q
                         net (fo=14, routed)          0.984     6.562    reg_A/mbit
    SLICE_X64Y68         LUT5 (Prop_lut5_I1_O)        0.124     6.686 f  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     7.281    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.405 f  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.592     7.997    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.121 f  reg_A/Xval_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.861     8.981    reg_A/RP/FOURA1/c2
    SLICE_X64Y70         LUT6 (Prop_lut6_I3_O)        0.124     9.105 r  reg_A/Xval_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.127    14.232    Xval_OBUF
    C9                   OBUF (Prop_obuf_I_O)         3.552    17.784 r  Xval_OBUF_inst/O
                         net (fo=0)                   0.000    17.784    Xval
    C9                                                                r  Xval (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 4.395ns (58.596%)  route 3.106ns (41.404%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  hexd/counter_reg[15]/Q
                         net (fo=5, routed)           0.833     6.477    hexd/p_0_in[0]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.152     6.629 r  hexd/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.273     8.902    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.725    12.627 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.627    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.393ns (59.593%)  route 2.979ns (40.407%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.644 r  hexd/counter_reg[15]/Q
                         net (fo=5, routed)           0.831     6.475    hexd/p_0_in[0]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.152     6.627 r  hexd/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.148     8.775    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.723    12.498 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.498    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.168ns (58.365%)  route 2.974ns (41.635%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  hexd/counter_reg[15]/Q
                         net (fo=5, routed)           0.833     6.477    hexd/p_0_in[0]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.601 r  hexd/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.140     8.741    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.526    12.268 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.268    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.152ns (58.441%)  route 2.953ns (41.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.618     5.126    hexd/Clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  hexd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  hexd/counter_reg[15]/Q
                         net (fo=5, routed)           0.831     6.475    hexd/p_0_in[0]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  hexd/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.122     8.721    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510    12.231 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.231    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.421ns (65.174%)  route 0.759ns (34.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.455    hexd/Clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  hexd/counter_reg[16]/Q
                         net (fo=5, routed)           0.233     1.853    hexd/p_0_in[1]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.898 r  hexd/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.423    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.212     3.635 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.635    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.436ns (64.874%)  route 0.778ns (35.126%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.455    hexd/Clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.619 f  hexd/counter_reg[16]/Q
                         net (fo=5, routed)           0.235     1.855    hexd/p_0_in[1]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.900 r  hexd/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.542     2.442    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.227     3.669 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.669    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.490ns (65.325%)  route 0.791ns (34.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.455    hexd/Clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.619 f  hexd/counter_reg[16]/Q
                         net (fo=5, routed)           0.233     1.853    hexd/p_0_in[1]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.042     1.895 r  hexd/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.453    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.284     3.737 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.737    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hexd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.492ns (64.318%)  route 0.828ns (35.682%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.587     1.455    hexd/Clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  hexd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.619 r  hexd/counter_reg[16]/Q
                         net (fo=5, routed)           0.235     1.855    hexd/p_0_in[1]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.043     1.898 r  hexd/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.490    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.285     3.775 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_A/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xval
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.529ns  (logic 1.498ns (42.458%)  route 2.031ns (57.542%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.584     1.452    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.148     1.600 r  reg_A/data_out_reg[7]/Q
                         net (fo=2, routed)           0.073     1.673    reg_A/aval[7]
    SLICE_X64Y70         LUT6 (Prop_lut6_I0_O)        0.098     1.771 r  reg_A/Xval_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.958     3.729    Xval_OBUF
    C9                   OBUF (Prop_obuf_I_O)         1.252     4.981 r  Xval_OBUF_inst/O
                         net (fo=0)                   0.000     4.981    Xval
    C9                                                                r  Xval (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.368ns  (logic 1.987ns (37.013%)  route 3.381ns (62.987%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     3.637    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     3.761 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.592     4.353    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  reg_A/Xval_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.743     5.220    reg_A/RP/FOURA1/c2
    SLICE_X64Y70         LUT5 (Prop_lut5_I3_O)        0.148     5.368 r  reg_A/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     5.368    reg_A/p_1_in[7]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.827    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/C

Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 1.963ns (36.731%)  route 3.381ns (63.269%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     3.637    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     3.761 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.592     4.353    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.477 r  reg_A/Xval_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.743     5.220    reg_A/RP/FOURA1/c2
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.124     5.344 r  reg_A/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.344    reg_A/p_1_in[6]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.827    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[6]/C

Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.839ns (43.774%)  route 2.362ns (56.226%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     3.637    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     3.761 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.316     4.077    reg_A/RP/ca
    SLICE_X65Y70         LUT3 (Prop_lut3_I2_O)        0.124     4.201 r  reg_A/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.201    reg_A/p_1_in[4]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.827    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/C

Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.839ns (43.805%)  route 2.359ns (56.195%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.594     3.637    reg_A/RP/FOURA0/c2
    SLICE_X65Y68         LUT6 (Prop_lut6_I2_O)        0.124     3.761 r  reg_A/data_out[5]_i_2/O
                         net (fo=3, routed)           0.313     4.074    reg_A/RP/ca
    SLICE_X65Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.198 r  reg_A/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     4.198    reg_A/p_1_in[5]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.498     4.827    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[5]/C

Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 1.715ns (44.201%)  route 2.165ns (55.799%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.713     3.756    reg_A/RP/FOURA0/c2
    SLICE_X64Y68         LUT6 (Prop_lut6_I2_O)        0.124     3.880 r  reg_A/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     3.880    reg_A/p_1_in[3]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.828    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/C

Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.861ns  (logic 1.715ns (44.418%)  route 2.146ns (55.582%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.043 r  reg_A/data_out[3]_i_2/O
                         net (fo=3, routed)           0.694     3.737    reg_A/RP/FOURA0/c2
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.124     3.861 r  reg_A/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.861    reg_A/p_1_in[2]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.828    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[2]/C

Slack:                    inf
  Source:                 Sw[1]
                            (input port)
  Destination:            reg_A/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.617ns (52.692%)  route 1.452ns (47.308%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Sw[1] (IN)
                         net (fo=0)                   0.000     0.000    Sw[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.452     2.919    reg_A/Sw_IBUF[1]
    SLICE_X64Y68         LUT4 (Prop_lut4_I0_O)        0.150     3.069 r  reg_A/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     3.069    reg_A/p_1_in[1]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.828    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[1]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_A/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 1.589ns (55.395%)  route 1.280ns (44.605%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.280     2.745    reg_A/Sw_IBUF[0]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.124     2.869 r  reg_A/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.869    reg_A/p_1_in[0]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.828    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[0]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_B/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 1.465ns (55.315%)  route 1.184ns (44.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           1.184     2.649    reg_B/Sw_IBUF[0]
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.499     4.828    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sw[2]
                            (input port)
  Destination:            reg_A/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.281ns (40.146%)  route 0.418ns (59.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  Sw[2] (IN)
                         net (fo=0)                   0.000     0.000    Sw[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  Sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.418     0.654    reg_A/Sw_IBUF[2]
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.699 r  reg_A/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.699    reg_A/p_1_in[3]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.968    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[3]/C

Slack:                    inf
  Source:                 Sw[4]
                            (input port)
  Destination:            reg_A/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.278ns (39.545%)  route 0.424ns (60.455%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Sw[4] (IN)
                         net (fo=0)                   0.000     0.000    Sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.424     0.657    reg_A/Sw_IBUF[4]
    SLICE_X65Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.702 r  reg_A/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.702    reg_A/p_1_in[5]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.966    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[5]/C

Slack:                    inf
  Source:                 Sw[2]
                            (input port)
  Destination:            reg_A/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.281ns (39.636%)  route 0.427ns (60.364%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  Sw[2] (IN)
                         net (fo=0)                   0.000     0.000    Sw[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  Sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.427     0.663    reg_A/Sw_IBUF[2]
    SLICE_X64Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.708 r  reg_A/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.708    reg_A/p_1_in[2]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.968    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[2]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_B/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.233ns (32.631%)  route 0.482ns (67.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.482     0.715    reg_B/Sw_IBUF[0]
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.968    reg_B/Clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  reg_B/data_out_reg[0]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_A/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.281ns (35.429%)  route 0.513ns (64.571%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.513     0.746    reg_A/Sw_IBUF[0]
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.048     0.794 r  reg_A/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.794    reg_A/p_1_in[1]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.968    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[1]/C

Slack:                    inf
  Source:                 Sw[0]
                            (input port)
  Destination:            reg_A/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.278ns (35.008%)  route 0.517ns (64.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Sw[0] (IN)
                         net (fo=0)                   0.000     0.000    Sw[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.517     0.750    reg_A/Sw_IBUF[0]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.795 r  reg_A/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.795    reg_A/p_1_in[0]
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.968    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  reg_A/data_out_reg[0]/C

Slack:                    inf
  Source:                 Sw[6]
                            (input port)
  Destination:            reg_A/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.278ns (34.281%)  route 0.532ns (65.719%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  Sw[6] (IN)
                         net (fo=0)                   0.000     0.000    Sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  Sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.532     0.766    reg_A/Sw_IBUF[6]
    SLICE_X64Y70         LUT5 (Prop_lut5_I4_O)        0.044     0.810 r  reg_A/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.810    reg_A/p_1_in[7]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.966    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[7]/C

Slack:                    inf
  Source:                 Sw[6]
                            (input port)
  Destination:            reg_A/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.279ns (34.362%)  route 0.532ns (65.638%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  Sw[6] (IN)
                         net (fo=0)                   0.000     0.000    Sw[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  Sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.532     0.766    reg_A/Sw_IBUF[6]
    SLICE_X64Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.811 r  reg_A/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.811    reg_A/p_1_in[6]
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.966    reg_A/Clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  reg_A/data_out_reg[6]/C

Slack:                    inf
  Source:                 Sw[4]
                            (input port)
  Destination:            reg_A/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.278ns (32.452%)  route 0.578ns (67.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.966ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Sw[4] (IN)
                         net (fo=0)                   0.000     0.000    Sw[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.578     0.811    reg_A/Sw_IBUF[4]
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.856 r  reg_A/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.856    reg_A/p_1_in[4]
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.966    reg_A/Clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  reg_A/data_out_reg[4]/C





