FIRRTL version 1.2.0
circuit Top :
  module RegisterFile :
    input clock : Clock
    input reset : Reset
    output io : { flip write_enable : UInt<1>, flip write_address : UInt<5>, flip write_data : UInt<32>, flip read_address1 : UInt<5>, flip read_address2 : UInt<5>, read_data1 : UInt<32>, read_data2 : UInt<32>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[common/src/main/scala/riscv/core/RegisterFile.scala 21:14]

    wire _registers_WIRE : UInt<32>[31] @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[0] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[1] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[2] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[3] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[4] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[5] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[6] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[7] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[8] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[9] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[10] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[11] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[12] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[13] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[14] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[15] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[16] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[17] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[18] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[19] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[20] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[21] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[22] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[23] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[24] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[25] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[26] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[27] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[28] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[29] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    _registers_WIRE[30] <= UInt<32>("h0") @[common/src/main/scala/riscv/core/RegisterFile.scala 36:34]
    reg registers : UInt<32>[31], clock with :
      reset => (reset, _registers_WIRE) @[common/src/main/scala/riscv/core/RegisterFile.scala 36:26]
    node _T = asUInt(reset) @[common/src/main/scala/riscv/core/RegisterFile.scala 38:15]
    node _T_1 = eq(_T, UInt<1>("h0")) @[common/src/main/scala/riscv/core/RegisterFile.scala 38:8]
    when _T_1 : @[common/src/main/scala/riscv/core/RegisterFile.scala 38:23]
      node _T_2 = neq(io.write_address, UInt<1>("h0")) @[common/src/main/scala/riscv/core/RegisterFile.scala 39:46]
      node _T_3 = and(io.write_enable, _T_2) @[common/src/main/scala/riscv/core/RegisterFile.scala 39:26]
      when _T_3 : @[common/src/main/scala/riscv/core/RegisterFile.scala 39:55]
        node _T_4 = sub(io.write_address, UInt<1>("h1")) @[common/src/main/scala/riscv/core/RegisterFile.scala 41:34]
        node _T_5 = tail(_T_4, 1) @[common/src/main/scala/riscv/core/RegisterFile.scala 41:34]
        registers[_T_5] <= io.write_data @[common/src/main/scala/riscv/core/RegisterFile.scala 41:41]
    node _io_read_data1_T = eq(io.read_address1, UInt<1>("h0")) @[common/src/main/scala/riscv/core/RegisterFile.scala 46:22]
    node _io_read_data1_T_1 = sub(io.read_address1, UInt<1>("h1")) @[common/src/main/scala/riscv/core/RegisterFile.scala 48:32]
    node _io_read_data1_T_2 = tail(_io_read_data1_T_1, 1) @[common/src/main/scala/riscv/core/RegisterFile.scala 48:32]
    node _io_read_data1_T_3 = mux(_io_read_data1_T, UInt<1>("h0"), registers[_io_read_data1_T_2]) @[common/src/main/scala/riscv/core/RegisterFile.scala 45:23]
    io.read_data1 <= _io_read_data1_T_3 @[common/src/main/scala/riscv/core/RegisterFile.scala 45:17]
    node _io_read_data2_T = eq(io.read_address2, UInt<1>("h0")) @[common/src/main/scala/riscv/core/RegisterFile.scala 52:22]
    node _io_read_data2_T_1 = sub(io.read_address2, UInt<1>("h1")) @[common/src/main/scala/riscv/core/RegisterFile.scala 54:32]
    node _io_read_data2_T_2 = tail(_io_read_data2_T_1, 1) @[common/src/main/scala/riscv/core/RegisterFile.scala 54:32]
    node _io_read_data2_T_3 = mux(_io_read_data2_T, UInt<1>("h0"), registers[_io_read_data2_T_2]) @[common/src/main/scala/riscv/core/RegisterFile.scala 51:23]
    io.read_data2 <= _io_read_data2_T_3 @[common/src/main/scala/riscv/core/RegisterFile.scala 51:17]
    node _io_debug_read_data_T = eq(io.debug_read_address, UInt<1>("h0")) @[common/src/main/scala/riscv/core/RegisterFile.scala 58:27]
    node _io_debug_read_data_T_1 = sub(io.debug_read_address, UInt<1>("h1")) @[common/src/main/scala/riscv/core/RegisterFile.scala 60:37]
    node _io_debug_read_data_T_2 = tail(_io_debug_read_data_T_1, 1) @[common/src/main/scala/riscv/core/RegisterFile.scala 60:37]
    node _io_debug_read_data_T_3 = mux(_io_debug_read_data_T, UInt<1>("h0"), registers[_io_debug_read_data_T_2]) @[common/src/main/scala/riscv/core/RegisterFile.scala 57:28]
    io.debug_read_data <= _io_debug_read_data_T_3 @[common/src/main/scala/riscv/core/RegisterFile.scala 57:22]

  module InstructionFetch :
    input clock : Clock
    input reset : Reset
    output io : { flip jump_flag_id : UInt<1>, flip jump_address_id : UInt<32>, flip instruction_read_data : UInt<32>, flip instruction_valid : UInt<1>, instruction_address : UInt<32>, instruction : UInt<32>} @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 28:14]

    reg pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1000")) @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 39:19]
    when io.instruction_valid : @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 62:30]
      io.instruction <= io.instruction_read_data @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 63:20]
      node _pc_T = add(pc, UInt<3>("h4")) @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 70:55]
      node _pc_T_1 = tail(_pc_T, 1) @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 70:55]
      node _pc_T_2 = mux(io.jump_flag_id, io.jump_address_id, _pc_T_1) @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 70:14]
      pc <= _pc_T_2 @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 70:8]
    else :
      pc <= pc @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 76:20]
      io.instruction <= UInt<5>("h13") @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 77:20]
    io.instruction_address <= pc @[1-single-cycle/src/main/scala/riscv/core/InstructionFetch.scala 79:26]

  module InstructionDecode :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, regs_reg1_read_address : UInt<5>, regs_reg2_read_address : UInt<5>, ex_immediate : UInt<32>, ex_aluop1_source : UInt<1>, ex_aluop2_source : UInt<1>, memory_read_enable : UInt<1>, memory_write_enable : UInt<1>, wb_reg_write_source : UInt<2>, reg_write_enable : UInt<1>, reg_write_address : UInt<5>} @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 150:14]

    node opcode = bits(io.instruction, 6, 0) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 166:32]
    node rs1 = bits(io.instruction, 19, 15) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 167:32]
    node rs2 = bits(io.instruction, 24, 20) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 168:32]
    node rd = bits(io.instruction, 11, 7) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 169:32]
    node isLoad = eq(opcode, UInt<7>("h3")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 171:25]
    node isStore = eq(opcode, UInt<7>("h23")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 172:25]
    node isOpImm = eq(opcode, UInt<7>("h13")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 173:25]
    node isOp = eq(opcode, UInt<7>("h33")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 174:25]
    node isLui = eq(opcode, UInt<7>("h37")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 175:25]
    node isAuipc = eq(opcode, UInt<7>("h17")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 176:25]
    node isJal = eq(opcode, UInt<7>("h6f")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 177:25]
    node isJalr = eq(opcode, UInt<7>("h67")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 178:25]
    node isBranch = eq(opcode, UInt<7>("h63")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 179:25]
    node _usesRs1_T = or(isLoad, isStore) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 180:25]
    node _usesRs1_T_1 = or(_usesRs1_T, isOpImm) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 180:36]
    node _usesRs1_T_2 = or(_usesRs1_T_1, isOp) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 180:47]
    node _usesRs1_T_3 = or(_usesRs1_T_2, isBranch) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 180:55]
    node usesRs1 = or(_usesRs1_T_3, isJalr) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 180:67]
    node _usesRs2_T = or(isStore, isOp) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 181:26]
    node usesRs2 = or(_usesRs2_T, isBranch) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 181:34]
    node _regWrite_T = or(isLoad, isOpImm) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 182:25]
    node _regWrite_T_1 = or(_regWrite_T, isOp) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 182:36]
    node _regWrite_T_2 = or(_regWrite_T_1, isLui) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 182:44]
    node _regWrite_T_3 = or(_regWrite_T_2, isAuipc) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 182:53]
    node _regWrite_T_4 = or(_regWrite_T_3, isJal) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 182:64]
    node regWrite = or(_regWrite_T_4, isJalr) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 182:73]
    wire wbSource : UInt<2> @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 198:29]
    wbSource <= UInt<2>("h0") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 198:29]
    when isLoad : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 200:16]
      wbSource <= UInt<2>("h1") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 201:14]
    else :
      node _T = or(isJal, isJalr) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 204:19]
      when _T : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 204:30]
        wbSource <= UInt<2>("h2") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 205:14]
    wire aluOp1Sel : UInt<1> @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 212:30]
    aluOp1Sel <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 212:30]
    node _T_1 = or(isBranch, isAuipc) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 215:17]
    node _T_2 = or(_T_1, isJal) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 215:28]
    when _T_2 : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 215:38]
      aluOp1Sel <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 216:15]
    node _needsImmediate_T = or(isLoad, isStore) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:31]
    node _needsImmediate_T_1 = or(_needsImmediate_T, isOpImm) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:42]
    node _needsImmediate_T_2 = or(_needsImmediate_T_1, isBranch) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:53]
    node _needsImmediate_T_3 = or(_needsImmediate_T_2, isLui) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:65]
    node _needsImmediate_T_4 = or(_needsImmediate_T_3, isAuipc) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:74]
    node _needsImmediate_T_5 = or(_needsImmediate_T_4, isJal) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:85]
    node needsImmediate = or(_needsImmediate_T_5, isJalr) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 222:94]
    wire aluOp2Sel : UInt<1> @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 223:35]
    aluOp2Sel <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 223:35]
    when needsImmediate : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 226:24]
      aluOp2Sel <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 227:15]
    wire immKind : UInt<3> @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 230:28]
    immKind <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 230:28]
    node _T_3 = or(isLoad, isOpImm) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 231:15]
    node _T_4 = or(_T_3, isJalr) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 231:26]
    when _T_4 : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 231:37]
      immKind <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 232:13]
    when isStore : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 234:17]
      immKind <= UInt<2>("h2") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 235:13]
    when isBranch : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 237:18]
      immKind <= UInt<2>("h3") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 238:13]
    node _T_5 = or(isLui, isAuipc) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 240:14]
    when _T_5 : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 240:26]
      immKind <= UInt<3>("h4") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 241:13]
    when isJal : @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 243:15]
      immKind <= UInt<3>("h5") @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 244:13]
    node _io_regs_reg1_read_address_T = mux(usesRs1, rs1, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 247:35]
    io.regs_reg1_read_address <= _io_regs_reg1_read_address_T @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 247:29]
    node _io_regs_reg2_read_address_T = mux(usesRs2, rs2, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 248:35]
    io.regs_reg2_read_address <= _io_regs_reg2_read_address_T @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 248:29]
    io.ex_aluop1_source <= aluOp1Sel @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 249:29]
    io.ex_aluop2_source <= aluOp2Sel @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 250:29]
    io.memory_read_enable <= isLoad @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 251:29]
    io.memory_write_enable <= isStore @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 252:29]
    io.wb_reg_write_source <= wbSource @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 253:29]
    io.reg_write_enable <= regWrite @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 254:29]
    io.reg_write_address <= rd @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 255:29]
    node _immI_T = bits(io.instruction, 31, 31) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 269:47]
    node _immI_T_1 = mux(_immI_T, UInt<20>("hfffff"), UInt<20>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 269:9]
    node _immI_T_2 = bits(io.instruction, 31, 20) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 270:16]
    node immI = cat(_immI_T_1, _immI_T_2) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 268:17]
    node _immS_T = bits(io.instruction, 31, 31) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 280:47]
    node _immS_T_1 = mux(_immS_T, UInt<20>("hfffff"), UInt<20>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 280:9]
    node _immS_T_2 = bits(io.instruction, 31, 25) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 281:16]
    node _immS_T_3 = bits(io.instruction, 11, 7) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 282:16]
    node immS_hi = cat(_immS_T_1, _immS_T_2) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 279:17]
    node immS = cat(immS_hi, _immS_T_3) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 279:17]
    node _immB_T = bits(io.instruction, 31, 31) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 293:47]
    node _immB_T_1 = mux(_immB_T, UInt<19>("h7ffff"), UInt<19>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 293:9]
    node _immB_T_2 = bits(io.instruction, 31, 31) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 294:16]
    node _immB_T_3 = bits(io.instruction, 7, 7) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 295:16]
    node _immB_T_4 = bits(io.instruction, 30, 25) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 296:16]
    node _immB_T_5 = bits(io.instruction, 11, 8) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 297:16]
    node immB_lo_hi = cat(_immB_T_4, _immB_T_5) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 292:17]
    node immB_lo = cat(immB_lo_hi, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 292:17]
    node immB_hi_hi = cat(_immB_T_1, _immB_T_2) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 292:17]
    node immB_hi = cat(immB_hi_hi, _immB_T_3) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 292:17]
    node immB = cat(immB_hi, immB_lo) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 292:17]
    node _immU_T = bits(io.instruction, 31, 12) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 305:29]
    node immU = cat(_immU_T, UInt<12>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 305:17]
    node _immJ_T = bits(io.instruction, 31, 31) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 315:47]
    node _immJ_T_1 = mux(_immJ_T, UInt<11>("h7ff"), UInt<11>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 315:9]
    node _immJ_T_2 = bits(io.instruction, 31, 31) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 316:16]
    node _immJ_T_3 = bits(io.instruction, 19, 12) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 317:16]
    node _immJ_T_4 = bits(io.instruction, 20, 20) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 318:16]
    node _immJ_T_5 = bits(io.instruction, 30, 21) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 319:16]
    node immJ_lo_hi = cat(_immJ_T_4, _immJ_T_5) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 314:17]
    node immJ_lo = cat(immJ_lo_hi, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 314:17]
    node immJ_hi_hi = cat(_immJ_T_1, _immJ_T_2) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 314:17]
    node immJ_hi = cat(immJ_hi_hi, _immJ_T_3) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 314:17]
    node immJ = cat(immJ_hi, immJ_lo) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 314:17]
    node _immediate_T = asUInt(immKind) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:37]
    node _immediate_T_1 = asUInt(UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 325:23]
    node _immediate_T_2 = asUInt(UInt<2>("h2")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 326:23]
    node _immediate_T_3 = asUInt(UInt<2>("h3")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 327:23]
    node _immediate_T_4 = asUInt(UInt<3>("h4")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 328:23]
    node _immediate_T_5 = asUInt(UInt<3>("h5")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 329:23]
    node _immediate_T_6 = eq(_immediate_T_1, _immediate_T) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_7 = mux(_immediate_T_6, immI, UInt<32>("h0")) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_8 = eq(_immediate_T_2, _immediate_T) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_9 = mux(_immediate_T_8, immS, _immediate_T_7) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_10 = eq(_immediate_T_3, _immediate_T) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_11 = mux(_immediate_T_10, immB, _immediate_T_9) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_12 = eq(_immediate_T_4, _immediate_T) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_13 = mux(_immediate_T_12, immU, _immediate_T_11) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node _immediate_T_14 = eq(_immediate_T_5, _immediate_T) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    node immediate = mux(_immediate_T_14, immJ, _immediate_T_13) @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 323:72]
    io.ex_immediate <= immediate @[1-single-cycle/src/main/scala/riscv/core/InstructionDecode.scala 332:19]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip func : UInt<4>, flip op1 : UInt<32>, flip op2 : UInt<32>, result : UInt<32>} @[common/src/main/scala/riscv/core/ALU.scala 27:14]

    io.result <= UInt<1>("h0") @[common/src/main/scala/riscv/core/ALU.scala 36:13]
    node _T = asUInt(UInt<1>("h1")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_1 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_2 = eq(_T, _T_1) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    when _T_2 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
      node _io_result_T = add(io.op1, io.op2) @[common/src/main/scala/riscv/core/ALU.scala 39:27]
      node _io_result_T_1 = tail(_io_result_T, 1) @[common/src/main/scala/riscv/core/ALU.scala 39:27]
      io.result <= _io_result_T_1 @[common/src/main/scala/riscv/core/ALU.scala 39:17]
    else :
      node _T_3 = asUInt(UInt<2>("h2")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
      node _T_4 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
      node _T_5 = eq(_T_3, _T_4) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
      when _T_5 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
        node _io_result_T_2 = sub(io.op1, io.op2) @[common/src/main/scala/riscv/core/ALU.scala 42:27]
        node _io_result_T_3 = tail(_io_result_T_2, 1) @[common/src/main/scala/riscv/core/ALU.scala 42:27]
        io.result <= _io_result_T_3 @[common/src/main/scala/riscv/core/ALU.scala 42:17]
      else :
        node _T_6 = asUInt(UInt<2>("h3")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
        node _T_7 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
        node _T_8 = eq(_T_6, _T_7) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
        when _T_8 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
          node _io_result_T_4 = bits(io.op2, 4, 0) @[common/src/main/scala/riscv/core/ALU.scala 45:36]
          node _io_result_T_5 = dshl(io.op1, _io_result_T_4) @[common/src/main/scala/riscv/core/ALU.scala 45:27]
          io.result <= _io_result_T_5 @[common/src/main/scala/riscv/core/ALU.scala 45:17]
        else :
          node _T_9 = asUInt(UInt<3>("h4")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
          node _T_10 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
          node _T_11 = eq(_T_9, _T_10) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
          when _T_11 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
            node _io_result_T_6 = asSInt(io.op1) @[common/src/main/scala/riscv/core/ALU.scala 48:27]
            node _io_result_T_7 = asSInt(io.op2) @[common/src/main/scala/riscv/core/ALU.scala 48:43]
            node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[common/src/main/scala/riscv/core/ALU.scala 48:34]
            io.result <= _io_result_T_8 @[common/src/main/scala/riscv/core/ALU.scala 48:17]
          else :
            node _T_12 = asUInt(UInt<3>("h5")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
            node _T_13 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
            node _T_14 = eq(_T_12, _T_13) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
            when _T_14 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
              node _io_result_T_9 = xor(io.op1, io.op2) @[common/src/main/scala/riscv/core/ALU.scala 51:27]
              io.result <= _io_result_T_9 @[common/src/main/scala/riscv/core/ALU.scala 51:17]
            else :
              node _T_15 = asUInt(UInt<3>("h6")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
              node _T_16 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
              node _T_17 = eq(_T_15, _T_16) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
              when _T_17 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                node _io_result_T_10 = or(io.op1, io.op2) @[common/src/main/scala/riscv/core/ALU.scala 54:27]
                io.result <= _io_result_T_10 @[common/src/main/scala/riscv/core/ALU.scala 54:17]
              else :
                node _T_18 = asUInt(UInt<3>("h7")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                node _T_19 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                node _T_20 = eq(_T_18, _T_19) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                when _T_20 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                  node _io_result_T_11 = and(io.op1, io.op2) @[common/src/main/scala/riscv/core/ALU.scala 57:27]
                  io.result <= _io_result_T_11 @[common/src/main/scala/riscv/core/ALU.scala 57:17]
                else :
                  node _T_21 = asUInt(UInt<4>("h8")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                  node _T_22 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                  node _T_23 = eq(_T_21, _T_22) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                  when _T_23 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                    node _io_result_T_12 = bits(io.op2, 4, 0) @[common/src/main/scala/riscv/core/ALU.scala 60:36]
                    node _io_result_T_13 = dshr(io.op1, _io_result_T_12) @[common/src/main/scala/riscv/core/ALU.scala 60:27]
                    io.result <= _io_result_T_13 @[common/src/main/scala/riscv/core/ALU.scala 60:17]
                  else :
                    node _T_24 = asUInt(UInt<4>("h9")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                    node _T_25 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                    node _T_26 = eq(_T_24, _T_25) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                    when _T_26 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                      node _io_result_T_14 = asSInt(io.op1) @[common/src/main/scala/riscv/core/ALU.scala 63:28]
                      node _io_result_T_15 = bits(io.op2, 4, 0) @[common/src/main/scala/riscv/core/ALU.scala 63:44]
                      node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[common/src/main/scala/riscv/core/ALU.scala 63:35]
                      node _io_result_T_17 = asUInt(_io_result_T_16) @[common/src/main/scala/riscv/core/ALU.scala 63:52]
                      io.result <= _io_result_T_17 @[common/src/main/scala/riscv/core/ALU.scala 63:17]
                    else :
                      node _T_27 = asUInt(UInt<4>("ha")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                      node _T_28 = asUInt(io.func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                      node _T_29 = eq(_T_27, _T_28) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                      when _T_29 : @[common/src/main/scala/riscv/core/ALU.scala 37:19]
                        node _io_result_T_18 = lt(io.op1, io.op2) @[common/src/main/scala/riscv/core/ALU.scala 66:27]
                        io.result <= _io_result_T_18 @[common/src/main/scala/riscv/core/ALU.scala 66:17]


  module ALUControl :
    input clock : Clock
    input reset : Reset
    output io : { flip opcode : UInt<7>, flip funct3 : UInt<3>, flip funct7 : UInt<7>, alu_funct : UInt<4>} @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 21:14]

    io.alu_funct <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 43:16]
    node _T = eq(UInt<7>("h13"), io.opcode) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21]
    when _T : @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21]
      node _io_alu_funct_T = bits(io.funct7, 5, 5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 67:24]
      node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 66:41]
      node _io_alu_funct_T_2 = eq(UInt<3>("h1"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_4 = eq(UInt<3>("h2"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_6 = eq(UInt<3>("h3"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
      io.alu_funct <= _io_alu_funct_T_15 @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:20]
    else :
      node _T_1 = eq(UInt<7>("h33"), io.opcode) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21]
      when _T_1 : @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21]
        node _io_alu_funct_T_16 = bits(io.funct7, 5, 5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 84:24]
        node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 83:43]
        node _io_alu_funct_T_18 = bits(io.funct7, 5, 5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 103:24]
        node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 102:43]
        node _io_alu_funct_T_20 = eq(UInt<3>("h1"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_22 = eq(UInt<3>("h2"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_24 = eq(UInt<3>("h3"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
        io.alu_funct <= _io_alu_funct_T_33 @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:20]


  module Execute :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip reg1_data : UInt<32>, flip reg2_data : UInt<32>, flip immediate : UInt<32>, flip aluop1_source : UInt<1>, flip aluop2_source : UInt<1>, mem_alu_result : UInt<32>, if_jump_flag : UInt<1>, if_jump_address : UInt<32>} @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]

    node opcode = bits(io.instruction, 6, 0) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 60:30]
    node funct3 = bits(io.instruction, 14, 12) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 61:30]
    node funct7 = bits(io.instruction, 31, 25) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 62:30]
    inst alu of ALU @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 65:24]
    alu.clock <= clock
    alu.reset <= reset
    inst alu_ctrl of ALUControl @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 66:24]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io.opcode <= opcode @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 68:22]
    alu_ctrl.io.funct3 <= funct3 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 69:22]
    alu_ctrl.io.funct7 <= funct7 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 70:22]
    alu.io.func <= alu_ctrl.io.alu_funct @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 73:15]
    node _aluOp1_T = eq(io.aluop1_source, UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 74:37]
    node aluOp1 = mux(_aluOp1_T, io.instruction_address, io.reg1_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 74:19]
    node _aluOp2_T = eq(io.aluop2_source, UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 75:37]
    node aluOp2 = mux(_aluOp2_T, io.immediate, io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 75:19]
    alu.io.op1 <= aluOp1 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 76:14]
    alu.io.op2 <= aluOp2 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 77:14]
    io.mem_alu_result <= alu.io.result @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 79:21]
    node _branchCondition_T = eq(io.reg1_data, io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 96:47]
    node _branchCondition_T_1 = neq(io.reg1_data, io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 99:47]
    node _branchCondition_T_2 = asSInt(io.reg1_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 103:47]
    node _branchCondition_T_3 = asSInt(io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 103:69]
    node _branchCondition_T_4 = lt(_branchCondition_T_2, _branchCondition_T_3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 103:54]
    node _branchCondition_T_5 = asSInt(io.reg1_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 106:47]
    node _branchCondition_T_6 = asSInt(io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 106:70]
    node _branchCondition_T_7 = geq(_branchCondition_T_5, _branchCondition_T_6) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 106:54]
    node _branchCondition_T_8 = lt(io.reg1_data, io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 110:47]
    node _branchCondition_T_9 = geq(io.reg1_data, io.reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 113:47]
    node _branchCondition_T_10 = eq(UInt<3>("h0"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_11 = mux(_branchCondition_T_10, _branchCondition_T, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_12 = eq(UInt<3>("h1"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_13 = mux(_branchCondition_T_12, _branchCondition_T_1, _branchCondition_T_11) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_14 = eq(UInt<3>("h4"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_15 = mux(_branchCondition_T_14, _branchCondition_T_4, _branchCondition_T_13) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_16 = eq(UInt<3>("h5"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_17 = mux(_branchCondition_T_16, _branchCondition_T_7, _branchCondition_T_15) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_18 = eq(UInt<3>("h6"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_19 = mux(_branchCondition_T_18, _branchCondition_T_8, _branchCondition_T_17) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_20 = eq(UInt<3>("h7"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node branchCondition = mux(_branchCondition_T_20, _branchCondition_T_9, _branchCondition_T_19) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node isBranch = eq(opcode, UInt<7>("h63")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 116:25]
    node isJal = eq(opcode, UInt<7>("h6f")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 117:25]
    node isJalr = eq(opcode, UInt<7>("h67")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 118:25]
    node _branchTarget_T = add(io.instruction_address, io.immediate) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 131:45]
    node branchTarget = tail(_branchTarget_T, 1) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 131:45]
    node _jalrSum_T = add(io.reg1_data, io.immediate) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 139:35]
    node jalrSum = tail(_jalrSum_T, 1) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 139:35]
    node _jalrTarget_T = bits(jalrSum, 31, 1) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 143:31]
    node jalrTarget = cat(_jalrTarget_T, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 143:23]
    node branchTaken = and(isBranch, branchCondition) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 145:30]
    node _io_if_jump_flag_T = or(branchTaken, isJal) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 146:34]
    node _io_if_jump_flag_T_1 = or(_io_if_jump_flag_T, isJalr) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 146:43]
    io.if_jump_flag <= _io_if_jump_flag_T_1 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 146:19]
    node _io_if_jump_address_T = mux(isJal, branchTarget, branchTarget) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 150:8]
    node _io_if_jump_address_T_1 = mux(isJalr, jalrTarget, _io_if_jump_address_T) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 147:28]
    io.if_jump_address <= _io_if_jump_address_T_1 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 147:22]

  module MemoryAccess :
    input clock : Clock
    input reset : Reset
    output io : { flip alu_result : UInt<32>, flip reg2_data : UInt<32>, flip memory_read_enable : UInt<1>, flip memory_write_enable : UInt<1>, flip funct3 : UInt<3>, wb_memory_read_data : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}} @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 24:14]

    node mem_address_index = bits(io.alu_result, 1, 0) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 35:40]
    io.memory_bundle.write_enable <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 37:33]
    io.memory_bundle.write_data <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 38:33]
    io.memory_bundle.address <= io.alu_result @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 39:33]
    wire _WIRE : UInt<1>[4] @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 40:43]
    _WIRE[0] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 40:43]
    _WIRE[1] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 40:43]
    _WIRE[2] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 40:43]
    _WIRE[3] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 40:43]
    io.memory_bundle.write_strobe <= _WIRE @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 40:33]
    io.wb_memory_read_data <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 41:33]
    when io.memory_read_enable : @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 59:31]
      wire bytes : UInt<8>[4] @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 62:21]
      node _bytes_0_T = bits(io.memory_bundle.read_data, 7, 0) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:23]
      bytes[0] <= _bytes_0_T @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:16]
      node _bytes_1_T = bits(io.memory_bundle.read_data, 15, 8) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:23]
      bytes[1] <= _bytes_1_T @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:16]
      node _bytes_2_T = bits(io.memory_bundle.read_data, 23, 16) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:23]
      bytes[2] <= _bytes_2_T @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:16]
      node _bytes_3_T = bits(io.memory_bundle.read_data, 31, 24) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:23]
      bytes[3] <= _bytes_3_T @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 64:16]
      node _half_T = bits(mem_address_index, 1, 1) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 69:37]
      node _half_T_1 = cat(bytes[3], bytes[2]) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 69:45]
      node _half_T_2 = cat(bytes[1], bytes[0]) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 69:70]
      node half = mux(_half_T, _half_T_1, _half_T_2) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 69:19]
      node _io_wb_memory_read_data_T = bits(bytes[mem_address_index], 7, 7) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 84:65]
      node _io_wb_memory_read_data_T_1 = mux(_io_wb_memory_read_data_T, UInt<24>("hffffff"), UInt<24>("h0")) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 84:17]
      node _io_wb_memory_read_data_T_2 = cat(_io_wb_memory_read_data_T_1, bytes[mem_address_index]) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 83:14]
      node _io_wb_memory_read_data_T_3 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 93:17]
      node _io_wb_memory_read_data_T_4 = cat(_io_wb_memory_read_data_T_3, bytes[mem_address_index]) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 92:14]
      node _io_wb_memory_read_data_T_5 = bits(half, 15, 15) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 102:69]
      node _io_wb_memory_read_data_T_6 = mux(_io_wb_memory_read_data_T_5, UInt<16>("hffff"), UInt<16>("h0")) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 102:17]
      node _io_wb_memory_read_data_T_7 = cat(_io_wb_memory_read_data_T_6, half) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 101:14]
      node _io_wb_memory_read_data_T_8 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 111:17]
      node _io_wb_memory_read_data_T_9 = cat(_io_wb_memory_read_data_T_8, half) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 110:14]
      node _io_wb_memory_read_data_T_10 = eq(UInt<3>("h0"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_11 = mux(_io_wb_memory_read_data_T_10, _io_wb_memory_read_data_T_2, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_12 = eq(UInt<3>("h4"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_13 = mux(_io_wb_memory_read_data_T_12, _io_wb_memory_read_data_T_4, _io_wb_memory_read_data_T_11) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_14 = eq(UInt<3>("h1"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_15 = mux(_io_wb_memory_read_data_T_14, _io_wb_memory_read_data_T_7, _io_wb_memory_read_data_T_13) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_16 = eq(UInt<3>("h5"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_17 = mux(_io_wb_memory_read_data_T_16, _io_wb_memory_read_data_T_9, _io_wb_memory_read_data_T_15) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_18 = eq(UInt<3>("h2"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      node _io_wb_memory_read_data_T_19 = mux(_io_wb_memory_read_data_T_18, io.memory_bundle.read_data, _io_wb_memory_read_data_T_17) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:56]
      io.wb_memory_read_data <= _io_wb_memory_read_data_T_19 @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 77:28]
    else :
      when io.memory_write_enable : @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 142:38]
        io.memory_bundle.write_enable <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 143:35]
        io.memory_bundle.address <= io.alu_result @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 144:35]
        wire strobeInit : UInt<1>[4] @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 149:31]
        strobeInit[0] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 149:31]
        strobeInit[1] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 149:31]
        strobeInit[2] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 149:31]
        strobeInit[3] <= UInt<1>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 149:31]
        wire writeStrobes : UInt<1>[4] @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 151:32]
        writeStrobes <= strobeInit @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 151:32]
        wire writeData : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 152:35]
        writeData <= UInt<32>("h0") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 152:35]
        node _T = eq(UInt<3>("h0"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 154:23]
        when _T : @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 154:23]
          writeStrobes[mem_address_index] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 160:41]
          node _writeData_T = bits(io.reg2_data, 7, 0) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 161:26]
          node _writeData_T_1 = shl(mem_address_index, 3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 161:55]
          node _writeData_T_2 = dshl(_writeData_T, _writeData_T_1) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 161:33]
          writeData <= _writeData_T_2 @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 161:19]
        else :
          node _T_1 = eq(UInt<3>("h1"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 154:23]
          when _T_1 : @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 154:23]
            node _T_2 = bits(mem_address_index, 1, 1) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 166:31]
            node _T_3 = eq(_T_2, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 166:35]
            when _T_3 : @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 166:44]
              writeStrobes[0] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 169:27]
              writeStrobes[1] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 170:27]
              node _writeData_T_3 = bits(io.reg2_data, 15, 0) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 171:34]
              writeData <= _writeData_T_3 @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 171:27]
            else :
              writeStrobes[2] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 175:27]
              writeStrobes[3] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 176:27]
              node _writeData_T_4 = bits(io.reg2_data, 15, 0) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 177:34]
              node _writeData_T_5 = shl(_writeData_T_4, 16) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 177:42]
              writeData <= _writeData_T_5 @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 177:27]
          else :
            node _T_4 = eq(UInt<3>("h2"), io.funct3) @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 154:23]
            when _T_4 : @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 154:23]
              wire _WIRE_1 : UInt<1>[4] @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 182:32]
              _WIRE_1[0] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 182:32]
              _WIRE_1[1] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 182:32]
              _WIRE_1[2] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 182:32]
              _WIRE_1[3] <= UInt<1>("h1") @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 182:32]
              writeStrobes <= _WIRE_1 @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 182:22]
              writeData <= io.reg2_data @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 183:22]
        io.memory_bundle.write_data <= writeData @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 186:35]
        io.memory_bundle.write_strobe <= writeStrobes @[1-single-cycle/src/main/scala/riscv/core/MemoryAccess.scala 187:35]


  module WriteBack :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction_address : UInt<32>, flip alu_result : UInt<32>, flip memory_read_data : UInt<32>, flip regs_write_source : UInt<2>, regs_write_data : UInt<32>} @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 21:14]

    node _io_regs_write_data_T = add(io.instruction_address, UInt<3>("h4")) @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 49:72]
    node _io_regs_write_data_T_1 = tail(_io_regs_write_data_T, 1) @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 49:72]
    node _io_regs_write_data_T_2 = eq(UInt<2>("h1"), io.regs_write_source) @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 46:71]
    node _io_regs_write_data_T_3 = mux(_io_regs_write_data_T_2, io.memory_read_data, io.alu_result) @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 46:71]
    node _io_regs_write_data_T_4 = eq(UInt<2>("h2"), io.regs_write_source) @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 46:71]
    node _io_regs_write_data_T_5 = mux(_io_regs_write_data_T_4, _io_regs_write_data_T_1, _io_regs_write_data_T_3) @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 46:71]
    io.regs_write_data <= _io_regs_write_data_T_5 @[1-single-cycle/src/main/scala/riscv/core/WriteBack.scala 46:22]

  module CPU :
    input clock : Clock
    input reset : Reset
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}, flip instruction_valid : UInt<1>, deviceSelect : UInt<3>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 45:14]

    inst regs of RegisterFile @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 48:26]
    regs.clock <= clock
    regs.reset <= reset
    inst inst_fetch of InstructionFetch @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 49:26]
    inst_fetch.clock <= clock
    inst_fetch.reset <= reset
    inst id of InstructionDecode @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 50:26]
    id.clock <= clock
    id.reset <= reset
    inst ex of Execute @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 51:26]
    ex.clock <= clock
    ex.reset <= reset
    inst mem of MemoryAccess @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 52:26]
    mem.clock <= clock
    mem.reset <= reset
    inst wb of WriteBack @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 53:26]
    wb.clock <= clock
    wb.reset <= reset
    node _io_deviceSelect_T = bits(mem.io.memory_bundle.address, 31, 29) @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 56:13]
    io.deviceSelect <= _io_deviceSelect_T @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 55:19]
    inst_fetch.io.jump_address_id <= ex.io.if_jump_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 58:39]
    inst_fetch.io.jump_flag_id <= ex.io.if_jump_flag @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 59:39]
    inst_fetch.io.instruction_valid <= io.instruction_valid @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 60:39]
    inst_fetch.io.instruction_read_data <= io.instruction @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 61:39]
    io.instruction_address <= inst_fetch.io.instruction_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 62:39]
    regs.io.write_enable <= id.io.reg_write_enable @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 64:25]
    regs.io.write_address <= id.io.reg_write_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 65:25]
    regs.io.write_data <= wb.io.regs_write_data @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 66:25]
    regs.io.read_address1 <= id.io.regs_reg1_read_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 67:25]
    regs.io.read_address2 <= id.io.regs_reg2_read_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 68:25]
    regs.io.debug_read_address <= io.debug_read_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 70:30]
    io.debug_read_data <= regs.io.debug_read_data @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 71:30]
    id.io.instruction <= inst_fetch.io.instruction @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 73:21]
    ex.io.aluop1_source <= id.io.ex_aluop1_source @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 75:29]
    ex.io.aluop2_source <= id.io.ex_aluop2_source @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 76:29]
    ex.io.immediate <= id.io.ex_immediate @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 77:29]
    ex.io.instruction <= inst_fetch.io.instruction @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 78:29]
    ex.io.instruction_address <= inst_fetch.io.instruction_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 79:29]
    ex.io.reg1_data <= regs.io.read_data1 @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 80:29]
    ex.io.reg2_data <= regs.io.read_data2 @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 81:29]
    mem.io.alu_result <= ex.io.mem_alu_result @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 83:30]
    mem.io.reg2_data <= regs.io.read_data2 @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 84:30]
    mem.io.memory_read_enable <= id.io.memory_read_enable @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 85:30]
    mem.io.memory_write_enable <= id.io.memory_write_enable @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 86:30]
    node _mem_io_funct3_T = bits(inst_fetch.io.instruction, 14, 12) @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 87:58]
    mem.io.funct3 <= _mem_io_funct3_T @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 87:30]
    node _io_memory_bundle_address_T = bits(mem.io.memory_bundle.address, 28, 0) @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 91:33]
    node _io_memory_bundle_address_T_1 = cat(UInt<3>("h0"), _io_memory_bundle_address_T) @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 89:34]
    io.memory_bundle.address <= _io_memory_bundle_address_T_1 @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 89:28]
    io.memory_bundle.write_enable <= mem.io.memory_bundle.write_enable @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 93:34]
    io.memory_bundle.write_data <= mem.io.memory_bundle.write_data @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 94:34]
    io.memory_bundle.write_strobe <= mem.io.memory_bundle.write_strobe @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 95:34]
    mem.io.memory_bundle.read_data <= io.memory_bundle.read_data @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 96:34]
    wb.io.instruction_address <= inst_fetch.io.instruction_address @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 98:29]
    wb.io.alu_result <= ex.io.mem_alu_result @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 99:29]
    wb.io.memory_read_data <= mem.io.wb_memory_read_data @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 100:29]
    wb.io.regs_write_source <= id.io.wb_reg_write_source @[1-single-cycle/src/main/scala/riscv/core/CPU.scala 101:29]

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}, flip instruction_valid : UInt<1>, deviceSelect : UInt<3>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[1-single-cycle/src/main/scala/board/verilator/Top.scala 15:14]

    inst cpu of CPU @[1-single-cycle/src/main/scala/board/verilator/Top.scala 17:19]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io.debug_read_address <= io.debug_read_address @[1-single-cycle/src/main/scala/board/verilator/Top.scala 18:29]
    io.debug_read_data <= cpu.io.debug_read_data @[1-single-cycle/src/main/scala/board/verilator/Top.scala 19:29]
    io.deviceSelect <= cpu.io.deviceSelect @[1-single-cycle/src/main/scala/board/verilator/Top.scala 22:19]
    cpu.io.memory_bundle <= io.memory_bundle @[1-single-cycle/src/main/scala/board/verilator/Top.scala 25:20]
    io.instruction_address <= cpu.io.instruction_address @[1-single-cycle/src/main/scala/board/verilator/Top.scala 26:28]
    cpu.io.instruction <= io.instruction @[1-single-cycle/src/main/scala/board/verilator/Top.scala 27:28]
    cpu.io.instruction_valid <= io.instruction_valid @[1-single-cycle/src/main/scala/board/verilator/Top.scala 28:28]

