{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684216996021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684216996022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 00:03:15 2023 " "Processing started: Tue May 16 00:03:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684216996022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684216996022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAcontroler -c VGAcontroler " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAcontroler -c VGAcontroler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684216996022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684216996305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684216996305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/vertical_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/horizontal_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAcontroler.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGAcontroler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAcontroler " "Found entity 1: VGAcontroler" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "selector.sv(10) " "Verilog HDL information at selector.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "selector.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/selector.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684217005149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/contador.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005151 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(18) " "Verilog HDL warning at sign_extend.sv(18): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sign_extend.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684217005151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "jump_unit.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryAccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryAccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryController.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_seno.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_seno.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_seno " "Found entity 1: dmem_seno" {  } { { "dmem_seno.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/dmem_seno.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217005162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAcontroler " "Elaborating entity \"VGAcontroler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684217005220 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "finish VGAcontroler.sv(14) " "Output port \"finish\" at VGAcontroler.sv(14) has no driver" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684217005221 "|VGAcontroler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counting VGAcontroler.sv(15) " "Output port \"counting\" at VGAcontroler.sv(15) has no driver" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684217005221 "|VGAcontroler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "finish_30sec VGAcontroler.sv(17) " "Output port \"finish_30sec\" at VGAcontroler.sv(17) has no driver" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1684217005221 "|VGAcontroler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:VGA " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:VGA\"" {  } { { "VGAcontroler.sv" "VGA" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217005222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "white video_controller.sv(27) " "Verilog HDL or VHDL warning at video_controller.sv(27): object \"white\" assigned a value but never read" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684217005223 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 video_controller.sv(64) " "Verilog HDL assignment warning at video_controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005225 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_controller.sv(66) " "Verilog HDL assignment warning at video_controller.sv(66): truncated value with size 32 to match size of target (8)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005226 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_controller.sv(67) " "Verilog HDL assignment warning at video_controller.sv(67): truncated value with size 32 to match size of target (8)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005226 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 video_controller.sv(68) " "Verilog HDL assignment warning at video_controller.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005226 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address video_controller.sv(58) " "Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684217005227 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red video_controller.sv(58) " "Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684217005227 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green video_controller.sv(58) " "Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684217005227 "|VGAcontroler|video_controller:VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue video_controller.sv(58) " "Verilog HDL Always Construct warning at video_controller.sv(58): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684217005227 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] video_controller.sv(88) " "Inferred latch for \"blue\[0\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] video_controller.sv(88) " "Inferred latch for \"blue\[1\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] video_controller.sv(88) " "Inferred latch for \"blue\[2\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] video_controller.sv(88) " "Inferred latch for \"blue\[3\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] video_controller.sv(88) " "Inferred latch for \"blue\[4\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] video_controller.sv(88) " "Inferred latch for \"blue\[5\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] video_controller.sv(88) " "Inferred latch for \"blue\[6\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] video_controller.sv(88) " "Inferred latch for \"blue\[7\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] video_controller.sv(88) " "Inferred latch for \"green\[0\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] video_controller.sv(88) " "Inferred latch for \"green\[1\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] video_controller.sv(88) " "Inferred latch for \"green\[2\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] video_controller.sv(88) " "Inferred latch for \"green\[3\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] video_controller.sv(88) " "Inferred latch for \"green\[4\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005230 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] video_controller.sv(88) " "Inferred latch for \"green\[5\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] video_controller.sv(88) " "Inferred latch for \"green\[6\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] video_controller.sv(88) " "Inferred latch for \"green\[7\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] video_controller.sv(88) " "Inferred latch for \"red\[0\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] video_controller.sv(88) " "Inferred latch for \"red\[1\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] video_controller.sv(88) " "Inferred latch for \"red\[2\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] video_controller.sv(88) " "Inferred latch for \"red\[3\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] video_controller.sv(88) " "Inferred latch for \"red\[4\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] video_controller.sv(88) " "Inferred latch for \"red\[5\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005231 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] video_controller.sv(88) " "Inferred latch for \"red\[6\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] video_controller.sv(88) " "Inferred latch for \"red\[7\]\" at video_controller.sv(88)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] video_controller.sv(58) " "Inferred latch for \"address\[0\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] video_controller.sv(58) " "Inferred latch for \"address\[1\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] video_controller.sv(58) " "Inferred latch for \"address\[2\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] video_controller.sv(58) " "Inferred latch for \"address\[3\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] video_controller.sv(58) " "Inferred latch for \"address\[4\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] video_controller.sv(58) " "Inferred latch for \"address\[5\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] video_controller.sv(58) " "Inferred latch for \"address\[6\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] video_controller.sv(58) " "Inferred latch for \"address\[7\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] video_controller.sv(58) " "Inferred latch for \"address\[8\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] video_controller.sv(58) " "Inferred latch for \"address\[9\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] video_controller.sv(58) " "Inferred latch for \"address\[10\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005232 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] video_controller.sv(58) " "Inferred latch for \"address\[11\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] video_controller.sv(58) " "Inferred latch for \"address\[12\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] video_controller.sv(58) " "Inferred latch for \"address\[13\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] video_controller.sv(58) " "Inferred latch for \"address\[14\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] video_controller.sv(58) " "Inferred latch for \"address\[15\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] video_controller.sv(58) " "Inferred latch for \"address\[16\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] video_controller.sv(58) " "Inferred latch for \"address\[17\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] video_controller.sv(58) " "Inferred latch for \"address\[18\]\" at video_controller.sv(58)" {  } { { "video_controller.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217005233 "|VGAcontroler|video_controller:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider video_controller:VGA\|clock_divider:vga_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"video_controller:VGA\|clock_divider:vga_clock_gen\"" {  } { { "video_controller.sv" "vga_clock_gen" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217005244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_counter video_controller:VGA\|horizontal_counter:vga_horizontal " "Elaborating entity \"horizontal_counter\" for hierarchy \"video_controller:VGA\|horizontal_counter:vga_horizontal\"" {  } { { "video_controller.sv" "vga_horizontal" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217005245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontal_counter.sv(12) " "Verilog HDL assignment warning at horizontal_counter.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "horizontal_counter.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/horizontal_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005245 "|VGAcontroler|video_controller:VGA|horizontal_counter:vga_horizontal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_counter video_controller:VGA\|vertical_counter:vga_Vertical " "Elaborating entity \"vertical_counter\" for hierarchy \"video_controller:VGA\|vertical_counter:vga_Vertical\"" {  } { { "video_controller.sv" "vga_Vertical" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217005246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vertical_counter.sv(13) " "Verilog HDL assignment warning at vertical_counter.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "vertical_counter.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/vertical_counter.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005246 "|VGAcontroler|video_controller:VGA|vertical_counter:vga_Vertical"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram video_controller:VGA\|sram:vamo_r " "Elaborating entity \"sram\" for hierarchy \"video_controller:VGA\|sram:vamo_r\"" {  } { { "video_controller.sv" "vamo_r" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/video_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217005247 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "129600 0 89999 sram.sv(11) " "Verilog HDL warning at sram.sv(11): number of words (129600) in memory file does not match the number of elements in the address range \[0:89999\]" {  } { { "sram.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/sram.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684217005472 "|VGAcontroler|video_controller:VGA|sram:vamo_r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 imageOutput.txt(1) " "Verilog HDL assignment warning at imageOutput.txt(1): truncated value with size 12 to match size of target (8)" {  } { { "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/Image processing/imageOutput.txt" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/Image processing/imageOutput.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684217005479 "|VGAcontroler|video_controller:VGA|sram:vamo_r"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_b\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_b\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 90000 " "Parameter NUMWORDS_A set to 90000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VGAcontroler.ram0_sram_a191c965.hdl.mif " "Parameter INIT_FILE set to db/VGAcontroler.ram0_sram_a191c965.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_g\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_g\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 90000 " "Parameter NUMWORDS_A set to 90000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VGAcontroler.ram0_sram_a191c965.hdl.mif " "Parameter INIT_FILE set to db/VGAcontroler.ram0_sram_a191c965.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "video_controller:VGA\|sram:vamo_r\|memory_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"video_controller:VGA\|sram:vamo_r\|memory_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 90000 " "Parameter NUMWORDS_A set to 90000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VGAcontroler.ram0_sram_a191c965.hdl.mif " "Parameter INIT_FILE set to db/VGAcontroler.ram0_sram_a191c965.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684217114062 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684217114062 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684217114062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0 " "Elaborated megafunction instantiation \"video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217114121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0 " "Instantiated megafunction \"video_controller:VGA\|sram:vamo_b\|altsyncram:memory_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 90000 " "Parameter \"NUMWORDS_A\" = \"90000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VGAcontroler.ram0_sram_a191c965.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VGAcontroler.ram0_sram_a191c965.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684217114121 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684217114121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffd1 " "Found entity 1: altsyncram_ffd1" {  } { { "db/altsyncram_ffd1.tdf" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/altsyncram_ffd1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217114183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217114183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h2a " "Found entity 1: decode_h2a" {  } { { "db/decode_h2a.tdf" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/decode_h2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217114232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217114232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/db/mux_8hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684217114275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217114275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684217114505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684217114704 "|VGAcontroler|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684217114704 "|VGAcontroler|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "finish GND " "Pin \"finish\" is stuck at GND" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684217114704 "|VGAcontroler|finish"} { "Warning" "WMLS_MLS_STUCK_PIN" "counting GND " "Pin \"counting\" is stuck at GND" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684217114704 "|VGAcontroler|counting"} { "Warning" "WMLS_MLS_STUCK_PIN" "finish_30sec GND " "Pin \"finish_30sec\" is stuck at GND" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684217114704 "|VGAcontroler|finish_30sec"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684217114704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684217114824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/output_files/VGAcontroler.map.smsg " "Generated suppressed messages file /home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/output_files/VGAcontroler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217115295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684217115526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684217115526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "move " "No output dependent on input pin \"move\"" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684217115677 "|VGAcontroler|move"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select " "No output dependent on input pin \"select\"" {  } { { "VGAcontroler.sv" "" { Text "/home/ridivi/intelFPGA_lite/22.1std/Projects/gpttuto/VGA/VGAcontroler.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684217115677 "|VGAcontroler|select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684217115677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "608 " "Implemented 608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684217115679 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684217115679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684217115679 ""} { "Info" "ICUT_CUT_TM_RAMS" "264 " "Implemented 264 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684217115679 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1684217115679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684217115679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684217115696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 00:05:15 2023 " "Processing ended: Tue May 16 00:05:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684217115696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684217115696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684217115696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684217115696 ""}
