verilog work ../../s6_pll_27m.v
verilog work ../example_design/s6_pll_27m_exdes.v
