#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13afdb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13aff40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x13be540 .functor NOT 1, L_0x13eae90, C4<0>, C4<0>, C4<0>;
L_0x13eac20 .functor XOR 1, L_0x13eaac0, L_0x13eab80, C4<0>, C4<0>;
L_0x13ead80 .functor XOR 1, L_0x13eac20, L_0x13eace0, C4<0>, C4<0>;
v0x13e60b0_0 .net *"_ivl_10", 0 0, L_0x13eace0;  1 drivers
v0x13e61b0_0 .net *"_ivl_12", 0 0, L_0x13ead80;  1 drivers
v0x13e6290_0 .net *"_ivl_2", 0 0, L_0x13e8d90;  1 drivers
v0x13e6350_0 .net *"_ivl_4", 0 0, L_0x13eaac0;  1 drivers
v0x13e6430_0 .net *"_ivl_6", 0 0, L_0x13eab80;  1 drivers
v0x13e6560_0 .net *"_ivl_8", 0 0, L_0x13eac20;  1 drivers
v0x13e6640_0 .net "a", 0 0, v0x13e2ab0_0;  1 drivers
v0x13e66e0_0 .net "b", 0 0, v0x13e2b50_0;  1 drivers
v0x13e6780_0 .net "c", 0 0, v0x13e2bf0_0;  1 drivers
v0x13e6820_0 .var "clk", 0 0;
v0x13e68c0_0 .net "d", 0 0, v0x13e2d60_0;  1 drivers
v0x13e6960_0 .net "out_dut", 0 0, L_0x13ea960;  1 drivers
v0x13e6a00_0 .net "out_ref", 0 0, L_0x13e78c0;  1 drivers
v0x13e6aa0_0 .var/2u "stats1", 159 0;
v0x13e6b40_0 .var/2u "strobe", 0 0;
v0x13e6be0_0 .net "tb_match", 0 0, L_0x13eae90;  1 drivers
v0x13e6ca0_0 .net "tb_mismatch", 0 0, L_0x13be540;  1 drivers
v0x13e6d60_0 .net "wavedrom_enable", 0 0, v0x13e2e50_0;  1 drivers
v0x13e6e00_0 .net "wavedrom_title", 511 0, v0x13e2ef0_0;  1 drivers
L_0x13e8d90 .concat [ 1 0 0 0], L_0x13e78c0;
L_0x13eaac0 .concat [ 1 0 0 0], L_0x13e78c0;
L_0x13eab80 .concat [ 1 0 0 0], L_0x13ea960;
L_0x13eace0 .concat [ 1 0 0 0], L_0x13e78c0;
L_0x13eae90 .cmp/eeq 1, L_0x13e8d90, L_0x13ead80;
S_0x13b00d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x13aff40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13b0850 .functor NOT 1, v0x13e2bf0_0, C4<0>, C4<0>, C4<0>;
L_0x13bee00 .functor NOT 1, v0x13e2b50_0, C4<0>, C4<0>, C4<0>;
L_0x13e7010 .functor AND 1, L_0x13b0850, L_0x13bee00, C4<1>, C4<1>;
L_0x13e70b0 .functor NOT 1, v0x13e2d60_0, C4<0>, C4<0>, C4<0>;
L_0x13e71e0 .functor NOT 1, v0x13e2ab0_0, C4<0>, C4<0>, C4<0>;
L_0x13e72e0 .functor AND 1, L_0x13e70b0, L_0x13e71e0, C4<1>, C4<1>;
L_0x13e73c0 .functor OR 1, L_0x13e7010, L_0x13e72e0, C4<0>, C4<0>;
L_0x13e7480 .functor AND 1, v0x13e2ab0_0, v0x13e2bf0_0, C4<1>, C4<1>;
L_0x13e7540 .functor AND 1, L_0x13e7480, v0x13e2d60_0, C4<1>, C4<1>;
L_0x13e7600 .functor OR 1, L_0x13e73c0, L_0x13e7540, C4<0>, C4<0>;
L_0x13e7770 .functor AND 1, v0x13e2b50_0, v0x13e2bf0_0, C4<1>, C4<1>;
L_0x13e77e0 .functor AND 1, L_0x13e7770, v0x13e2d60_0, C4<1>, C4<1>;
L_0x13e78c0 .functor OR 1, L_0x13e7600, L_0x13e77e0, C4<0>, C4<0>;
v0x13be7b0_0 .net *"_ivl_0", 0 0, L_0x13b0850;  1 drivers
v0x13be850_0 .net *"_ivl_10", 0 0, L_0x13e72e0;  1 drivers
v0x13e12a0_0 .net *"_ivl_12", 0 0, L_0x13e73c0;  1 drivers
v0x13e1360_0 .net *"_ivl_14", 0 0, L_0x13e7480;  1 drivers
v0x13e1440_0 .net *"_ivl_16", 0 0, L_0x13e7540;  1 drivers
v0x13e1570_0 .net *"_ivl_18", 0 0, L_0x13e7600;  1 drivers
v0x13e1650_0 .net *"_ivl_2", 0 0, L_0x13bee00;  1 drivers
v0x13e1730_0 .net *"_ivl_20", 0 0, L_0x13e7770;  1 drivers
v0x13e1810_0 .net *"_ivl_22", 0 0, L_0x13e77e0;  1 drivers
v0x13e18f0_0 .net *"_ivl_4", 0 0, L_0x13e7010;  1 drivers
v0x13e19d0_0 .net *"_ivl_6", 0 0, L_0x13e70b0;  1 drivers
v0x13e1ab0_0 .net *"_ivl_8", 0 0, L_0x13e71e0;  1 drivers
v0x13e1b90_0 .net "a", 0 0, v0x13e2ab0_0;  alias, 1 drivers
v0x13e1c50_0 .net "b", 0 0, v0x13e2b50_0;  alias, 1 drivers
v0x13e1d10_0 .net "c", 0 0, v0x13e2bf0_0;  alias, 1 drivers
v0x13e1dd0_0 .net "d", 0 0, v0x13e2d60_0;  alias, 1 drivers
v0x13e1e90_0 .net "out", 0 0, L_0x13e78c0;  alias, 1 drivers
S_0x13e1ff0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x13aff40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x13e2ab0_0 .var "a", 0 0;
v0x13e2b50_0 .var "b", 0 0;
v0x13e2bf0_0 .var "c", 0 0;
v0x13e2cc0_0 .net "clk", 0 0, v0x13e6820_0;  1 drivers
v0x13e2d60_0 .var "d", 0 0;
v0x13e2e50_0 .var "wavedrom_enable", 0 0;
v0x13e2ef0_0 .var "wavedrom_title", 511 0;
S_0x13e2290 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x13e1ff0;
 .timescale -12 -12;
v0x13e24f0_0 .var/2s "count", 31 0;
E_0x13aad00/0 .event negedge, v0x13e2cc0_0;
E_0x13aad00/1 .event posedge, v0x13e2cc0_0;
E_0x13aad00 .event/or E_0x13aad00/0, E_0x13aad00/1;
E_0x13aaf50 .event negedge, v0x13e2cc0_0;
E_0x13949f0 .event posedge, v0x13e2cc0_0;
S_0x13e25f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13e1ff0;
 .timescale -12 -12;
v0x13e27f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13e28d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13e1ff0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13e3050 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x13aff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13e7a20 .functor NOT 1, v0x13e2ab0_0, C4<0>, C4<0>, C4<0>;
L_0x13e7a90 .functor NOT 1, v0x13e2b50_0, C4<0>, C4<0>, C4<0>;
L_0x13e7b20 .functor AND 1, L_0x13e7a20, L_0x13e7a90, C4<1>, C4<1>;
L_0x13e7c30 .functor NOT 1, v0x13e2bf0_0, C4<0>, C4<0>, C4<0>;
L_0x13e7cd0 .functor AND 1, L_0x13e7b20, L_0x13e7c30, C4<1>, C4<1>;
L_0x13e7de0 .functor AND 1, L_0x13e7cd0, v0x13e2d60_0, C4<1>, C4<1>;
L_0x13e7ee0 .functor NOT 1, v0x13e2ab0_0, C4<0>, C4<0>, C4<0>;
L_0x13e7f50 .functor NOT 1, v0x13e2b50_0, C4<0>, C4<0>, C4<0>;
L_0x13e8010 .functor AND 1, L_0x13e7ee0, L_0x13e7f50, C4<1>, C4<1>;
L_0x13e8120 .functor AND 1, L_0x13e8010, v0x13e2bf0_0, C4<1>, C4<1>;
L_0x13e8350 .functor AND 1, L_0x13e8120, v0x13e2d60_0, C4<1>, C4<1>;
L_0x13e84d0 .functor OR 1, L_0x13e7de0, L_0x13e8350, C4<0>, C4<0>;
L_0x13e8650 .functor NOT 1, v0x13e2b50_0, C4<0>, C4<0>, C4<0>;
L_0x13e87d0 .functor AND 1, v0x13e2ab0_0, L_0x13e8650, C4<1>, C4<1>;
L_0x13e85e0 .functor AND 1, L_0x13e87d0, v0x13e2bf0_0, C4<1>, C4<1>;
L_0x13e8a70 .functor NOT 1, v0x13e2d60_0, C4<0>, C4<0>, C4<0>;
L_0x13e8b70 .functor AND 1, L_0x13e85e0, L_0x13e8a70, C4<1>, C4<1>;
L_0x13e8c80 .functor OR 1, L_0x13e84d0, L_0x13e8b70, C4<0>, C4<0>;
L_0x13e8e30 .functor NOT 1, v0x13e2ab0_0, C4<0>, C4<0>, C4<0>;
L_0x13e8ea0 .functor AND 1, L_0x13e8e30, v0x13e2b50_0, C4<1>, C4<1>;
L_0x13e9010 .functor NOT 1, v0x13e2bf0_0, C4<0>, C4<0>, C4<0>;
L_0x13e9080 .functor AND 1, L_0x13e8ea0, L_0x13e9010, C4<1>, C4<1>;
L_0x13e9250 .functor AND 1, L_0x13e9080, v0x13e2d60_0, C4<1>, C4<1>;
L_0x13e9310 .functor OR 1, L_0x13e8c80, L_0x13e9250, C4<0>, C4<0>;
L_0x13e94f0 .functor NOT 1, v0x13e2b50_0, C4<0>, C4<0>, C4<0>;
L_0x13e9560 .functor AND 1, v0x13e2ab0_0, L_0x13e94f0, C4<1>, C4<1>;
L_0x13e9700 .functor NOT 1, v0x13e2bf0_0, C4<0>, C4<0>, C4<0>;
L_0x13e9770 .functor AND 1, L_0x13e9560, L_0x13e9700, C4<1>, C4<1>;
L_0x13e9970 .functor NOT 1, v0x13e2d60_0, C4<0>, C4<0>, C4<0>;
L_0x13e99e0 .functor AND 1, L_0x13e9770, L_0x13e9970, C4<1>, C4<1>;
L_0x13e9bf0 .functor OR 1, L_0x13e9310, L_0x13e99e0, C4<0>, C4<0>;
L_0x13e9d00 .functor NOT 1, v0x13e2b50_0, C4<0>, C4<0>, C4<0>;
L_0x13e9e80 .functor AND 1, v0x13e2ab0_0, L_0x13e9d00, C4<1>, C4<1>;
L_0x13e9f40 .functor AND 1, L_0x13e9e80, v0x13e2bf0_0, C4<1>, C4<1>;
L_0x13ea120 .functor AND 1, L_0x13e9f40, v0x13e2d60_0, C4<1>, C4<1>;
L_0x13ea1e0 .functor OR 1, L_0x13e9bf0, L_0x13ea120, C4<0>, C4<0>;
L_0x13ea420 .functor AND 1, v0x13e2ab0_0, v0x13e2b50_0, C4<1>, C4<1>;
L_0x13ea490 .functor AND 1, L_0x13ea420, v0x13e2bf0_0, C4<1>, C4<1>;
L_0x13ea690 .functor NOT 1, v0x13e2d60_0, C4<0>, C4<0>, C4<0>;
L_0x13ea700 .functor AND 1, L_0x13ea490, L_0x13ea690, C4<1>, C4<1>;
L_0x13ea960 .functor OR 1, L_0x13ea1e0, L_0x13ea700, C4<0>, C4<0>;
v0x13e3340_0 .net *"_ivl_0", 0 0, L_0x13e7a20;  1 drivers
v0x13e3420_0 .net *"_ivl_10", 0 0, L_0x13e7de0;  1 drivers
v0x13e3500_0 .net *"_ivl_12", 0 0, L_0x13e7ee0;  1 drivers
v0x13e35f0_0 .net *"_ivl_14", 0 0, L_0x13e7f50;  1 drivers
v0x13e36d0_0 .net *"_ivl_16", 0 0, L_0x13e8010;  1 drivers
v0x13e3800_0 .net *"_ivl_18", 0 0, L_0x13e8120;  1 drivers
v0x13e38e0_0 .net *"_ivl_2", 0 0, L_0x13e7a90;  1 drivers
v0x13e39c0_0 .net *"_ivl_20", 0 0, L_0x13e8350;  1 drivers
v0x13e3aa0_0 .net *"_ivl_22", 0 0, L_0x13e84d0;  1 drivers
v0x13e3b80_0 .net *"_ivl_24", 0 0, L_0x13e8650;  1 drivers
v0x13e3c60_0 .net *"_ivl_26", 0 0, L_0x13e87d0;  1 drivers
v0x13e3d40_0 .net *"_ivl_28", 0 0, L_0x13e85e0;  1 drivers
v0x13e3e20_0 .net *"_ivl_30", 0 0, L_0x13e8a70;  1 drivers
v0x13e3f00_0 .net *"_ivl_32", 0 0, L_0x13e8b70;  1 drivers
v0x13e3fe0_0 .net *"_ivl_34", 0 0, L_0x13e8c80;  1 drivers
v0x13e40c0_0 .net *"_ivl_36", 0 0, L_0x13e8e30;  1 drivers
v0x13e41a0_0 .net *"_ivl_38", 0 0, L_0x13e8ea0;  1 drivers
v0x13e4390_0 .net *"_ivl_4", 0 0, L_0x13e7b20;  1 drivers
v0x13e4470_0 .net *"_ivl_40", 0 0, L_0x13e9010;  1 drivers
v0x13e4550_0 .net *"_ivl_42", 0 0, L_0x13e9080;  1 drivers
v0x13e4630_0 .net *"_ivl_44", 0 0, L_0x13e9250;  1 drivers
v0x13e4710_0 .net *"_ivl_46", 0 0, L_0x13e9310;  1 drivers
v0x13e47f0_0 .net *"_ivl_48", 0 0, L_0x13e94f0;  1 drivers
v0x13e48d0_0 .net *"_ivl_50", 0 0, L_0x13e9560;  1 drivers
v0x13e49b0_0 .net *"_ivl_52", 0 0, L_0x13e9700;  1 drivers
v0x13e4a90_0 .net *"_ivl_54", 0 0, L_0x13e9770;  1 drivers
v0x13e4b70_0 .net *"_ivl_56", 0 0, L_0x13e9970;  1 drivers
v0x13e4c50_0 .net *"_ivl_58", 0 0, L_0x13e99e0;  1 drivers
v0x13e4d30_0 .net *"_ivl_6", 0 0, L_0x13e7c30;  1 drivers
v0x13e4e10_0 .net *"_ivl_60", 0 0, L_0x13e9bf0;  1 drivers
v0x13e4ef0_0 .net *"_ivl_62", 0 0, L_0x13e9d00;  1 drivers
v0x13e4fd0_0 .net *"_ivl_64", 0 0, L_0x13e9e80;  1 drivers
v0x13e50b0_0 .net *"_ivl_66", 0 0, L_0x13e9f40;  1 drivers
v0x13e53a0_0 .net *"_ivl_68", 0 0, L_0x13ea120;  1 drivers
v0x13e5480_0 .net *"_ivl_70", 0 0, L_0x13ea1e0;  1 drivers
v0x13e5560_0 .net *"_ivl_72", 0 0, L_0x13ea420;  1 drivers
v0x13e5640_0 .net *"_ivl_74", 0 0, L_0x13ea490;  1 drivers
v0x13e5720_0 .net *"_ivl_76", 0 0, L_0x13ea690;  1 drivers
v0x13e5800_0 .net *"_ivl_78", 0 0, L_0x13ea700;  1 drivers
v0x13e58e0_0 .net *"_ivl_8", 0 0, L_0x13e7cd0;  1 drivers
v0x13e59c0_0 .net "a", 0 0, v0x13e2ab0_0;  alias, 1 drivers
v0x13e5a60_0 .net "b", 0 0, v0x13e2b50_0;  alias, 1 drivers
v0x13e5b50_0 .net "c", 0 0, v0x13e2bf0_0;  alias, 1 drivers
v0x13e5c40_0 .net "d", 0 0, v0x13e2d60_0;  alias, 1 drivers
v0x13e5d30_0 .net "out", 0 0, L_0x13ea960;  alias, 1 drivers
S_0x13e5e90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x13aff40;
 .timescale -12 -12;
E_0x13aaaa0 .event anyedge, v0x13e6b40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13e6b40_0;
    %nor/r;
    %assign/vec4 v0x13e6b40_0, 0;
    %wait E_0x13aaaa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e1ff0;
T_3 ;
    %fork t_1, S_0x13e2290;
    %jmp t_0;
    .scope S_0x13e2290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e24f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13e2d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e2bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e2b50_0, 0;
    %assign/vec4 v0x13e2ab0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13949f0;
    %load/vec4 v0x13e24f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13e24f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13e2d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e2bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e2b50_0, 0;
    %assign/vec4 v0x13e2ab0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13aaf50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13e28d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13aad00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x13e2ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e2b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e2bf0_0, 0;
    %assign/vec4 v0x13e2d60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x13e1ff0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x13aff40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e6820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e6b40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13aff40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13e6820_0;
    %inv;
    %store/vec4 v0x13e6820_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13aff40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13e2cc0_0, v0x13e6ca0_0, v0x13e6640_0, v0x13e66e0_0, v0x13e6780_0, v0x13e68c0_0, v0x13e6a00_0, v0x13e6960_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13aff40;
T_7 ;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13aff40;
T_8 ;
    %wait E_0x13aad00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e6aa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6aa0_0, 4, 32;
    %load/vec4 v0x13e6be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6aa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13e6aa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6aa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13e6a00_0;
    %load/vec4 v0x13e6a00_0;
    %load/vec4 v0x13e6960_0;
    %xor;
    %load/vec4 v0x13e6a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6aa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13e6aa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13e6aa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/kmap2/iter0/response3/top_module.sv";
