/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module lakeroad_xilinx_ultrascale_plus_not1_2(a, out0);
  input a;
  output out0;
  LUT1 #(
    .INIT(2'h1)
  ) lut1_0 (
    .I0(a),
    .O(out0)
  );
endmodule

