# axi-slice-cpu
A scalable slice-based CPU core with AXI-Lite interface, multi-cycle FSM control, and expandable ALU datapath implemented in Verilog.
