@W: MT529 :"i:\meu drive\projetos_verilog\aula_pratica_2\portaslogicas\arquivos\portaslogicas.sv":49:4:49:12|Found inferred clock top|clk which controls 25 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
