Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  2 15:15:45 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                   20          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  40          
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-9   Warning   Unknown CDC Logic                           1           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.902       -0.963                      2                10414        0.066        0.000                      0                10414        3.000        0.000                       0                  4253  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  VGA_clk    {0.000 20.000}     40.000          25.000          
  clkfb      {0.000 5.000}      10.000          100.000         
  clkfb_1    {0.000 5.000}      10.000          100.000         
  sysClk     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.364        0.000                      0                   41        0.254        0.000                      0                   41        3.000        0.000                       0                    25  
  VGA_clk          27.019        0.000                      0                  545        0.131        0.000                      0                  545       19.500        0.000                       0                    89  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  clkfb_1                                                                                                                                                       8.751        0.000                       0                     2  
  sysClk           -0.902       -0.963                      2                 5683        0.066        0.000                      0                 5683        9.500        0.000                       0                  4135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sysClk        sys_clk_pin         3.592        0.000                      0                    1        1.527        0.000                      0                    1  
sysClk        VGA_clk             9.550        0.000                      0                  256        0.465        0.000                      0                  256  
sys_clk_pin   sysClk              2.799        0.000                      0                  191        0.173        0.000                      0                  191  
VGA_clk       sysClk              9.720        0.000                      0                   18        1.353        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        VGA_clk                  0.089        0.000                      0                   55        0.209        0.000                      0                   55  
**async_default**  sys_clk_pin        sysClk                   0.092        0.000                      0                 4058        0.124        0.000                      0                 4058  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk       sysClk        
(none)        sysClk        sysClk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk                     
(none)        clkfb                       
(none)        clkfb_1                     
(none)        sysClk                      
(none)                      VGA_clk       
(none)                      sysClk        
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.580ns (9.348%)  route 5.624ns (90.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731     5.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          4.907    10.615    CPU_Core_inst/CU/reset_reg
    SLICE_X8Y137         LUT3 (Prop_lut3_I0_O)        0.124    10.739 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.718    11.457    p_0_in
    SLICE_X5Y136         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.677    15.018    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y136         FDSE (Setup_fdse_C_S)       -0.429    14.821    reset_reg
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.457    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programmingModePrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 0.456ns (8.341%)  route 5.011ns (91.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731     5.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.011    10.719    programmingModeReg_reg_n_0
    SLICE_X8Y137         FDRE                                         r  programmingModePrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.611    14.952    externalClk_IBUF_BUFG
    SLICE_X8Y137         FDRE                                         r  programmingModePrev_reg/C
                         clock pessimism              0.267    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X8Y137         FDRE (Setup_fdre_C_D)       -0.031    15.153    programmingModePrev_reg
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.890ns (26.583%)  route 2.458ns (73.417%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     8.601    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[12]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y114        FDRE (Setup_fdre_C_R)       -0.524    14.668    debounceCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.890ns (26.583%)  route 2.458ns (73.417%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     8.601    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[13]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y114        FDRE (Setup_fdre_C_R)       -0.524    14.668    debounceCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.890ns (26.583%)  route 2.458ns (73.417%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     8.601    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y114        FDRE (Setup_fdre_C_R)       -0.524    14.668    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.890ns (26.583%)  route 2.458ns (73.417%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     8.601    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y114        FDRE (Setup_fdre_C_R)       -0.524    14.668    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.890ns (26.969%)  route 2.410ns (73.031%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.661     8.553    clear
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603    14.944    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism              0.282    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    14.667    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.890ns (26.969%)  route 2.410ns (73.031%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.661     8.553    clear
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603    14.944    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism              0.282    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    14.667    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.890ns (26.969%)  route 2.410ns (73.031%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.661     8.553    clear
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603    14.944    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism              0.282    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X30Y115        FDRE (Setup_fdre_C_R)       -0.524    14.667    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.890ns (27.488%)  route 2.348ns (72.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732     5.253    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.518     5.771 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.449    debounceCount_reg[7]
    SLICE_X31Y112        LUT5 (Prop_lut5_I1_O)        0.124     6.573 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.639     7.212    programmingModeReg_i_3_n_0
    SLICE_X31Y113        LUT5 (Prop_lut5_I0_O)        0.124     7.336 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.433     7.769    programmingModeReg_i_2_n_0
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.124     7.893 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.598     8.491    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    14.946    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism              0.307    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X30Y112        FDRE (Setup_fdre_C_R)       -0.524    14.694    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  6.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.641     1.525    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     1.689 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    debounceCount_reg_n_0_[2]
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  debounceCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.913    debounceCount_reg[0]_i_2_n_5
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X30Y111        FDRE (Hold_fdre_C_D)         0.134     1.659    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.125     1.812    debounceCount_reg[18]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    debounceCount_reg[16]_i_1_n_5
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.910     2.038    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.515     1.523    
    SLICE_X30Y115        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.125     1.813    debounceCount_reg[6]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  debounceCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    debounceCount_reg[4]_i_1_n_5
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.040    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[6]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X30Y112        FDRE (Hold_fdre_C_D)         0.134     1.658    debounceCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.127     1.813    debounceCount_reg[14]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  debounceCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    debounceCount_reg[12]_i_1_n_5
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X30Y114        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.641     1.525    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     1.689 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    debounceCount_reg_n_0_[2]
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  debounceCount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.949    debounceCount_reg[0]_i_2_n_4
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X30Y111        FDRE (Hold_fdre_C_D)         0.134     1.659    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.125     1.813    debounceCount_reg[6]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.959 r  debounceCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    debounceCount_reg[4]_i_1_n_4
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.040    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism             -0.516     1.524    
    SLICE_X30Y112        FDRE (Hold_fdre_C_D)         0.134     1.658    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 debounceCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y114        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[14]/Q
                         net (fo=2, routed)           0.127     1.813    debounceCount_reg[14]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.959 r  debounceCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    debounceCount_reg[12]_i_1_n_4
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X30Y114        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 debounceCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.641     1.525    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     1.689 f  debounceCount_reg[0]/Q
                         net (fo=1, routed)           0.163     1.852    debounceCount_reg_n_0_[0]
    SLICE_X30Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  debounceCount[0]_i_3/O
                         net (fo=1, routed)           0.000     1.897    debounceCount[0]_i_3_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.967 r  debounceCount_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.967    debounceCount_reg[0]_i_2_n_7
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X30Y111        FDRE (Hold_fdre_C_D)         0.134     1.659    debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debounceCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.641     1.525    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.164     1.689 r  debounceCount_reg[1]/Q
                         net (fo=1, routed)           0.175     1.863    debounceCount_reg_n_0_[1]
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.974 r  debounceCount_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.974    debounceCount_reg[0]_i_2_n_6
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X30Y111        FDRE (Hold_fdre_C_D)         0.134     1.659    debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 debounceCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.275ns (60.494%)  route 0.180ns (39.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  debounceCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[9]/Q
                         net (fo=2, routed)           0.180     1.866    debounceCount_reg[9]
    SLICE_X30Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.977 r  debounceCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.977    debounceCount_reg[8]_i_1_n_6
    SLICE_X30Y113        FDRE                                         r  debounceCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  debounceCount_reg[9]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X30Y113        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y111    debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y113    debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y113    debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y114    debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y114    debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y114    debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y114    debounceCount_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y111    debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y111    debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y111    debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y111    debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y113    debounceCount_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack       27.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.019ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        12.078ns  (logic 5.064ns (41.928%)  route 7.014ns (58.072%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           0.785    14.744    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.868    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.511 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          5.064    20.574    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.388    48.434    
                         clock uncertainty           -0.091    48.342    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.593    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -20.574    
  -------------------------------------------------------------------
                         slack                                 27.019    

Slack (MET) :             27.361ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.740ns  (logic 5.064ns (43.135%)  route 6.676ns (56.865%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           0.785    14.744    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.868    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.511 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          4.726    20.236    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.597    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.597    
                         arrival time                         -20.236    
  -------------------------------------------------------------------
                         slack                                 27.361    

Slack (MET) :             27.397ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.706ns  (logic 4.999ns (42.704%)  route 6.707ns (57.296%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           0.785    14.744    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.868    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.446 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          4.757    20.203    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.388    48.434    
                         clock uncertainty           -0.091    48.342    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.599    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.599    
                         arrival time                         -20.203    
  -------------------------------------------------------------------
                         slack                                 27.397    

Slack (MET) :             27.493ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 5.064ns (43.642%)  route 6.539ns (56.358%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[17]
                         net (fo=3, routed)           1.178    15.136    VGA_Controller_inst/pixelCount0_n_88
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.124    15.260 r  VGA_Controller_inst/plusOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.260    VGA_Controller_inst/plusOp__0_carry__0_i_6_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.903 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          4.197    20.100    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.388    48.434    
                         clock uncertainty           -0.091    48.342    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.593    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.593    
                         arrival time                         -20.100    
  -------------------------------------------------------------------
                         slack                                 27.493    

Slack (MET) :             27.563ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.535ns  (logic 5.120ns (44.389%)  route 6.415ns (55.612%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=3, routed)           1.004    14.963    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X54Y68         LUT4 (Prop_lut4_I3_O)        0.124    15.087 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.087    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.463 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.463    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.786 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          4.246    20.031    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.388    48.434    
                         clock uncertainty           -0.091    48.342    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    47.594    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.594    
                         arrival time                         -20.031    
  -------------------------------------------------------------------
                         slack                                 27.563    

Slack (MET) :             27.692ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.411ns  (logic 4.999ns (43.810%)  route 6.412ns (56.190%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[17]
                         net (fo=3, routed)           1.178    15.136    VGA_Controller_inst/pixelCount0_n_88
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.124    15.260 r  VGA_Controller_inst/plusOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.260    VGA_Controller_inst/plusOp__0_carry__0_i_6_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.838 r  VGA_Controller_inst/plusOp__0_carry__0/O[2]
                         net (fo=32, routed)          4.069    19.907    imageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.388    48.434    
                         clock uncertainty           -0.091    48.342    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    47.599    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.599    
                         arrival time                         -19.907    
  -------------------------------------------------------------------
                         slack                                 27.692    

Slack (MET) :             27.700ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.402ns  (logic 5.064ns (44.414%)  route 6.338ns (55.586%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 48.050 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           0.785    14.744    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.868    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.511 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          4.388    19.898    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.493    48.050    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_10/CLKBWRCLK
                         clock pessimism              0.388    48.439    
                         clock uncertainty           -0.091    48.347    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.598    imageBuffer_inst/framebuffer_reg_0_10
  -------------------------------------------------------------------
                         required time                         47.598    
                         arrival time                         -19.898    
  -------------------------------------------------------------------
                         slack                                 27.700    

Slack (MET) :             27.739ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.368ns  (logic 4.999ns (43.974%)  route 6.369ns (56.026%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=3, routed)           0.785    14.744    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.124    14.868 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    14.868    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.446 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          4.419    19.865    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.603    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.603    
                         arrival time                         -19.865    
  -------------------------------------------------------------------
                         slack                                 27.739    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.265ns  (logic 5.064ns (44.952%)  route 6.201ns (55.048%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[17]
                         net (fo=3, routed)           1.178    15.136    VGA_Controller_inst/pixelCount0_n_88
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.124    15.260 r  VGA_Controller_inst/plusOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    15.260    VGA_Controller_inst/plusOp__0_carry__0_i_6_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.903 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          3.859    19.762    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.597    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.597    
                         arrival time                         -19.762    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.905ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        11.197ns  (logic 5.120ns (45.729%)  route 6.077ns (54.272%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.497ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.551     8.497    VGA_Controller_inst/CLK
    SLICE_X51Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.456     8.953 r  VGA_Controller_inst/verticalCount1_reg[9]/Q
                         net (fo=5, routed)           1.165    10.117    VGA_Controller_inst/verticalCount1_reg[9]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.958 r  VGA_Controller_inst/pixelCount0/P[15]
                         net (fo=3, routed)           1.004    14.963    VGA_Controller_inst/pixelCount0_n_90
    SLICE_X54Y68         LUT4 (Prop_lut4_I3_O)        0.124    15.087 r  VGA_Controller_inst/plusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000    15.087    VGA_Controller_inst/plusOp__0_carry_i_4_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.463 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.463    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.786 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          3.908    19.693    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.388    48.438    
                         clock uncertainty           -0.091    48.346    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    47.598    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.598    
                         arrival time                         -19.693    
  -------------------------------------------------------------------
                         slack                                 27.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount2_reg[8]/Q
                         net (fo=2, routed)           0.068     2.763    VGA_Controller_inst/verticalCount2[8]
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[8]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.078     2.632    VGA_Controller_inst/verticalCount3_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount2_reg[7]/Q
                         net (fo=2, routed)           0.068     2.763    VGA_Controller_inst/verticalCount2[7]
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[7]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.076     2.630    VGA_Controller_inst/verticalCount3_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount2_reg[5]/Q
                         net (fo=2, routed)           0.068     2.763    VGA_Controller_inst/verticalCount2[5]
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.075     2.629    VGA_Controller_inst/verticalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount2_reg[9]/Q
                         net (fo=2, routed)           0.071     2.766    VGA_Controller_inst/verticalCount2[9]
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X48Y68         FDCE (Hold_fdce_C_D)         0.076     2.630    VGA_Controller_inst/verticalCount3_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount2_reg[6]/Q
                         net (fo=2, routed)           0.068     2.763    VGA_Controller_inst/verticalCount2[6]
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X49Y68         FDCE (Hold_fdce_C_D)         0.071     2.625    VGA_Controller_inst/verticalCount3_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.559     2.556    VGA_Controller_inst/CLK
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDCE (Prop_fdce_C_Q)         0.141     2.697 r  VGA_Controller_inst/verticalCount1_reg[2]/Q
                         net (fo=7, routed)           0.089     2.786    VGA_Controller_inst/verticalCount1_reg[2]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.831 r  VGA_Controller_inst/verticalCount1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.831    VGA_Controller_inst/p_0_in__1[4]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C
                         clock pessimism             -0.818     2.569    
    SLICE_X52Y66         FDCE (Hold_fdce_C_D)         0.121     2.690    VGA_Controller_inst/verticalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount2_reg[1]/Q
                         net (fo=1, routed)           0.117     2.811    VGA_Controller_inst/verticalCount2[1]
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X48Y68         FDCE (Hold_fdce_C_D)         0.072     2.626    VGA_Controller_inst/verticalCount3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.650%)  route 0.131ns (44.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.560     2.557    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     2.721 r  VGA_Controller_inst/horizontalCount1_reg[0]/Q
                         net (fo=8, routed)           0.131     2.851    VGA_Controller_inst/horizontalCount1_reg[0]
    SLICE_X48Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X48Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[0]/C
                         clock pessimism             -0.796     2.591    
    SLICE_X48Y65         FDCE (Hold_fdce_C_D)         0.066     2.657    VGA_Controller_inst/horizontalCount2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X50Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDCE (Prop_fdce_C_Q)         0.164     2.718 r  VGA_Controller_inst/verticalCount2_reg[2]/Q
                         net (fo=1, routed)           0.110     2.828    VGA_Controller_inst/verticalCount2[2]
    SLICE_X50Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.825     3.384    VGA_Controller_inst/CLK
    SLICE_X50Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/C
                         clock pessimism             -0.831     2.554    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.063     2.617    VGA_Controller_inst/verticalCount3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.559     2.556    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDCE (Prop_fdce_C_Q)         0.148     2.704 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.088     2.792    VGA_Controller_inst/verticalCount1_reg[7]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.098     2.890 r  VGA_Controller_inst/verticalCount1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.890    VGA_Controller_inst/p_0_in__1[8]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism             -0.831     2.556    
    SLICE_X52Y66         FDCE (Hold_fdce_C_D)         0.121     2.677    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      imageBuffer_inst/framebuffer_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     imageBuffer_inst/framebuffer_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      imageBuffer_inst/framebuffer_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     imageBuffer_inst/framebuffer_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     imageBuffer_inst/framebuffer_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     imageBuffer_inst/framebuffer_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9      imageBuffer_inst/framebuffer_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     imageBuffer_inst/framebuffer_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     imageBuffer_inst/framebuffer_reg_0_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     imageBuffer_inst/framebuffer_reg_0_17/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_1
  To Clock:  clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            2  Failing Endpoints,  Worst Slack       -0.902ns,  Total Violation       -0.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.902ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.792ns  (logic 9.792ns (47.094%)  route 11.000ns (52.906%))
  Logic Levels:           22  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.308 f  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.582    26.890    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.306    27.196 f  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.196    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    27.410 f  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.410    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X56Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    27.498 f  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.507    28.005    CPU_Core_inst/CU/D[197]
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.319    28.324 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.543    28.867    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X53Y135        LUT6 (Prop_lut6_I2_O)        0.124    28.991 f  CPU_Core_inst/CU/flagsReg[3]_i_6_comp/O
                         net (fo=1, routed)           0.351    29.343    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X52Y135        LUT6 (Prop_lut6_I2_O)        0.124    29.467 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp/O
                         net (fo=2, routed)           0.000    29.467    CPU_Core_inst/ALU_inst/D[78]
    SLICE_X52Y135        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y135        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.404    28.565    
                         clock uncertainty           -0.082    28.483    
    SLICE_X52Y135        FDCE (Setup_fdce_C_D)        0.081    28.564    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.564    
                         arrival time                         -29.467    
  -------------------------------------------------------------------
                         slack                                 -0.902    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.825ns  (logic 9.164ns (46.225%)  route 10.661ns (53.775%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.300 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.305    26.604    CPU_Core_inst/ALU_inst/data12[23]
    SLICE_X57Y135        LUT2 (Prop_lut2_I0_O)        0.307    26.911 r  CPU_Core_inst/ALU_inst/resultReg[23]_i_10/O
                         net (fo=1, routed)           0.457    27.369    CPU_Core_inst/CU/resultReg_reg[23]
    SLICE_X55Y136        LUT6 (Prop_lut6_I5_O)        0.124    27.493 r  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=1, routed)           0.330    27.823    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I1_O)        0.124    27.947 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.552    28.499    CPU_Core_inst/ALU_inst/D[50]
    SLICE_X52Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.404    28.565    
                         clock uncertainty           -0.082    28.483    
    SLICE_X52Y136        FDCE (Setup_fdce_C_D)       -0.045    28.438    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         28.438    
                         arrival time                         -28.499    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.571ns  (logic 9.049ns (46.237%)  route 10.522ns (53.763%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.243 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.243    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.462 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[0]
                         net (fo=1, routed)           0.578    27.040    CPU_Core_inst/ALU_inst/data12[28]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.295    27.335 r  CPU_Core_inst/ALU_inst/resultReg[28]_i_2/O
                         net (fo=1, routed)           0.424    27.759    CPU_Core_inst/CU/resultReg_reg[28]
    SLICE_X57Y135        LUT6 (Prop_lut6_I0_O)        0.124    27.883 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=3, routed)           0.362    28.245    CPU_Core_inst/ALU_inst/D[55]
    SLICE_X55Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism              0.404    28.566    
                         clock uncertainty           -0.082    28.484    
    SLICE_X55Y136        FDCE (Setup_fdce_C_D)       -0.067    28.417    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         28.417    
                         arrival time                         -28.245    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.372ns  (logic 9.225ns (47.620%)  route 10.147ns (52.380%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns = ( 28.159 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.308 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.582    26.890    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.306    27.196 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.196    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    27.410 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.410    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X56Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    27.498 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.548    28.046    CPU_Core_inst/ALU_inst/D[48]
    SLICE_X52Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605    28.159    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.404    28.563    
                         clock uncertainty           -0.082    28.481    
    SLICE_X52Y133        FDCE (Setup_fdce_C_D)       -0.223    28.258    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         28.258    
                         arrival time                         -28.046    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 8.958ns (45.862%)  route 10.575ns (54.138%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.224 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.439    26.662    CPU_Core_inst/ALU_inst/data12[22]
    SLICE_X55Y134        LUT2 (Prop_lut2_I0_O)        0.301    26.963 r  CPU_Core_inst/ALU_inst/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.427    27.391    CPU_Core_inst/CU/resultReg_reg[22]
    SLICE_X57Y135        LUT6 (Prop_lut6_I4_O)        0.124    27.515 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           0.692    28.207    CPU_Core_inst/ALU_inst/D[49]
    SLICE_X54Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.404    28.564    
                         clock uncertainty           -0.082    28.482    
    SLICE_X54Y133        FDCE (Setup_fdce_C_D)       -0.031    28.451    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         28.451    
                         arrival time                         -28.207    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.329ns  (logic 8.932ns (46.210%)  route 10.397ns (53.790%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.345 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.458    26.804    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X51Y136        LUT2 (Prop_lut2_I0_O)        0.295    27.099 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.428    27.526    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X53Y135        LUT6 (Prop_lut6_I4_O)        0.124    27.650 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.353    28.003    CPU_Core_inst/ALU_inst/D[51]
    SLICE_X52Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.404    28.565    
                         clock uncertainty           -0.082    28.483    
    SLICE_X52Y136        FDCE (Setup_fdce_C_D)       -0.031    28.452    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         28.452    
                         arrival time                         -28.003    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.317ns  (logic 8.958ns (46.375%)  route 10.359ns (53.625%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.365 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.633    26.998    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X54Y133        LUT2 (Prop_lut2_I0_O)        0.301    27.299 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.567    27.867    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X54Y133        LUT6 (Prop_lut6_I4_O)        0.124    27.991 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.000    27.991    CPU_Core_inst/ALU_inst/D[53]
    SLICE_X54Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.404    28.564    
                         clock uncertainty           -0.082    28.482    
    SLICE_X54Y133        FDCE (Setup_fdce_C_D)        0.081    28.563    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         28.563    
                         arrival time                         -27.991    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.195ns  (logic 9.075ns (47.277%)  route 10.120ns (52.723%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.243 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.243    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.482 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.466    26.948    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X52Y137        LUT2 (Prop_lut2_I0_O)        0.301    27.249 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=1, routed)           0.496    27.745    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X52Y137        LUT6 (Prop_lut6_I2_O)        0.124    27.869 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=3, routed)           0.000    27.869    CPU_Core_inst/ALU_inst/D[57]
    SLICE_X52Y137        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X52Y137        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.404    28.566    
                         clock uncertainty           -0.082    28.484    
    SLICE_X52Y137        FDCE (Setup_fdce_C_D)        0.077    28.561    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.561    
                         arrival time                         -27.869    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        18.856ns  (logic 8.857ns (46.972%)  route 9.999ns (53.028%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns = ( 28.159 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.030 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[2]
                         net (fo=1, routed)           0.570    26.599    CPU_Core_inst/CU/flagsReg[3]_i_10_0[1]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.301    26.900 r  CPU_Core_inst/CU/resultReg[18]_i_3/O
                         net (fo=1, routed)           0.000    26.900    CPU_Core_inst/CU/resultReg[18]_i_3_n_0
    SLICE_X53Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    27.117 r  CPU_Core_inst/CU/resultReg_reg[18]_i_1/O
                         net (fo=3, routed)           0.413    27.530    CPU_Core_inst/ALU_inst/D[45]
    SLICE_X53Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605    28.159    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X53Y133        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[18]/C
                         clock pessimism              0.404    28.563    
                         clock uncertainty           -0.082    28.481    
    SLICE_X53Y133        FDCE (Setup_fdce_C_D)       -0.256    28.225    CPU_Core_inst/ALU_inst/resultReg_reg[18]
  -------------------------------------------------------------------
                         required time                         28.225    
                         arrival time                         -27.530    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.030ns  (logic 9.033ns (47.467%)  route 9.997ns (52.533%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.243 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.243    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.558 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.294    26.852    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X55Y136        LUT6 (Prop_lut6_I5_O)        0.307    27.159 r  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.545    27.704    CPU_Core_inst/ALU_inst/D[58]
    SLICE_X55Y137        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X55Y137        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.404    28.567    
                         clock uncertainty           -0.082    28.485    
    SLICE_X55Y137        FDCE (Setup_fdce_C_D)       -0.081    28.404    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         28.404    
                         arrival time                         -27.704    
  -------------------------------------------------------------------
                         slack                                  0.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.875%)  route 0.247ns (60.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.629     2.623    memoryMapping_inst/CLK
    SLICE_X38Y124        FDCE                                         r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_fdce_C_Q)         0.164     2.787 r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/Q
                         net (fo=1, routed)           0.247     3.034    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]_0[0]
    SLICE_X34Y124        FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.900     3.456    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X34Y124        FDCE                                         r  memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]/C
                         clock pessimism             -0.571     2.885    
    SLICE_X34Y124        FDCE (Hold_fdce_C_D)         0.083     2.968    memoryMapping_inst/serialInterface_inst/readFromReceiveFIFO_regShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/debug_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.476%)  route 0.268ns (65.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.637     2.631    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X29Y117        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDCE (Prop_fdce_C_Q)         0.141     2.772 r  memoryMapping_inst/hardwareTimer2_inst/countReg_reg[0]/Q
                         net (fo=9, routed)           0.268     3.040    memoryMapping_inst/hardwareTimer2_inst/Q[0]
    SLICE_X36Y117        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.908     3.464    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X36Y117        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[0]/C
                         clock pessimism             -0.571     2.893    
    SLICE_X36Y117        FDCE (Hold_fdce_C_D)         0.066     2.959    memoryMapping_inst/hardwareTimer2_inst/debug_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.689%)  route 0.182ns (56.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X49Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  CPU_Core_inst/ALU_inst/resultReg_reg[9]/Q
                         net (fo=35, routed)          0.182     2.958    ram_inst/ADDRARDADDR[7]
    RAMB36_X1Y26         RAMB36E1                                     r  ram_inst/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.955     3.511    ram_inst/CLK
    RAMB36_X1Y26         RAMB36E1                                     r  ram_inst/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.820     2.691    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.874    ram_inst/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3_inst/countReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.534%)  route 0.292ns (67.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X33Y129        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y129        FDCE (Prop_fdce_C_Q)         0.141     2.769 r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[18]/Q
                         net (fo=6, routed)           0.292     3.062    memoryMapping_inst/hardwareTimer3_inst/Q[18]
    SLICE_X40Y132        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.908     3.464    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X40Y132        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[18]/C
                         clock pessimism             -0.571     2.893    
    SLICE_X40Y132        FDCE (Hold_fdce_C_D)         0.072     2.965    memoryMapping_inst/hardwareTimer3_inst/debug_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.638     2.632    memoryMapping_inst/CLK
    SLICE_X38Y113        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.164     2.796 r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[39]/Q
                         net (fo=4, routed)           0.248     3.045    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/D[7]
    SLICE_X29Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/CLK
    SLICE_X29Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[7]/C
                         clock pessimism             -0.571     2.898    
    SLICE_X29Y112        FDCE (Hold_fdce_C_D)         0.047     2.945    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.435%)  route 0.252ns (60.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.638     2.632    memoryMapping_inst/CLK
    SLICE_X38Y113        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDCE (Prop_fdce_C_Q)         0.164     2.796 r  memoryMapping_inst/IO_PinsDigitalDutyCycleReg_reg[33]/Q
                         net (fo=4, routed)           0.252     3.048    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/D[1]
    SLICE_X29Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/CLK
    SLICE_X29Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[1]/C
                         clock pessimism             -0.571     2.898    
    SLICE_X29Y112        FDCE (Hold_fdce_C_D)         0.046     2.944    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3PrescalerReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.688%)  route 0.290ns (67.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.631     2.625    memoryMapping_inst/CLK
    SLICE_X32Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer3PrescalerReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.141     2.766 r  memoryMapping_inst/hardwareTimer3PrescalerReg_reg[26]/Q
                         net (fo=4, routed)           0.290     3.056    memoryMapping_inst/hardwareTimer3_inst/D[60]
    SLICE_X39Y126        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.901     3.457    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X39Y126        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[92]/C
                         clock pessimism             -0.571     2.886    
    SLICE_X39Y126        FDCE (Hold_fdce_C_D)         0.066     2.952    memoryMapping_inst/hardwareTimer3_inst/debug_reg[92]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3PrescalerReg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.367%)  route 0.295ns (67.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.631     2.625    memoryMapping_inst/CLK
    SLICE_X31Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer3PrescalerReg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDCE (Prop_fdce_C_Q)         0.141     2.766 r  memoryMapping_inst/hardwareTimer3PrescalerReg_reg[17]/Q
                         net (fo=4, routed)           0.295     3.061    memoryMapping_inst/hardwareTimer3_inst/D[51]
    SLICE_X37Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.901     3.457    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X37Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[83]/C
                         clock pessimism             -0.571     2.886    
    SLICE_X37Y123        FDCE (Hold_fdce_C_D)         0.070     2.956    memoryMapping_inst/hardwareTimer3_inst/debug_reg[83]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_inst/ram_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.439%)  route 0.208ns (59.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X49Y126        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  CPU_Core_inst/ALU_inst/resultReg_reg[2]_rep__1/Q
                         net (fo=20, routed)          0.208     2.976    ram_inst/ADDRARDADDR[0]
    RAMB36_X1Y25         RAMB36E1                                     r  ram_inst/ram_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.950     3.506    ram_inst/CLK
    RAMB36_X1Y25         RAMB36E1                                     r  ram_inst/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.820     2.686    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.869    ram_inst/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3_inst/countReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X33Y131        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     2.771 r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[31]/Q
                         net (fo=6, routed)           0.300     3.072    memoryMapping_inst/hardwareTimer3_inst/Q[31]
    SLICE_X39Y131        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.907     3.463    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X39Y131        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[31]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X39Y131        FDCE (Hold_fdce_C_D)         0.072     2.964    memoryMapping_inst/hardwareTimer3_inst/debug_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8      imageBuffer_inst/framebuffer_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     imageBuffer_inst/framebuffer_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      imageBuffer_inst/framebuffer_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10     imageBuffer_inst/framebuffer_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y11     imageBuffer_inst/framebuffer_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y10     imageBuffer_inst/framebuffer_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      imageBuffer_inst/framebuffer_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y11     imageBuffer_inst/framebuffer_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     imageBuffer_inst/framebuffer_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     imageBuffer_inst/framebuffer_reg_0_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y135    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y135    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y131    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y131    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X57Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X55Y138    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y135    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y135    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y134    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y131    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y131    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.010%)  route 1.739ns (74.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X16Y137        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDCE (Prop_fdce_C_Q)         0.456     9.134 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           1.021    10.155    CPU_Core_inst/CU/softwareReset
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.124    10.279 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.718    10.997    p_0_in
    SLICE_X5Y136         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.677    15.018    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.198    
                         clock uncertainty           -0.180    15.018    
    SLICE_X5Y136         FDSE (Setup_fdse_C_S)       -0.429    14.589    reset_reg
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.186ns (21.159%)  route 0.693ns (78.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.643     2.637    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X16Y137        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y137        FDCE (Prop_fdce_C_Q)         0.141     2.778 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.386     3.164    CPU_Core_inst/CU/softwareReset
    SLICE_X8Y137         LUT3 (Prop_lut3_I2_O)        0.045     3.209 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.307     3.516    p_0_in
    SLICE_X5Y136         FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.071    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.827    
                         clock uncertainty            0.180     2.007    
    SLICE_X5Y136         FDSE (Hold_fdse_C_S)        -0.018     1.989    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  1.527    





---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.550ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.966ns  (logic 1.285ns (14.333%)  route 7.681ns (85.667%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    32.562 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          5.064    37.626    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    48.225    
                         clock uncertainty           -0.301    47.924    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.175    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.175    
                         arrival time                         -37.626    
  -------------------------------------------------------------------
                         slack                                  9.550    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.628ns  (logic 1.285ns (14.894%)  route 7.343ns (85.106%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    32.562 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          4.726    37.288    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.179    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.179    
                         arrival time                         -37.288    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.927ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.594ns  (logic 1.220ns (14.196%)  route 7.374ns (85.804%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.497 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          4.757    37.254    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    48.225    
                         clock uncertainty           -0.301    47.924    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.181    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.181    
                         arrival time                         -37.254    
  -------------------------------------------------------------------
                         slack                                  9.927    

Slack (MET) :             10.156ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.361ns  (logic 1.498ns (17.917%)  route 6.863ns (82.083%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.452 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    32.452    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.775 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          4.246    37.021    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    48.225    
                         clock uncertainty           -0.301    47.924    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    47.176    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.176    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                 10.156    

Slack (MET) :             10.211ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.304ns  (logic 1.490ns (17.943%)  route 6.814ns (82.057%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.452 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    32.452    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.767 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          4.197    36.964    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    48.225    
                         clock uncertainty           -0.301    47.924    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.175    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.175    
                         arrival time                         -36.964    
  -------------------------------------------------------------------
                         slack                                 10.211    

Slack (MET) :             10.231ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.290ns  (logic 1.285ns (15.501%)  route 7.005ns (84.499%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.050ns = ( 48.050 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    32.562 r  VGA_Controller_inst/plusOp__0_carry/O[3]
                         net (fo=32, routed)          4.388    36.950    imageBuffer_inst/ADDRBWRADDR[10]
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.493    48.050    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y9          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_10/CLKBWRCLK
                         clock pessimism              0.180    48.230    
                         clock uncertainty           -0.301    47.929    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    47.180    imageBuffer_inst/framebuffer_reg_0_10
  -------------------------------------------------------------------
                         required time                         47.180    
                         arrival time                         -36.950    
  -------------------------------------------------------------------
                         slack                                 10.231    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.256ns  (logic 1.220ns (14.777%)  route 7.036ns (85.223%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.497 r  VGA_Controller_inst/plusOp__0_carry/O[2]
                         net (fo=32, routed)          4.419    36.916    imageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    47.185    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -36.916    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.421ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.100ns  (logic 1.414ns (17.457%)  route 6.686ns (82.543%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.045ns = ( 48.045 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.452 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    32.452    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.691 r  VGA_Controller_inst/plusOp__0_carry__0/O[2]
                         net (fo=32, routed)          4.069    36.760    imageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.488    48.045    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y7          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_9/CLKBWRCLK
                         clock pessimism              0.180    48.225    
                         clock uncertainty           -0.301    47.924    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    47.181    imageBuffer_inst/framebuffer_reg_0_9
  -------------------------------------------------------------------
                         required time                         47.181    
                         arrival time                         -36.760    
  -------------------------------------------------------------------
                         slack                                 10.421    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        8.023ns  (logic 1.498ns (18.672%)  route 6.525ns (81.328%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.452 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    32.452    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.775 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          3.908    36.683    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    47.180    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.180    
                         arrival time                         -36.683    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.553ns  (required time - arrival time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (VGA_clk rise@40.000ns - sysClk rise@20.000ns)
  Data Path Delay:        7.966ns  (logic 1.490ns (18.705%)  route 6.476ns (81.295%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.049ns = ( 48.049 - 40.000 ) 
    Source Clock Delay      (SCD):    8.660ns = ( 28.660 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    23.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    25.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    25.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661    26.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.718    28.660    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.518    29.178 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          2.617    31.795    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT4 (Prop_lut4_I0_O)        0.124    31.919 r  VGA_Controller_inst/plusOp__0_carry_i_6/O
                         net (fo=1, routed)           0.000    31.919    VGA_Controller_inst/plusOp__0_carry_i_6_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.452 r  VGA_Controller_inst/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    32.452    VGA_Controller_inst/plusOp__0_carry_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.767 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          3.859    36.626    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.492    48.049    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X0Y8          RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_8/CLKBWRCLK
                         clock pessimism              0.180    48.229    
                         clock uncertainty           -0.301    47.928    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.749    47.179    imageBuffer_inst/framebuffer_reg_0_8
  -------------------------------------------------------------------
                         required time                         47.179    
                         arrival time                         -36.626    
  -------------------------------------------------------------------
                         slack                                 10.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.273ns (18.934%)  route 1.169ns (81.066%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 f  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.933     3.723    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT3 (Prop_lut3_I0_O)        0.045     3.768 r  VGA_Controller_inst/plusOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.768    VGA_Controller_inst/plusOp__0_carry__0_i_4_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.832 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          0.236     4.068    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X2Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.870     3.429    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.244     3.185    
                         clock uncertainty            0.301     3.486    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.117     3.603    imageBuffer_inst/framebuffer_reg_0_5
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           4.068    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.279ns (19.196%)  route 1.174ns (80.804%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.907     3.697    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045     3.742 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.742    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.812 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          0.268     4.080    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.865     3.424    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.244     3.180    
                         clock uncertainty            0.301     3.481    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     3.604    imageBuffer_inst/framebuffer_reg_0_31
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_19/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.279ns (19.028%)  route 1.187ns (80.972%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.907     3.697    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045     3.742 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.742    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.812 r  VGA_Controller_inst/plusOp__0_carry/O[0]
                         net (fo=32, routed)          0.281     4.092    imageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X1Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_19/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.869     3.428    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_19/CLKBWRCLK
                         clock pessimism             -0.244     3.184    
                         clock uncertainty            0.301     3.485    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.123     3.608    imageBuffer_inst/framebuffer_reg_0_19
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_19/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.273ns (18.393%)  route 1.211ns (81.607%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 f  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.933     3.723    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT3 (Prop_lut3_I0_O)        0.045     3.768 r  VGA_Controller_inst/plusOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.768    VGA_Controller_inst/plusOp__0_carry__0_i_4_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.832 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          0.278     4.110    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X1Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_19/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.869     3.428    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_19/CLKBWRCLK
                         clock pessimism             -0.244     3.184    
                         clock uncertainty            0.301     3.485    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.117     3.602    imageBuffer_inst/framebuffer_reg_0_19
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.314ns (20.688%)  route 1.204ns (79.312%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.907     3.697    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y68         LUT3 (Prop_lut3_I2_O)        0.045     3.742 r  VGA_Controller_inst/plusOp__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.742    VGA_Controller_inst/plusOp__0_carry_i_7_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     3.847 r  VGA_Controller_inst/plusOp__0_carry/O[1]
                         net (fo=32, routed)          0.297     4.144    imageBuffer_inst/ADDRBWRADDR[8]
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.865     3.424    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.244     3.180    
                         clock uncertainty            0.301     3.481    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.120     3.601    imageBuffer_inst/framebuffer_reg_0_31
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_19/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.275ns (18.027%)  route 1.251ns (81.973%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.428ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.972     3.762    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.045     3.807 r  VGA_Controller_inst/plusOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.807    VGA_Controller_inst/plusOp__0_carry__0_i_6_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.873 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          0.279     4.152    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X1Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_19/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.869     3.428    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X1Y13         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_19/CLKBWRCLK
                         clock pessimism             -0.244     3.184    
                         clock uncertainty            0.301     3.485    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.120     3.605    imageBuffer_inst/framebuffer_reg_0_19
  -------------------------------------------------------------------
                         required time                         -3.605    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.273ns (17.637%)  route 1.275ns (82.363%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 f  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.933     3.723    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT3 (Prop_lut3_I0_O)        0.045     3.768 r  VGA_Controller_inst/plusOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.768    VGA_Controller_inst/plusOp__0_carry__0_i_4_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.832 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          0.342     4.174    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X2Y12         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.875     3.434    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y12         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_7/CLKBWRCLK
                         clock pessimism             -0.244     3.190    
                         clock uncertainty            0.301     3.491    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.117     3.608    imageBuffer_inst/framebuffer_reg_0_7
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.279ns (18.039%)  route 1.268ns (81.961%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.972     3.762    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.045     3.807 r  VGA_Controller_inst/plusOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.807    VGA_Controller_inst/plusOp__0_carry__0_i_7_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.877 r  VGA_Controller_inst/plusOp__0_carry__0/O[0]
                         net (fo=32, routed)          0.296     4.173    imageBuffer_inst/ADDRBWRADDR[11]
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.865     3.424    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.244     3.180    
                         clock uncertainty            0.301     3.481    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.123     3.604    imageBuffer_inst/framebuffer_reg_0_31
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.275ns (17.793%)  route 1.271ns (82.207%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 r  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.972     3.762    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.045     3.807 r  VGA_Controller_inst/plusOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.807    VGA_Controller_inst/plusOp__0_carry__0_i_6_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.873 r  VGA_Controller_inst/plusOp__0_carry__0/O[1]
                         net (fo=32, routed)          0.299     4.172    imageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.865     3.424    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.244     3.180    
                         clock uncertainty            0.301     3.481    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.120     3.601    imageBuffer_inst/framebuffer_reg_0_31
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 imageBuffer_inst/currentBufferReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.273ns (17.637%)  route 1.275ns (82.363%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    imageBuffer_inst/CLK
    SLICE_X52Y124        FDCE                                         r  imageBuffer_inst/currentBufferReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDCE (Prop_fdce_C_Q)         0.164     2.790 f  imageBuffer_inst/currentBufferReg_reg/Q
                         net (fo=13, routed)          0.933     3.723    VGA_Controller_inst/currentBufferReg
    SLICE_X54Y69         LUT3 (Prop_lut3_I0_O)        0.045     3.768 r  VGA_Controller_inst/plusOp__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.768    VGA_Controller_inst/plusOp__0_carry__0_i_4_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     3.832 r  VGA_Controller_inst/plusOp__0_carry__0/O[3]
                         net (fo=32, routed)          0.342     4.174    imageBuffer_inst/ADDRBWRADDR[14]
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.865     3.424    imageBuffer_inst/framebuffer_reg_0_31_1
    RAMB36_X2Y14         RAMB36E1                                     r  imageBuffer_inst/framebuffer_reg_0_31/CLKBWRCLK
                         clock pessimism             -0.244     3.180    
                         clock uncertainty            0.301     3.481    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.117     3.598    imageBuffer_inst/framebuffer_reg_0_31
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.739ns  (logic 0.604ns (6.202%)  route 9.135ns (93.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.713    24.992    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y113        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.992    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.739ns  (logic 0.604ns (6.202%)  route 9.135ns (93.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.713    24.992    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y113        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.992    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.739ns  (logic 0.604ns (6.202%)  route 9.135ns (93.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.713    24.992    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y113        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.992    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.739ns  (logic 0.604ns (6.202%)  route 9.135ns (93.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.713    24.992    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y113        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y113        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[3]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.992    
  -------------------------------------------------------------------
                         slack                                  2.799    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.600ns  (logic 0.604ns (6.292%)  route 8.996ns (93.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.574    24.852    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y114        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[4]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.852    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.600ns  (logic 0.604ns (6.292%)  route 8.996ns (93.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.574    24.852    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y114        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[5]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.852    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.600ns  (logic 0.604ns (6.292%)  route 8.996ns (93.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.574    24.852    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[6]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y114        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[6]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.852    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/countCyclesRegister_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.600ns  (logic 0.604ns (6.292%)  route 8.996ns (93.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          6.422    22.130    internalClockGenerator_inst/countCyclesRegister_reg[0]
    SLICE_X10Y137        LUT3 (Prop_lut3_I2_O)        0.148    22.278 r  internalClockGenerator_inst/countCyclesRegister[0]_i_1/O
                         net (fo=32, routed)          2.574    24.852    memoryMapping_inst/clockController_inst/countCyclesRegister
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    memoryMapping_inst/clockController_inst/CLK
    SLICE_X10Y114        FDCE                                         r  memoryMapping_inst/clockController_inst/countCyclesRegister_reg[7]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.180    28.163    
    SLICE_X10Y114        FDCE (Setup_fdce_C_CE)      -0.373    27.790    memoryMapping_inst/clockController_inst/countCyclesRegister_reg[7]
  -------------------------------------------------------------------
                         required time                         27.790    
                         arrival time                         -24.852    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[13]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.702ns  (logic 0.903ns (9.307%)  route 8.799ns (90.693%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          4.935    20.643    CPU_Core_inst/CU/reset_reg
    SLICE_X25Y134        LUT5 (Prop_lut5_I4_O)        0.120    20.763 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.046    21.809    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X27Y135        LUT5 (Prop_lut5_I1_O)        0.327    22.136 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=69, routed)          2.818    24.954    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X56Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X56Y134        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]_rep/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.180    28.160    
    SLICE_X56Y134        FDCE (Setup_fdce_C_CE)      -0.169    27.991    CPU_Core_inst/ALU_inst/resultReg_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         27.991    
                         arrival time                         -24.954    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[10]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.656ns  (logic 0.903ns (9.352%)  route 8.753ns (90.648%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.150ns = ( 28.150 - 20.000 ) 
    Source Clock Delay      (SCD):    5.252ns = ( 15.252 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.731    15.252    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.456    15.708 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          4.935    20.643    CPU_Core_inst/CU/reset_reg
    SLICE_X25Y134        LUT5 (Prop_lut5_I4_O)        0.120    20.763 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.046    21.809    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X27Y135        LUT5 (Prop_lut5_I1_O)        0.327    22.136 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=69, routed)          2.772    24.908    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X54Y125        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.596    28.150    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X54Y125        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]_rep__0/C
                         clock pessimism              0.180    28.329    
                         clock uncertainty           -0.180    28.149    
    SLICE_X54Y125        FDCE (Setup_fdce_C_CE)      -0.169    27.980    CPU_Core_inst/ALU_inst/resultReg_reg[10]_rep__0
  -------------------------------------------------------------------
                         required time                         27.980    
                         arrival time                         -24.908    
  -------------------------------------------------------------------
                         slack                                  3.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.186ns (8.668%)  route 1.960ns (91.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 f  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.960     3.624    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y134        LUT6 (Prop_lut6_I0_O)        0.045     3.669 r  CPU_Core_inst/ALU_inst/instructionReg[19]_i_1/O
                         net (fo=1, routed)           0.000     3.669    CPU_Core_inst/CU/instructionReg_reg[31]_0[16]
    SLICE_X24Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X24Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X24Y134        FDCE (Hold_fdce_C_D)         0.091     3.495    CPU_Core_inst/CU/instructionReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.186ns (8.210%)  route 2.079ns (91.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.079     3.743    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y132        LUT6 (Prop_lut6_I1_O)        0.045     3.788 r  CPU_Core_inst/ALU_inst/instructionReg[24]_i_1/O
                         net (fo=1, routed)           0.000     3.788    CPU_Core_inst/CU/instructionReg_reg[31]_0[21]
    SLICE_X24Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X24Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X24Y132        FDCE (Hold_fdce_C_D)         0.092     3.494    CPU_Core_inst/CU/instructionReg_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.290ns (12.169%)  route 2.093ns (87.831%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          0.915     2.578    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y115        LUT3 (Prop_lut3_I0_O)        0.042     2.620 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.178     3.799    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I1_O)        0.107     3.906 r  CPU_Core_inst/ALU_inst/instructionReg[26]_i_1/O
                         net (fo=1, routed)           0.000     3.906    CPU_Core_inst/CU/instructionReg_reg[31]_0[23]
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.180     3.405    
    SLICE_X16Y134        FDCE (Hold_fdce_C_D)         0.091     3.496    CPU_Core_inst/CU/instructionReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.290ns (11.864%)  route 2.154ns (88.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          0.915     2.578    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y115        LUT3 (Prop_lut3_I0_O)        0.042     2.620 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.240     3.860    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X16Y134        LUT6 (Prop_lut6_I0_O)        0.107     3.967 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_1/O
                         net (fo=1, routed)           0.000     3.967    CPU_Core_inst/CU/instructionReg_reg[31]_0[25]
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X16Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.180     3.405    
    SLICE_X16Y134        FDCE (Hold_fdce_C_D)         0.092     3.497    CPU_Core_inst/CU/instructionReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.186ns (7.483%)  route 2.300ns (92.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.300     3.963    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X19Y134        LUT6 (Prop_lut6_I4_O)        0.045     4.008 r  CPU_Core_inst/ALU_inst/instructionReg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.008    CPU_Core_inst/CU/instructionReg_reg[31]_0[4]
    SLICE_X19Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X19Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[4]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.180     3.405    
    SLICE_X19Y134        FDCE (Hold_fdce_C_D)         0.091     3.496    CPU_Core_inst/CU/instructionReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.186ns (7.439%)  route 2.314ns (92.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.314     3.978    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X18Y134        LUT6 (Prop_lut6_I4_O)        0.045     4.023 r  CPU_Core_inst/ALU_inst/instructionReg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.023    CPU_Core_inst/CU/instructionReg_reg[31]_0[5]
    SLICE_X18Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X18Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[5]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.180     3.405    
    SLICE_X18Y134        FDCE (Hold_fdce_C_D)         0.091     3.496    CPU_Core_inst/CU/instructionReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.335ns (13.367%)  route 2.171ns (86.633%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          0.915     2.578    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y115        LUT3 (Prop_lut3_I0_O)        0.042     2.620 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.088     3.708    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I0_O)        0.107     3.815 f  CPU_Core_inst/ALU_inst/instructionReg[21]_i_3/O
                         net (fo=1, routed)           0.169     3.984    CPU_Core_inst/ALU_inst/instructionReg[21]_i_3_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I1_O)        0.045     4.029 r  CPU_Core_inst/ALU_inst/instructionReg[21]_i_1/O
                         net (fo=1, routed)           0.000     4.029    CPU_Core_inst/CU/instructionReg_reg[31]_0[18]
    SLICE_X16Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X16Y132        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[21]/C
                         clock pessimism             -0.244     3.223    
                         clock uncertainty            0.180     3.403    
    SLICE_X16Y132        FDCE (Hold_fdce_C_D)         0.091     3.494    CPU_Core_inst/CU/instructionReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           4.029    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.186ns (7.370%)  route 2.338ns (92.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.338     4.001    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X20Y133        LUT6 (Prop_lut6_I4_O)        0.045     4.046 r  CPU_Core_inst/ALU_inst/instructionReg[25]_i_1/O
                         net (fo=1, routed)           0.000     4.046    CPU_Core_inst/CU/instructionReg_reg[31]_0[22]
    SLICE_X20Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X20Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X20Y133        FDCE (Hold_fdce_C_D)         0.092     3.496    CPU_Core_inst/CU/instructionReg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           4.046    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.186ns (7.340%)  route 2.348ns (92.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.348     4.012    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X20Y133        LUT6 (Prop_lut6_I3_O)        0.045     4.057 r  CPU_Core_inst/ALU_inst/instructionReg[10]_i_1/O
                         net (fo=1, routed)           0.000     4.057    CPU_Core_inst/CU/instructionReg_reg[31]_0[10]
    SLICE_X20Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X20Y133        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X20Y133        FDCE (Hold_fdce_C_D)         0.091     3.495    CPU_Core_inst/CU/instructionReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.186ns (7.261%)  route 2.376ns (92.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.376     4.039    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X19Y134        LUT6 (Prop_lut6_I3_O)        0.045     4.084 r  CPU_Core_inst/ALU_inst/instructionReg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.084    CPU_Core_inst/CU/instructionReg_reg[31]_0[6]
    SLICE_X19Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X19Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[6]/C
                         clock pessimism             -0.244     3.225    
                         clock uncertainty            0.180     3.405    
    SLICE_X19Y134        FDCE (Hold_fdce_C_D)         0.092     3.497    CPU_Core_inst/CU/instructionReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  0.587    





---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        9.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.720ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 1.214ns (12.482%)  route 8.512ns (87.518%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.697    18.218    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.301    28.044    
    SLICE_X29Y145        FDCE (Setup_fdce_C_D)       -0.105    27.939    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]
  -------------------------------------------------------------------
                         required time                         27.939    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                                  9.720    

Slack (MET) :             10.299ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 1.214ns (13.217%)  route 7.971ns (86.783%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.156    17.678    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X28Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X28Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.301    28.044    
    SLICE_X28Y144        FDCE (Setup_fdce_C_D)       -0.067    27.977    CPU_Core_inst/RegisterFile_inst/registers_reg[11][0]
  -------------------------------------------------------------------
                         required time                         27.977    
                         arrival time                         -17.678    
  -------------------------------------------------------------------
                         slack                                 10.299    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 1.214ns (13.353%)  route 7.877ns (86.647%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          1.063    17.584    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.301    28.044    
    SLICE_X29Y144        FDCE (Setup_fdce_C_D)       -0.081    27.963    CPU_Core_inst/RegisterFile_inst/registers_reg[12][0]
  -------------------------------------------------------------------
                         required time                         27.963    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/CU/CPSR_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 1.338ns (14.662%)  route 7.788ns (85.338%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns = ( 28.164 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.393    16.695    CPU_Core_inst/ALU_inst/ram_reg_0
    SLICE_X19Y136        LUT6 (Prop_lut6_I2_O)        0.124    16.819 r  CPU_Core_inst/ALU_inst/CPSR_Reg[0]_i_2/O
                         net (fo=1, routed)           0.676    17.494    CPU_Core_inst/CU/CPSR_Reg_reg[0]_1
    SLICE_X14Y136        LUT5 (Prop_lut5_I4_O)        0.124    17.618 r  CPU_Core_inst/CU/CPSR_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.618    CPU_Core_inst/CU/CPSR_Reg[0]_i_1_n_0
    SLICE_X14Y136        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610    28.164    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X14Y136        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[0]/C
                         clock pessimism              0.180    28.343    
                         clock uncertainty           -0.301    28.043    
    SLICE_X14Y136        FDCE (Setup_fdce_C_D)        0.077    28.120    CPU_Core_inst/CU/CPSR_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         28.120    
                         arrival time                         -17.618    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.576ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 1.214ns (13.572%)  route 7.731ns (86.428%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.916    17.438    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X30Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.301    28.042    
    SLICE_X30Y143        FDCE (Setup_fdce_C_D)       -0.028    28.014    CPU_Core_inst/RegisterFile_inst/registers_reg[14][0]
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -17.438    
  -------------------------------------------------------------------
                         slack                                 10.576    

Slack (MET) :             10.712ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 1.214ns (13.839%)  route 7.558ns (86.161%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.743    17.265    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X26Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X26Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.301    28.044    
    SLICE_X26Y142        FDCE (Setup_fdce_C_D)       -0.067    27.977    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]
  -------------------------------------------------------------------
                         required time                         27.977    
                         arrival time                         -17.265    
  -------------------------------------------------------------------
                         slack                                 10.712    

Slack (MET) :             10.722ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 1.214ns (13.855%)  route 7.548ns (86.145%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 28.165 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.734    17.255    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.611    28.165    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]/C
                         clock pessimism              0.180    28.344    
                         clock uncertainty           -0.301    28.044    
    SLICE_X29Y143        FDCE (Setup_fdce_C_D)       -0.067    27.977    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]
  -------------------------------------------------------------------
                         required time                         27.977    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 10.722    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 1.214ns (13.923%)  route 7.505ns (86.077%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.166ns = ( 28.166 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.691    17.212    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X25Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.612    28.166    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X25Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/C
                         clock pessimism              0.180    28.345    
                         clock uncertainty           -0.301    28.045    
    SLICE_X25Y144        FDCE (Setup_fdce_C_D)       -0.095    27.950    CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]
  -------------------------------------------------------------------
                         required time                         27.950    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.769ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 1.214ns (13.920%)  route 7.508ns (86.080%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.693    17.214    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.301    28.042    
    SLICE_X29Y140        FDCE (Setup_fdce_C_D)       -0.058    27.984    CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]
  -------------------------------------------------------------------
                         required time                         27.984    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                 10.769    

Slack (MET) :             10.833ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 1.214ns (14.038%)  route 7.434ns (85.962%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.096    16.397    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.124    16.521 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.619    17.141    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X33Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X33Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.301    28.041    
    SLICE_X33Y142        FDCE (Setup_fdce_C_D)       -0.067    27.974    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]
  -------------------------------------------------------------------
                         required time                         27.974    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                 10.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.361ns (14.743%)  route 2.088ns (85.257%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.547     4.957    CPU_Core_inst/ALU_inst/ram_reg_0
    SLICE_X30Y144        LUT5 (Prop_lut5_I0_O)        0.045     5.002 r  CPU_Core_inst/ALU_inst/registers[13][0]_i_1/O
                         net (fo=1, routed)           0.000     5.002    CPU_Core_inst/RegisterFile_inst/registers_reg[13][31]_1[0]
    SLICE_X30Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.916     3.472    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.301     3.529    
    SLICE_X30Y144        FDCE (Hold_fdce_C_D)         0.121     3.650    CPU_Core_inst/RegisterFile_inst/registers_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           5.002    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.361ns (12.357%)  route 2.560ns (87.643%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           1.019     5.430    CPU_Core_inst/ALU_inst/ram_reg_0
    SLICE_X14Y134        LUT6 (Prop_lut6_I0_O)        0.045     5.475 r  CPU_Core_inst/ALU_inst/instructionReg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.475    CPU_Core_inst/CU/instructionReg_reg[31]_0[0]
    SLICE_X14Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X14Y134        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[0]/C
                         clock pessimism             -0.244     3.226    
                         clock uncertainty            0.301     3.527    
    SLICE_X14Y134        FDCE (Hold_fdce_C_D)         0.121     3.648    CPU_Core_inst/CU/instructionReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           5.475    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.361ns (12.247%)  route 2.587ns (87.753%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.197     5.501    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X26Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X26Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X26Y140        FDCE (Hold_fdce_C_D)         0.070     3.600    CPU_Core_inst/RegisterFile_inst/registers_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           5.501    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.361ns (12.184%)  route 2.602ns (87.816%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.212     5.517    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X24Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X24Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X24Y140        FDCE (Hold_fdce_C_D)         0.072     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.517    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.960ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.361ns (12.000%)  route 2.647ns (88.000%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.258     5.562    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X25Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X25Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X25Y142        FDCE (Hold_fdce_C_D)         0.072     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.562    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.970ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.361ns (11.963%)  route 2.657ns (88.037%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.267     5.571    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X23Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.919     3.475    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X23Y144        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]/C
                         clock pessimism             -0.244     3.231    
                         clock uncertainty            0.301     3.532    
    SLICE_X23Y144        FDCE (Hold_fdce_C_D)         0.070     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.980ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.361ns (11.924%)  route 2.667ns (88.076%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.277     5.581    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X27Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X27Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.301     3.530    
    SLICE_X27Y142        FDCE (Hold_fdce_C_D)         0.072     3.602    CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -3.602    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.980ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.361ns (11.932%)  route 2.664ns (88.068%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.275     5.579    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X28Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.916     3.472    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X28Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.301     3.529    
    SLICE_X28Y142        FDCE (Hold_fdce_C_D)         0.070     3.599    CPU_Core_inst/RegisterFile_inst/registers_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.983ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.361ns (11.926%)  route 2.666ns (88.074%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.276     5.581    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X33Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.915     3.471    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X33Y142        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.301     3.528    
    SLICE_X33Y142        FDCE (Hold_fdce_C_D)         0.070     3.598    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.598    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.361ns (11.845%)  route 2.687ns (88.155%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.849     5.260    CPU_Core_inst/busManagement_inst/D[1]
    SLICE_X24Y141        LUT3 (Prop_lut3_I0_O)        0.045     5.305 r  CPU_Core_inst/busManagement_inst/registers[0][0]_i_1/O
                         net (fo=15, routed)          0.297     5.601    CPU_Core_inst/RegisterFile_inst/registers_reg[15][31]_0[0]
    SLICE_X29Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.916     3.472    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y140        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.301     3.529    
    SLICE_X29Y140        FDCE (Hold_fdce_C_D)         0.072     3.601    CPU_Core_inst/RegisterFile_inst/registers_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           5.601    
  -------------------------------------------------------------------
                         slack                                  2.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/pixelReg_reg/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.159ns  (logic 0.456ns (3.750%)  route 11.703ns (96.250%))
  Logic Levels:           0  
  Clock Path Skew:        2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 47.987 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.703    47.484    VGA_Controller_inst/AR[0]
    SLICE_X48Y69         FDCE                                         f  VGA_Controller_inst/pixelReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.430    47.987    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C
                         clock pessimism              0.180    48.167    
                         clock uncertainty           -0.190    47.977    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    47.572    VGA_Controller_inst/pixelReg_reg
  -------------------------------------------------------------------
                         required time                         47.572    
                         arrival time                         -47.484    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.198ns  (logic 0.456ns (3.738%)  route 11.742ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 47.992 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.742    47.522    VGA_Controller_inst/AR[0]
    SLICE_X50Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435    47.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C
                         clock pessimism              0.180    48.172    
                         clock uncertainty           -0.190    47.982    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.361    47.621    VGA_Controller_inst/horizontalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         47.621    
                         arrival time                         -47.522    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[2]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.200ns  (logic 0.456ns (3.738%)  route 11.744ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 47.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.744    47.525    VGA_Controller_inst/AR[0]
    SLICE_X50Y68         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.432    47.989    VGA_Controller_inst/CLK
    SLICE_X50Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[2]/C
                         clock pessimism              0.180    48.169    
                         clock uncertainty           -0.190    47.979    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.319    47.660    VGA_Controller_inst/verticalCount2_reg[2]
  -------------------------------------------------------------------
                         required time                         47.660    
                         arrival time                         -47.525    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[4]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.200ns  (logic 0.456ns (3.738%)  route 11.744ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 47.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.744    47.525    VGA_Controller_inst/AR[0]
    SLICE_X50Y68         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.432    47.989    VGA_Controller_inst/CLK
    SLICE_X50Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[4]/C
                         clock pessimism              0.180    48.169    
                         clock uncertainty           -0.190    47.979    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.319    47.660    VGA_Controller_inst/verticalCount2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.660    
                         arrival time                         -47.525    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[2]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.200ns  (logic 0.456ns (3.738%)  route 11.744ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 47.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.744    47.525    VGA_Controller_inst/AR[0]
    SLICE_X50Y68         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.432    47.989    VGA_Controller_inst/CLK
    SLICE_X50Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/C
                         clock pessimism              0.180    48.169    
                         clock uncertainty           -0.190    47.979    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.319    47.660    VGA_Controller_inst/verticalCount3_reg[2]
  -------------------------------------------------------------------
                         required time                         47.660    
                         arrival time                         -47.525    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.198ns  (logic 0.456ns (3.738%)  route 11.742ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 47.992 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.742    47.522    VGA_Controller_inst/AR[0]
    SLICE_X50Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435    47.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C
                         clock pessimism              0.180    48.172    
                         clock uncertainty           -0.190    47.982    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.663    VGA_Controller_inst/horizontalCount1_reg[5]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                         -47.522    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.198ns  (logic 0.456ns (3.738%)  route 11.742ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 47.992 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.742    47.522    VGA_Controller_inst/AR[0]
    SLICE_X50Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435    47.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C
                         clock pessimism              0.180    48.172    
                         clock uncertainty           -0.190    47.982    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.663    VGA_Controller_inst/horizontalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                         -47.522    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.198ns  (logic 0.456ns (3.738%)  route 11.742ns (96.262%))
  Logic Levels:           0  
  Clock Path Skew:        2.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 47.992 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.742    47.522    VGA_Controller_inst/AR[0]
    SLICE_X50Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435    47.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C
                         clock pessimism              0.180    48.172    
                         clock uncertainty           -0.190    47.982    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.663    VGA_Controller_inst/horizontalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         47.663    
                         arrival time                         -47.522    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.336ns  (logic 0.456ns (8.546%)  route 4.880ns (91.454%))
  Logic Levels:           0  
  Clock Path Skew:        2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 47.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        4.880    40.660    VGA_Controller_inst/AR[0]
    SLICE_X50Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.431    47.988    VGA_Controller_inst/CLK
    SLICE_X50Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[7]/C
                         clock pessimism              0.180    48.168    
                         clock uncertainty           -0.190    47.978    
    SLICE_X50Y69         FDCE (Recov_fdce_C_CLR)     -0.319    47.659    VGA_Controller_inst/horizontalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                         -40.660    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.336ns  (logic 0.456ns (8.546%)  route 4.880ns (91.454%))
  Logic Levels:           0  
  Clock Path Skew:        2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 47.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 35.324 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    35.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    35.780 f  reset_reg/Q
                         net (fo=4115, routed)        4.880    40.660    VGA_Controller_inst/AR[0]
    SLICE_X50Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.431    47.988    VGA_Controller_inst/CLK
    SLICE_X50Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[8]/C
                         clock pessimism              0.180    48.168    
                         clock uncertainty           -0.190    47.978    
    SLICE_X50Y69         FDCE (Recov_fdce_C_CLR)     -0.319    47.659    VGA_Controller_inst/horizontalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                         -40.660    
  -------------------------------------------------------------------
                         slack                                  6.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.341%)  route 1.780ns (92.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.780     3.474    VGA_Controller_inst/AR[0]
    SLICE_X52Y66         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C
                         clock pessimism             -0.244     3.142    
                         clock uncertainty            0.190     3.332    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     3.265    VGA_Controller_inst/verticalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.341%)  route 1.780ns (92.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.780     3.474    VGA_Controller_inst/AR[0]
    SLICE_X52Y66         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C
                         clock pessimism             -0.244     3.142    
                         clock uncertainty            0.190     3.332    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     3.265    VGA_Controller_inst/verticalCount1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.341%)  route 1.780ns (92.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.780     3.474    VGA_Controller_inst/AR[0]
    SLICE_X52Y66         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C
                         clock pessimism             -0.244     3.142    
                         clock uncertainty            0.190     3.332    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     3.265    VGA_Controller_inst/verticalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.341%)  route 1.780ns (92.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.780     3.474    VGA_Controller_inst/AR[0]
    SLICE_X52Y66         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
                         clock pessimism             -0.244     3.142    
                         clock uncertainty            0.190     3.332    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     3.265    VGA_Controller_inst/verticalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.341%)  route 1.780ns (92.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.780     3.474    VGA_Controller_inst/AR[0]
    SLICE_X52Y66         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism             -0.244     3.142    
                         clock uncertainty            0.190     3.332    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     3.265    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.141ns (7.380%)  route 1.770ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.770     3.464    VGA_Controller_inst/AR[0]
    SLICE_X49Y68         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/verticalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[6]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.141ns (7.380%)  route 1.770ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.770     3.464    VGA_Controller_inst/AR[0]
    SLICE_X49Y68         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/verticalCount2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.141ns (7.380%)  route 1.770ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.770     3.464    VGA_Controller_inst/AR[0]
    SLICE_X49Y68         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[7]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/verticalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.141ns (7.380%)  route 1.770ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.770     3.464    VGA_Controller_inst/AR[0]
    SLICE_X49Y68         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[8]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/verticalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.141ns (7.380%)  route 1.770ns (92.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.770     3.464    VGA_Controller_inst/AR[0]
    SLICE_X49Y68         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/verticalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.464    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[13]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.338ns  (logic 0.456ns (3.696%)  route 11.882ns (96.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.882    27.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X18Y117        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X18Y117        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[13]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X18Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.663    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[14]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.338ns  (logic 0.456ns (3.696%)  route 11.882ns (96.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.882    27.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X18Y117        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X18Y117        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[14]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X18Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[14]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.663    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[15]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.338ns  (logic 0.456ns (3.696%)  route 11.882ns (96.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.882    27.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X18Y117        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X18Y117        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[15]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X18Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.663    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[16]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.338ns  (logic 0.456ns (3.696%)  route 11.882ns (96.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.882    27.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X18Y117        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X18Y117        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[16]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X18Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[16]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.663    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.334ns  (logic 0.456ns (3.697%)  route 11.878ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.878    27.658    memoryMapping_inst/AR[0]
    SLICE_X19Y117        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/CLK
    SLICE_X19Y117        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X19Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[18]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.658    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[20]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.334ns  (logic 0.456ns (3.697%)  route 11.878ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.878    27.658    memoryMapping_inst/AR[0]
    SLICE_X19Y117        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/CLK
    SLICE_X19Y117        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[20]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X19Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[20]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.658    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.334ns  (logic 0.456ns (3.697%)  route 11.878ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.878    27.658    memoryMapping_inst/AR[0]
    SLICE_X19Y117        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/CLK
    SLICE_X19Y117        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X19Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[21]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.658    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[25]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.334ns  (logic 0.456ns (3.697%)  route 11.878ns (96.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.160ns = ( 28.160 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.878    27.658    memoryMapping_inst/AR[0]
    SLICE_X19Y117        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.606    28.160    memoryMapping_inst/CLK
    SLICE_X19Y117        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[25]/C
                         clock pessimism              0.180    28.339    
                         clock uncertainty           -0.180    28.159    
    SLICE_X19Y117        FDCE (Recov_fdce_C_CLR)     -0.405    27.754    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[25]
  -------------------------------------------------------------------
                         required time                         27.754    
                         arrival time                         -27.658    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayControlReg_reg[4]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.327ns  (logic 0.456ns (3.699%)  route 11.871ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        3.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.871    27.651    memoryMapping_inst/AR[0]
    SLICE_X26Y111        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.609    28.163    memoryMapping_inst/CLK
    SLICE_X26Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[4]/C
                         clock pessimism              0.180    28.342    
                         clock uncertainty           -0.180    28.162    
    SLICE_X26Y111        FDCE (Recov_fdce_C_CLR)     -0.405    27.757    memoryMapping_inst/SevenSegmentDisplayControlReg_reg[4]
  -------------------------------------------------------------------
                         required time                         27.757    
                         arrival time                         -27.651    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddCount_reg[3]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.320ns  (logic 0.456ns (3.701%)  route 11.864ns (96.299%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns = ( 28.162 - 20.000 ) 
    Source Clock Delay      (SCD):    5.324ns = ( 15.324 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.803    15.324    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.456    15.780 f  reset_reg/Q
                         net (fo=4115, routed)       11.864    27.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/AR[0]
    SLICE_X22Y113        FDCE                                         f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608    28.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X22Y113        FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddCount_reg[3]/C
                         clock pessimism              0.180    28.341    
                         clock uncertainty           -0.180    28.161    
    SLICE_X22Y113        FDCE (Recov_fdce_C_CLR)     -0.405    27.756    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddCount_reg[3]
  -------------------------------------------------------------------
                         required time                         27.756    
                         arrival time                         -27.644    
  -------------------------------------------------------------------
                         slack                                  0.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[959]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.141ns (7.423%)  route 1.759ns (92.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.759     3.453    memoryMapping_inst/AR[0]
    SLICE_X38Y128        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[959]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.904     3.460    memoryMapping_inst/CLK
    SLICE_X38Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[959]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     3.329    memoryMapping_inst/debugSignalsReg_reg[959]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[961]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.141ns (7.423%)  route 1.759ns (92.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.759     3.453    memoryMapping_inst/AR[0]
    SLICE_X38Y128        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[961]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.904     3.460    memoryMapping_inst/CLK
    SLICE_X38Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[961]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     3.329    memoryMapping_inst/debugSignalsReg_reg[961]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[3]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.141ns (7.423%)  route 1.759ns (92.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.759     3.453    memoryMapping_inst/hardwareTimer3_inst/AR[0]
    SLICE_X38Y128        FDCE                                         f  memoryMapping_inst/hardwareTimer3_inst/debug_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.904     3.460    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X38Y128        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[3]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     3.329    memoryMapping_inst/hardwareTimer3_inst/debug_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[5]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.141ns (7.423%)  route 1.759ns (92.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.759     3.453    memoryMapping_inst/hardwareTimer3_inst/AR[0]
    SLICE_X38Y128        FDCE                                         f  memoryMapping_inst/hardwareTimer3_inst/debug_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.904     3.460    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X38Y128        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[5]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X38Y128        FDCE (Remov_fdce_C_CLR)     -0.067     3.329    memoryMapping_inst/hardwareTimer3_inst/debug_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IVT_reg[4][1]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.141ns (7.469%)  route 1.747ns (92.531%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.747     3.441    memoryMapping_inst/AR[0]
    SLICE_X45Y126        FDCE                                         f  memoryMapping_inst/IVT_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.902     3.458    memoryMapping_inst/CLK
    SLICE_X45Y126        FDCE                                         r  memoryMapping_inst/IVT_reg[4][1]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X45Y126        FDCE (Remov_fdce_C_CLR)     -0.092     3.302    memoryMapping_inst/IVT_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IPR_reg[0][2]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.141ns (7.452%)  route 1.751ns (92.548%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.751     3.446    memoryMapping_inst/AR[0]
    SLICE_X44Y126        FDCE                                         f  memoryMapping_inst/IPR_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.902     3.458    memoryMapping_inst/CLK
    SLICE_X44Y126        FDCE                                         r  memoryMapping_inst/IPR_reg[0][2]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X44Y126        FDCE (Remov_fdce_C_CLR)     -0.092     3.302    memoryMapping_inst/IPR_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IPR_reg[1][0]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.141ns (7.452%)  route 1.751ns (92.548%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.751     3.446    memoryMapping_inst/AR[0]
    SLICE_X44Y126        FDCE                                         f  memoryMapping_inst/IPR_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.902     3.458    memoryMapping_inst/CLK
    SLICE_X44Y126        FDCE                                         r  memoryMapping_inst/IPR_reg[1][0]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X44Y126        FDCE (Remov_fdce_C_CLR)     -0.092     3.302    memoryMapping_inst/IPR_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IPR_reg[2][0]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.141ns (7.452%)  route 1.751ns (92.548%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.751     3.446    memoryMapping_inst/AR[0]
    SLICE_X44Y126        FDCE                                         f  memoryMapping_inst/IPR_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.902     3.458    memoryMapping_inst/CLK
    SLICE_X44Y126        FDCE                                         r  memoryMapping_inst/IPR_reg[2][0]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X44Y126        FDCE (Remov_fdce_C_CLR)     -0.092     3.302    memoryMapping_inst/IPR_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IPR_reg[2][1]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.141ns (7.452%)  route 1.751ns (92.548%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.751     3.446    memoryMapping_inst/AR[0]
    SLICE_X44Y126        FDCE                                         f  memoryMapping_inst/IPR_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.902     3.458    memoryMapping_inst/CLK
    SLICE_X44Y126        FDCE                                         r  memoryMapping_inst/IPR_reg[2][1]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X44Y126        FDCE (Remov_fdce_C_CLR)     -0.092     3.302    memoryMapping_inst/IPR_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/IPR_reg[2][2]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.141ns (7.452%)  route 1.751ns (92.548%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.670     1.554    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDSE (Prop_fdse_C_Q)         0.141     1.695 f  reset_reg/Q
                         net (fo=4115, routed)        1.751     3.446    memoryMapping_inst/AR[0]
    SLICE_X44Y126        FDCE                                         f  memoryMapping_inst/IPR_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.902     3.458    memoryMapping_inst/CLK
    SLICE_X44Y126        FDCE                                         r  memoryMapping_inst/IPR_reg[2][2]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X44Y126        FDCE (Remov_fdce_C_CLR)     -0.092     3.302    memoryMapping_inst/IPR_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -3.302    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.144    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  sysClk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.026ns  (logic 1.090ns (13.580%)  route 6.936ns (86.420%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.167ns
    Source Clock Delay      (SCD):    8.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.377    12.138    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    12.262 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           1.915    14.178    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.302 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           2.217    16.519    memoryMapping_inst/D[80]
    SLICE_X11Y139        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.613     8.167    memoryMapping_inst/CLK
    SLICE_X11Y139        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.761ns  (logic 0.316ns (11.443%)  route 2.445ns (88.557%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.315ns
    Phase Error              (PE):    0.139ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.128     2.682 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.103     2.785    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.098     2.883 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.618     3.500    CPU_Core_inst/ALU_inst/V_Sync_OBUF
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.045     3.545 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2/O
                         net (fo=1, routed)           0.820     4.366    CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I4_O)        0.045     4.411 r  CPU_Core_inst/ALU_inst/debugSignalsReg[92]_i_1/O
                         net (fo=5, routed)           0.904     5.315    memoryMapping_inst/D[80]
    SLICE_X11Y139        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.919     3.475    memoryMapping_inst/CLK
    SLICE_X11Y139        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[92]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  sysClk

Max Delay          1286 Endpoints
Min Delay          1286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[831]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.328ns  (logic 9.792ns (45.912%)  route 11.536ns (54.088%))
  Logic Levels:           22  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.308 f  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.582    26.890    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.306    27.196 f  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.196    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    27.410 f  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.410    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X56Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    27.498 f  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.507    28.005    CPU_Core_inst/CU/D[197]
    SLICE_X53Y134        LUT6 (Prop_lut6_I0_O)        0.319    28.324 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.543    28.867    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X53Y135        LUT6 (Prop_lut6_I2_O)        0.124    28.991 f  CPU_Core_inst/CU/flagsReg[3]_i_6_comp/O
                         net (fo=1, routed)           0.351    29.343    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X52Y135        LUT6 (Prop_lut6_I2_O)        0.124    29.467 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp/O
                         net (fo=2, routed)           0.536    30.002    memoryMapping_inst/D[818]
    SLICE_X52Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[831]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.600     8.154    memoryMapping_inst/CLK
    SLICE_X52Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[831]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[793]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.192ns  (logic 9.164ns (45.384%)  route 11.028ns (54.616%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.243 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.243    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.566 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[1]
                         net (fo=1, routed)           0.428    26.994    CPU_Core_inst/ALU_inst/data12[29]
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.306    27.300 r  CPU_Core_inst/ALU_inst/resultReg[29]_i_2/O
                         net (fo=1, routed)           0.320    27.621    CPU_Core_inst/CU/resultReg_reg[29]
    SLICE_X55Y137        LUT6 (Prop_lut6_I0_O)        0.124    27.745 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           1.122    28.866    memoryMapping_inst/D[781]
    SLICE_X55Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[793]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.602     8.156    memoryMapping_inst/CLK
    SLICE_X55Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[793]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[787]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.184ns  (logic 9.164ns (45.402%)  route 11.020ns (54.598%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.300 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.305    26.604    CPU_Core_inst/ALU_inst/data12[23]
    SLICE_X57Y135        LUT2 (Prop_lut2_I0_O)        0.307    26.911 r  CPU_Core_inst/ALU_inst/resultReg[23]_i_10/O
                         net (fo=1, routed)           0.457    27.369    CPU_Core_inst/CU/resultReg_reg[23]
    SLICE_X55Y136        LUT6 (Prop_lut6_I5_O)        0.124    27.493 r  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=1, routed)           0.330    27.823    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X52Y136        LUT6 (Prop_lut6_I1_O)        0.124    27.947 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=3, routed)           0.912    28.858    memoryMapping_inst/D[775]
    SLICE_X54Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[787]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.603     8.157    memoryMapping_inst/CLK
    SLICE_X54Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[787]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[794]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.049ns  (logic 9.075ns (45.264%)  route 10.974ns (54.736%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.243 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.243    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.482 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.466    26.948    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X52Y137        LUT2 (Prop_lut2_I0_O)        0.301    27.249 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=1, routed)           0.496    27.745    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X52Y137        LUT6 (Prop_lut6_I2_O)        0.124    27.869 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=3, routed)           0.854    28.723    memoryMapping_inst/D[782]
    SLICE_X54Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.602     8.156    memoryMapping_inst/CLK
    SLICE_X54Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[792]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.994ns  (logic 9.049ns (45.259%)  route 10.945ns (54.741%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.243 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.243    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.462 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[0]
                         net (fo=1, routed)           0.578    27.040    CPU_Core_inst/ALU_inst/data12[28]
    SLICE_X55Y136        LUT2 (Prop_lut2_I0_O)        0.295    27.335 r  CPU_Core_inst/ALU_inst/resultReg[28]_i_2/O
                         net (fo=1, routed)           0.424    27.759    CPU_Core_inst/CU/resultReg_reg[28]
    SLICE_X57Y135        LUT6 (Prop_lut6_I0_O)        0.124    27.883 r  CPU_Core_inst/CU/resultReg[28]_i_1/O
                         net (fo=3, routed)           0.785    28.668    memoryMapping_inst/D[780]
    SLICE_X55Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[792]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    memoryMapping_inst/CLK
    SLICE_X55Y134        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[792]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[788]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.760ns  (logic 8.932ns (45.202%)  route 10.828ns (54.798%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.345 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.458    26.804    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X51Y136        LUT2 (Prop_lut2_I0_O)        0.295    27.099 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.428    27.526    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X53Y135        LUT6 (Prop_lut6_I4_O)        0.124    27.650 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.784    28.434    memoryMapping_inst/D[776]
    SLICE_X54Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[788]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.603     8.157    memoryMapping_inst/CLK
    SLICE_X54Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[788]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[786]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.682ns  (logic 8.958ns (45.515%)  route 10.724ns (54.485%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.224 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.439    26.662    CPU_Core_inst/ALU_inst/data12[22]
    SLICE_X55Y134        LUT2 (Prop_lut2_I0_O)        0.301    26.963 r  CPU_Core_inst/ALU_inst/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.427    27.391    CPU_Core_inst/CU/resultReg_reg[22]
    SLICE_X57Y135        LUT6 (Prop_lut6_I4_O)        0.124    27.515 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           0.841    28.356    memoryMapping_inst/D[774]
    SLICE_X54Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[786]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    memoryMapping_inst/CLK
    SLICE_X54Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[786]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[785]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.675ns  (logic 9.225ns (46.887%)  route 10.450ns (53.113%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.985 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.985    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.308 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.582    26.890    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.306    27.196 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.196    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X56Y133        MUXF7 (Prop_muxf7_I1_O)      0.214    27.410 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    27.410    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X56Y133        MUXF8 (Prop_muxf8_I1_O)      0.088    27.498 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.851    28.349    memoryMapping_inst/D[773]
    SLICE_X55Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[785]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    memoryMapping_inst/CLK
    SLICE_X55Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[785]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[790]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.647ns  (logic 8.958ns (45.594%)  route 10.689ns (54.406%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           0.783    25.469    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X54Y135        LUT2 (Prop_lut2_I0_O)        0.124    25.593 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    25.593    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.126 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.126    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.365 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.633    26.998    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X54Y133        LUT2 (Prop_lut2_I0_O)        0.301    27.299 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.567    27.867    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X54Y133        LUT6 (Prop_lut6_I4_O)        0.124    27.991 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.331    28.321    memoryMapping_inst/D[778]
    SLICE_X54Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[790]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    memoryMapping_inst/CLK
    SLICE_X54Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[790]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[783]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.645ns  (logic 8.835ns (44.972%)  route 10.810ns (55.028%))
  Logic Levels:           17  (CARRY4=1 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.732     8.674    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X29Y136        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDRE (Prop_fdre_C_Q)         0.456     9.130 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.647     9.777    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X29Y136        LUT4 (Prop_lut4_I0_O)        0.124     9.901 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11/O
                         net (fo=1, routed)           0.611    10.512    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_11_n_0
    SLICE_X30Y136        LUT5 (Prop_lut5_I4_O)        0.124    10.636 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_7/O
                         net (fo=3, routed)           0.512    11.148    CPU_Core_inst/CU/debugSignalsReg_reg[82]_0
    SLICE_X31Y136        LUT6 (Prop_lut6_I2_O)        0.124    11.272 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.617    11.890    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X32Y137        LUT5 (Prop_lut5_I1_O)        0.124    12.014 r  CPU_Core_inst/CU/debugSignalsReg[82]_i_1/O
                         net (fo=161, routed)         1.031    13.045    CPU_Core_inst/RegisterFile_inst/p_1_out__1[0]
    SLICE_X38Y143        LUT6 (Prop_lut6_I4_O)        0.124    13.169 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5/O
                         net (fo=1, routed)           0.000    13.169    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[165]_i_5_n_0
    SLICE_X38Y143        MUXF7 (Prop_muxf7_I1_O)      0.214    13.383 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[165]_i_2/O
                         net (fo=3, routed)           0.803    14.186    CPU_Core_inst/CU/debugSignalsReg_reg[165]_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.297    14.483 r  CPU_Core_inst/CU/debugSignalsReg[165]_i_1/O
                         net (fo=9, routed)           0.833    15.315    CPU_Core_inst/CU/D[89]
    SLICE_X43Y143        LUT5 (Prop_lut5_I4_O)        0.124    15.439 r  CPU_Core_inst/CU/p_1_out__0_i_193/O
                         net (fo=7, routed)           0.957    16.397    CPU_Core_inst/CU/p_1_out__0_i_193_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I1_O)        0.124    16.521 r  CPU_Core_inst/CU/p_1_out__0_i_206/O
                         net (fo=2, routed)           0.458    16.979    CPU_Core_inst/CU/p_1_out__0_i_206_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I4_O)        0.124    17.103 r  CPU_Core_inst/CU/p_1_out__0_i_107/O
                         net (fo=1, routed)           1.011    18.113    CPU_Core_inst/CU/p_1_out__0_i_107_n_0
    SLICE_X49Y140        LUT6 (Prop_lut6_I3_O)        0.124    18.237 r  CPU_Core_inst/CU/p_1_out__0_i_39/O
                         net (fo=21, routed)          0.893    19.130    CPU_Core_inst/ALU_inst/D[66]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036    23.166 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.168    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X1Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.686 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.642    25.328    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X54Y134        LUT2 (Prop_lut2_I0_O)        0.124    25.452 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_11/O
                         net (fo=1, routed)           0.000    25.452    CPU_Core_inst/ALU_inst/resultReg[17]_i_11_n_0
    SLICE_X54Y134        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.095 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[3]
                         net (fo=1, routed)           0.567    26.661    CPU_Core_inst/ALU_inst/data12[19]
    SLICE_X51Y134        LUT2 (Prop_lut2_I0_O)        0.307    26.968 r  CPU_Core_inst/ALU_inst/resultReg[19]_i_4/O
                         net (fo=1, routed)           0.403    27.371    CPU_Core_inst/CU/resultReg_reg[19]
    SLICE_X51Y136        LUT6 (Prop_lut6_I4_O)        0.124    27.495 r  CPU_Core_inst/CU/resultReg[19]_i_1/O
                         net (fo=3, routed)           0.825    28.319    memoryMapping_inst/D[771]
    SLICE_X53Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[783]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.602     8.156    memoryMapping_inst/CLK
    SLICE_X53Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[783]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1044]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.630     2.624    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X35Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDCE (Prop_fdce_C_Q)         0.128     2.752 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[88]/Q
                         net (fo=1, routed)           0.053     2.806    memoryMapping_inst/hardwareTimer3Debug[88]
    SLICE_X35Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1044]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.901     3.457    memoryMapping_inst/CLK
    SLICE_X35Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1044]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1129]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X13Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[9]/Q
                         net (fo=1, routed)           0.052     2.808    memoryMapping_inst/hardwareTimer1Debug[9]
    SLICE_X13Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/CLK
    SLICE_X13Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1129]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/debug_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1213]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X9Y123         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[27]/Q
                         net (fo=1, routed)           0.053     2.810    memoryMapping_inst/debug[27]
    SLICE_X9Y123         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1213]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.906     3.462    memoryMapping_inst/CLK
    SLICE_X9Y123         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1213]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1120]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X13Y123        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[0]/Q
                         net (fo=1, routed)           0.054     2.811    memoryMapping_inst/hardwareTimer1Debug[0]
    SLICE_X13Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/CLK
    SLICE_X13Y123        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1120]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1183]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X25Y122        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y122        FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[63]/Q
                         net (fo=1, routed)           0.054     2.811    memoryMapping_inst/hardwareTimer1Debug[63]
    SLICE_X25Y122        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1183]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.905     3.461    memoryMapping_inst/CLK
    SLICE_X25Y122        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1183]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1025]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.635     2.629    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X31Y119        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDCE (Prop_fdce_C_Q)         0.128     2.757 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[69]/Q
                         net (fo=1, routed)           0.054     2.812    memoryMapping_inst/hardwareTimer3Debug[69]
    SLICE_X31Y119        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1025]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.906     3.462    memoryMapping_inst/CLK
    SLICE_X31Y119        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1025]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[985]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X43Y131        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDCE (Prop_fdce_C_Q)         0.128     2.758 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[29]/Q
                         net (fo=1, routed)           0.053     2.812    memoryMapping_inst/hardwareTimer3Debug[29]
    SLICE_X43Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X43Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[985]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer2_inst/debug_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1089]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.636     2.630    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X19Y127        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y127        FDCE (Prop_fdce_C_Q)         0.128     2.758 r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[35]/Q
                         net (fo=1, routed)           0.054     2.813    memoryMapping_inst/hardwareTimer2Debug[35]
    SLICE_X19Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.906     3.462    memoryMapping_inst/CLK
    SLICE_X19Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1089]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1174]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.637     2.631    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X13Y129        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDCE (Prop_fdce_C_Q)         0.128     2.759 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[54]/Q
                         net (fo=1, routed)           0.053     2.813    memoryMapping_inst/hardwareTimer1Debug[54]
    SLICE_X13Y129        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1174]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.909     3.465    memoryMapping_inst/CLK
    SLICE_X13Y129        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1174]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1017]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.638     2.632    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X47Y133        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDCE (Prop_fdce_C_Q)         0.128     2.760 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[61]/Q
                         net (fo=1, routed)           0.054     2.815    memoryMapping_inst/hardwareTimer3Debug[61]
    SLICE_X47Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1017]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.910     3.466    memoryMapping_inst/CLK
    SLICE_X47Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1017]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.209ns  (logic 4.344ns (38.758%)  route 6.865ns (61.242%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.001    16.200    VGA_Red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.702 r  VGA_Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.702    VGA_Red[3]
    N19                                                               r  VGA_Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.062ns  (logic 4.337ns (39.208%)  route 6.725ns (60.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.860    16.060    VGA_Red_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.555 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.555    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.936ns  (logic 4.361ns (39.877%)  route 6.575ns (60.123%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.711    15.910    VGA_Red_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.428 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.428    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.770ns  (logic 4.345ns (40.345%)  route 6.425ns (59.655%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.561    15.760    VGA_Red_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.263 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.263    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.642ns  (logic 4.367ns (41.034%)  route 6.275ns (58.966%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.411    15.610    VGA_Red_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.134 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.134    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.345ns (41.375%)  route 6.157ns (58.625%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.578    10.638    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.762 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=2, routed)           4.730    15.492    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    18.995 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    18.995    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 4.363ns (41.598%)  route 6.125ns (58.401%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.261    15.460    VGA_Red_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.981 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.981    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 4.366ns (42.219%)  route 5.975ns (57.781%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.111    15.310    VGA_Red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.834 r  VGA_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.834    VGA_Red[2]
    J19                                                               r  VGA_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.193ns  (logic 4.371ns (42.883%)  route 5.822ns (57.117%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.958    15.157    VGA_Red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.686 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.686    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.019ns  (logic 4.347ns (43.390%)  route 5.672ns (56.610%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.547     8.493    VGA_Controller_inst/CLK
    SLICE_X49Y68         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDCE (Prop_fdce_C_Q)         0.419     8.912 f  VGA_Controller_inst/verticalCount3_reg[5]/Q
                         net (fo=1, routed)           0.849     9.760    VGA_Controller_inst/verticalCount3_reg_n_0_[5]
    SLICE_X49Y68         LUT4 (Prop_lut4_I2_O)        0.299    10.059 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.016    11.075    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.199 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.808    15.007    VGA_Red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.512 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.512    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.417ns (54.270%)  route 1.194ns (45.730%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.062     3.931    VGA_Red_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.162 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.162    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.406ns (51.908%)  route 1.303ns (48.092%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.171     4.040    VGA_Red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.260 r  VGA_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.260    VGA_Red[1]
    H19                                                               r  VGA_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.411ns (50.808%)  route 1.366ns (49.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.234     4.103    VGA_Red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.327 r  VGA_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.327    VGA_Red[0]
    G19                                                               r  VGA_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.393ns (49.360%)  route 1.429ns (50.640%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.297     4.165    VGA_Red_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.372 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.372    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.384ns (48.113%)  route 1.492ns (51.887%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.133     2.825    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I2_O)        0.045     2.870 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.359     4.229    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     5.427 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.427    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.416ns (48.699%)  route 1.492ns (51.301%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.360     4.228    VGA_Red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.458 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.458    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.411ns (47.474%)  route 1.561ns (52.526%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.429     4.298    VGA_Red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.523 r  VGA_Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.523    VGA_Red[2]
    J19                                                               r  VGA_Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.032ns  (logic 1.408ns (46.437%)  route 1.624ns (53.563%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.492     4.361    VGA_Red_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     5.582 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.582    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.412ns (45.560%)  route 1.687ns (54.440%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.555     4.424    VGA_Red_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     5.649 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.649    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.391ns (44.281%)  route 1.750ns (55.719%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X44Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141     2.692 f  VGA_Controller_inst/horizontalCount3_reg[9]/Q
                         net (fo=2, routed)           0.132     2.824    VGA_Controller_inst/horizontalCount3_reg_n_0_[9]
    SLICE_X44Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.869 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.618     4.486    VGA_Red_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.691 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.691    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574    10.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.183 f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.197    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    10.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.036ns  (logic 7.178ns (28.670%)  route 17.858ns (71.330%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5 MUXF7=3 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.806     8.748    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X3Y138         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.456     9.204 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          0.774     9.978    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X2Y138         LUT3 (Prop_lut3_I1_O)        0.124    10.102 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_132/O
                         net (fo=1, routed)           0.000    10.102    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_132_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.352 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_99/O[2]
                         net (fo=2, routed)           1.206    11.558    memoryMapping_inst/serialInterface_inst/PCOUT[2]
    SLICE_X4Y138         LUT2 (Prop_lut2_I1_O)        0.301    11.859 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_125/O
                         net (fo=1, routed)           0.000    11.859    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_125_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.107 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_88/O[2]
                         net (fo=163, routed)         8.841    20.948    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_88_n_5
    SLICE_X32Y145        MUXF7 (Prop_muxf7_S_O)       0.454    21.402 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_336/O
                         net (fo=1, routed)           0.000    21.402    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_336_n_0
    SLICE_X32Y145        MUXF8 (Prop_muxf8_I1_O)      0.094    21.496 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_200/O
                         net (fo=1, routed)           1.418    22.914    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_200_n_0
    SLICE_X24Y138        LUT6 (Prop_lut6_I5_O)        0.316    23.230 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_140/O
                         net (fo=1, routed)           0.000    23.230    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_140_n_0
    SLICE_X24Y138        MUXF7 (Prop_muxf7_I0_O)      0.238    23.468 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000    23.468    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_110_n_0
    SLICE_X24Y138        MUXF8 (Prop_muxf8_I0_O)      0.104    23.572 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_50/O
                         net (fo=1, routed)           1.080    24.651    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_50_n_0
    SLICE_X11Y140        LUT6 (Prop_lut6_I1_O)        0.316    24.967 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.000    24.967    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25_n_0
    SLICE_X11Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    25.179 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.843    26.022    memoryMapping_inst/serialInterface_inst/tx0
    SLICE_X5Y139         LUT6 (Prop_lut6_I5_O)        0.299    26.321 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.151    26.472    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4_n_0
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124    26.596 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.848    27.444    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I0_O)        0.124    27.568 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.698    30.266    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    33.784 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    33.784    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.533ns  (logic 5.313ns (28.669%)  route 13.219ns (71.331%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          1.846    10.980    memoryMapping_inst/Q[28]
    SLICE_X20Y115        LUT2 (Prop_lut2_I1_O)        0.152    11.132 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.625    12.757    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X18Y114        LUT6 (Prop_lut6_I2_O)        0.326    13.083 r  memoryMapping_inst/g0_b0__1_i_7/O
                         net (fo=1, routed)           0.817    13.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.991    15.015    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X21Y112        LUT5 (Prop_lut5_I1_O)        0.152    15.167 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1/O
                         net (fo=1, routed)           0.661    15.828    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1_n_0
    SLICE_X20Y112        LUT5 (Prop_lut5_I2_O)        0.326    16.154 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.710    16.864    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7_n_0
    SLICE_X26Y112        LUT6 (Prop_lut6_I0_O)        0.124    16.988 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.743    17.732    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X23Y112        LUT6 (Prop_lut6_I0_O)        0.124    17.856 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.826    23.681    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    27.211 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    27.211    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.106ns  (logic 5.905ns (32.613%)  route 12.201ns (67.387%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.477    10.611    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[34]
    SLICE_X19Y114        LUT1 (Prop_lut1_I0_O)        0.124    10.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6/O
                         net (fo=1, routed)           0.000    10.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.621 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.933    12.555    memoryMapping_inst/plusOp[9]
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.299    12.854 f  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.814    13.668    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.792 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.171    14.963    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X20Y112        LUT5 (Prop_lut5_I1_O)        0.124    15.087 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.575    15.661    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X25Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.785 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.407    16.193    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X26Y112        LUT6 (Prop_lut6_I0_O)        0.124    16.317 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.942    17.259    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X22Y110        LUT6 (Prop_lut6_I0_O)        0.124    17.383 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           5.881    23.264    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    26.784 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    26.784    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.871ns  (logic 5.802ns (32.468%)  route 12.069ns (67.532%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.477    10.611    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[34]
    SLICE_X19Y114        LUT1 (Prop_lut1_I0_O)        0.124    10.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6/O
                         net (fo=1, routed)           0.000    10.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.507 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/O[0]
                         net (fo=2, routed)           0.812    12.320    memoryMapping_inst/IO_SevenSegmentDisplay_inst/plusOp[5]
    SLICE_X18Y113        LUT6 (Prop_lut6_I5_O)        0.299    12.619 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_8/O
                         net (fo=1, routed)           0.808    13.427    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_8_n_0
    SLICE_X18Y112        LUT5 (Prop_lut5_I4_O)        0.124    13.551 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.878    14.428    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X20Y111        LUT5 (Prop_lut5_I1_O)        0.124    14.552 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.495    15.047    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X21Y111        LUT6 (Prop_lut6_I3_O)        0.124    15.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9/O
                         net (fo=1, routed)           0.643    15.815    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9_n_0
    SLICE_X23Y110        LUT6 (Prop_lut6_I0_O)        0.124    15.939 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.815    16.753    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_n_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.877 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           6.140    23.018    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    26.549 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    26.549    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.483ns  (logic 5.896ns (33.722%)  route 11.587ns (66.278%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.477    10.611    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[34]
    SLICE_X19Y114        LUT1 (Prop_lut1_I0_O)        0.124    10.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6/O
                         net (fo=1, routed)           0.000    10.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.933    12.555    memoryMapping_inst/plusOp[9]
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.299    12.854 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.814    13.668    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.750    14.542    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X20Y112        LUT5 (Prop_lut5_I1_O)        0.124    14.666 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.646    15.311    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X22Y111        LUT6 (Prop_lut6_I2_O)        0.124    15.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.500    15.935    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X26Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.059 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.789    16.848    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X25Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.972 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.678    22.650    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    26.161 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    26.161    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.281ns  (logic 5.874ns (33.993%)  route 11.407ns (66.007%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.477    10.611    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[34]
    SLICE_X19Y114        LUT1 (Prop_lut1_I0_O)        0.124    10.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6/O
                         net (fo=1, routed)           0.000    10.735    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg[4]_i_6_n_0
    SLICE_X19Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[4]_i_2_n_0
    SLICE_X19Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.399    memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[8]_i_2_n_0
    SLICE_X19Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/ddshiftReg_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.933    12.555    memoryMapping_inst/plusOp[9]
    SLICE_X19Y113        LUT6 (Prop_lut6_I5_O)        0.299    12.854 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.814    13.668    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I0_O)        0.124    13.792 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.171    14.963    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X20Y112        LUT5 (Prop_lut5_I1_O)        0.154    15.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__0/O
                         net (fo=1, routed)           1.043    16.160    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__0_n_0
    SLICE_X22Y111        LUT6 (Prop_lut6_I2_O)        0.327    16.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           5.968    22.455    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    25.959 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    25.959    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.245ns  (logic 5.202ns (30.163%)  route 12.043ns (69.837%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          1.846    10.980    memoryMapping_inst/Q[28]
    SLICE_X20Y115        LUT2 (Prop_lut2_I1_O)        0.152    11.132 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.625    12.757    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X18Y114        LUT6 (Prop_lut6_I2_O)        0.326    13.083 r  memoryMapping_inst/g0_b0__1_i_7/O
                         net (fo=1, routed)           0.817    13.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.993    15.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X21Y112        LUT5 (Prop_lut5_I1_O)        0.152    15.169 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1/O
                         net (fo=1, routed)           0.716    15.885    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1_n_0
    SLICE_X21Y111        LUT6 (Prop_lut6_I2_O)        0.332    16.217 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.296    16.513    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.637 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           5.751    22.387    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    25.923 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    25.923    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.024ns  (logic 4.841ns (28.438%)  route 12.183ns (71.562%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.736     8.678    memoryMapping_inst/CLK
    SLICE_X23Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_fdce_C_Q)         0.456     9.134 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          1.846    10.980    memoryMapping_inst/Q[28]
    SLICE_X20Y115        LUT2 (Prop_lut2_I1_O)        0.152    11.132 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.625    12.757    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X18Y114        LUT6 (Prop_lut6_I2_O)        0.326    13.083 r  memoryMapping_inst/g0_b0__1_i_7/O
                         net (fo=1, routed)           0.817    13.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.993    15.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X21Y112        LUT5 (Prop_lut5_I1_O)        0.124    15.141 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__1/O
                         net (fo=1, routed)           0.947    16.088    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__1_n_0
    SLICE_X22Y112        LUT5 (Prop_lut5_I2_O)        0.124    16.212 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           5.955    22.167    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    25.702 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    25.702    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.489ns  (logic 4.756ns (35.259%)  route 8.733ns (64.741%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.726     8.668    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X24Y119        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y119        FDCE (Prop_fdce_C_Q)         0.456     9.124 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/Q
                         net (fo=45, routed)          4.019    13.143    memoryMapping_inst/hardwareTimer0_inst/Q[0]
    SLICE_X51Y120        LUT4 (Prop_lut4_I1_O)        0.124    13.267 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000    13.267    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_10_n_0
    SLICE_X51Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.799 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.130    14.930    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2_n_0
    SLICE_X49Y120        LUT3 (Prop_lut3_I0_O)        0.124    15.054 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.583    18.637    digitalIO_pins_IOBUF[8]_inst/I
    A14                  OBUFT (Prop_obuft_I_O)       3.520    22.157 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.157    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.146ns  (logic 4.741ns (36.064%)  route 8.405ns (63.936%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.726     8.668    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X24Y119        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y119        FDCE (Prop_fdce_C_Q)         0.456     9.124 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/Q
                         net (fo=45, routed)          4.333    13.457    memoryMapping_inst/hardwareTimer0_inst/Q[0]
    SLICE_X51Y122        LUT4 (Prop_lut4_I1_O)        0.124    13.581 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    13.581    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[0]_inst_i_10_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.113 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.105    15.218    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[0]_inst_i_2_n_0
    SLICE_X55Y122        LUT3 (Prop_lut3_I0_O)        0.124    15.342 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.967    18.309    digitalIO_pins_IOBUF[0]_inst/I
    J1                   OBUFT (Prop_obuft_I_O)       3.505    21.814 r  digitalIO_pins_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.814    digitalIO_pins[0]
    J1                                                                r  digitalIO_pins[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 0.965ns (45.807%)  route 1.142ns (54.193%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X49Y112        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=6, routed)           1.142     3.919    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.743 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.743    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.006ns (47.380%)  route 1.117ns (52.620%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X51Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDCE (Prop_fdce_C_Q)         0.128     2.763 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=6, routed)           1.117     3.880    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.758 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.758    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.006ns (46.499%)  route 1.158ns (53.501%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.633     2.627    memoryMapping_inst/CLK
    SLICE_X36Y120        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.128     2.755 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.158     3.913    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.791 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.791    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.006ns (46.466%)  route 1.159ns (53.534%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/CLK
    SLICE_X36Y119        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.128     2.756 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           1.159     3.915    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.793 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.793    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.006ns (46.637%)  route 1.151ns (53.363%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X49Y112        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_fdce_C_Q)         0.128     2.764 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[8]/Q
                         net (fo=6, routed)           1.151     3.915    digitalIO_pins_IOBUF[4]_inst/T
    H1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.793 r  digitalIO_pins_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.793    digitalIO_pins[4]
    H1                                                                r  digitalIO_pins[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 0.965ns (43.964%)  route 1.230ns (56.036%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X51Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDCE (Prop_fdce_C_Q)         0.141     2.776 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[2]/Q
                         net (fo=6, routed)           1.230     4.006    digitalIO_pins_IOBUF[1]_inst/T
    L2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.830 r  digitalIO_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.830    digitalIO_pins[1]
    L2                                                                r  digitalIO_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 0.965ns (43.749%)  route 1.241ns (56.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.632     2.626    memoryMapping_inst/CLK
    SLICE_X39Y121        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDCE (Prop_fdce_C_Q)         0.141     2.767 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.241     4.008    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.832 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.832    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 0.965ns (43.103%)  route 1.274ns (56.897%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.634     2.628    memoryMapping_inst/CLK
    SLICE_X36Y119        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     2.769 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.274     4.043    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.867 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.867    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 0.988ns (43.743%)  route 1.271ns (56.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.637     2.631    memoryMapping_inst/CLK
    SLICE_X50Y119        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDCE (Prop_fdce_C_Q)         0.164     2.795 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[10]/Q
                         net (fo=6, routed)           1.271     4.066    digitalIO_pins_IOBUF[5]_inst/T
    K2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.890 r  digitalIO_pins_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.890    digitalIO_pins[5]
    K2                                                                r  digitalIO_pins[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 0.965ns (42.678%)  route 1.296ns (57.322%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.637     2.631    memoryMapping_inst/CLK
    SLICE_X51Y119        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDCE (Prop_fdce_C_Q)         0.141     2.772 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/Q
                         net (fo=6, routed)           1.296     4.068    digitalIO_pins_IOBUF[6]_inst/T
    H2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.892 r  digitalIO_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.892    digitalIO_pins[6]
    H2                                                                r  digitalIO_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  VGA_clk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/pixelReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.262ns  (logic 0.124ns (2.356%)  route 5.138ns (97.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.799     5.262    VGA_Controller_inst/E[0]
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.430     7.987    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.662     5.125    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435     7.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.662     5.125    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435     7.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.662     5.125    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435     7.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.124ns (2.420%)  route 5.001ns (97.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.662     5.125    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.435     7.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.124ns (2.457%)  route 4.922ns (97.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.583     5.046    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.436     7.993    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.124ns (2.457%)  route 4.922ns (97.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.583     5.046    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.436     7.993    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.124ns (2.457%)  route 4.922ns (97.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.583     5.046    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.436     7.993    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.124ns (2.457%)  route 4.922ns (97.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.583     5.046    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.436     7.993    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 0.124ns (2.457%)  route 4.922ns (97.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.339     4.339    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X51Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.463 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.583     5.046    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          1.436     7.993    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.268ns (19.807%)  route 1.086ns (80.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.120     1.354    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.268ns (19.807%)  route 1.086ns (80.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.120     1.354    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.268ns (19.807%)  route 1.086ns (80.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.120     1.354    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.268ns (19.807%)  route 1.086ns (80.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.120     1.354    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.354ns  (logic 0.268ns (19.807%)  route 1.086ns (80.193%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.120     1.354    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X52Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.269ns (19.604%)  route 1.104ns (80.396%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.236 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.138     1.374    VGA_Controller_inst/E[0]
    SLICE_X51Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.828     3.387    VGA_Controller_inst/CLK
    SLICE_X51Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.268ns (18.963%)  route 1.146ns (81.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.180     1.415    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.268ns (18.963%)  route 1.146ns (81.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.180     1.415    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.268ns (18.963%)  route 1.146ns (81.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.180     1.415    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.268ns (18.963%)  route 1.146ns (81.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.191    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X51Y65         LUT3 (Prop_lut3_I1_O)        0.044     1.235 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.180     1.415    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=87, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X53Y66         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay          3834 Endpoints
Min Delay          3834 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.318ns  (logic 1.704ns (7.994%)  route 19.613ns (92.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          5.121    21.318    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][11]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][22]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.318ns  (logic 1.704ns (7.994%)  route 19.613ns (92.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          5.121    21.318    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][22]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][24]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.318ns  (logic 1.704ns (7.994%)  route 19.613ns (92.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          5.121    21.318    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][24]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][28]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.318ns  (logic 1.704ns (7.994%)  route 19.613ns (92.006%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          5.121    21.318    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.605     8.159    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][28]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][26]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.124ns  (logic 1.704ns (8.067%)  route 19.420ns (91.933%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.928    21.124    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608     8.162    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][26]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][29]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.124ns  (logic 1.704ns (8.067%)  route 19.420ns (91.933%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.928    21.124    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608     8.162    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][29]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][31]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.124ns  (logic 1.704ns (8.067%)  route 19.420ns (91.933%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.928    21.124    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X37Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.608     8.162    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X37Y143        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][31]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][7]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.922ns  (logic 1.704ns (8.145%)  route 19.218ns (91.855%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.726    20.922    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X40Y148        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610     8.164    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X40Y148        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[6][9]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.922ns  (logic 1.704ns (8.145%)  route 19.218ns (91.855%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.688    16.072    internalClockGenerator_inst/enable0_out
    SLICE_X14Y147        LUT3 (Prop_lut3_I0_O)        0.124    16.196 r  internalClockGenerator_inst/registers[6][31]_i_1/O
                         net (fo=32, routed)          4.726    20.922    CPU_Core_inst/RegisterFile_inst/registers_reg[6][0]_0[0]
    SLICE_X40Y148        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.610     8.164    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X40Y148        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.853ns  (logic 1.730ns (8.297%)  route 19.123ns (91.703%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.804     3.260    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.384 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)       12.559    15.943    internalClockGenerator_inst/enable0_out
    SLICE_X14Y146        LUT3 (Prop_lut3_I0_O)        0.150    16.093 r  internalClockGenerator_inst/registers[1][31]_i_1/O
                         net (fo=32, routed)          4.760    20.853    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]_0[0]
    SLICE_X39Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        1.607     8.161    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X39Y141        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.224ns (25.510%)  route 0.655ns (74.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.879    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X0Y135         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.945     3.501    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X0Y135         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 digitalIO_pins[6]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.267ns (25.108%)  route 0.797ns (74.892%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  digitalIO_pins[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[6]_inst/IO
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  digitalIO_pins_IOBUF[6]_inst/IBUF/O
                         net (fo=2, routed)           0.797     1.019    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X54Y116        LUT4 (Prop_lut4_I2_O)        0.045     1.064 r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug[8]_i_1__5/O
                         net (fo=1, routed)           0.000     1.064    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/p_0_out[8]
    SLICE_X54Y116        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.912     3.468    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/CLK
    SLICE_X54Y116        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[7]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.265ns (24.816%)  route 0.804ns (75.184%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  digitalIO_pins[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[7]_inst/IO
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  digitalIO_pins_IOBUF[7]_inst/IBUF/O
                         net (fo=2, routed)           0.804     1.024    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X53Y115        LUT4 (Prop_lut4_I2_O)        0.045     1.069 r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug[8]_i_1__6/O
                         net (fo=1, routed)           0.000     1.069    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/p_0_out[8]
    SLICE_X53Y115        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.913     3.469    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/CLK
    SLICE_X53Y115        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[2]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.266ns (24.618%)  route 0.816ns (75.382%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  digitalIO_pins[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[2]_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  digitalIO_pins_IOBUF[2]_inst/IBUF/O
                         net (fo=2, routed)           0.816     1.037    memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X50Y111        LUT4 (Prop_lut4_I2_O)        0.045     1.082 r  memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.082    memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/p_0_out[8]
    SLICE_X50Y111        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.917     3.473    memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/CLK
    SLICE_X50Y111        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[2].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[1]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.274ns (22.523%)  route 0.943ns (77.477%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  digitalIO_pins[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[1]_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  digitalIO_pins_IOBUF[1]_inst/IBUF/O
                         net (fo=2, routed)           0.943     1.173    memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X51Y113        LUT4 (Prop_lut4_I2_O)        0.045     1.218 r  memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.218    memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/p_0_out[8]
    SLICE_X51Y113        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/CLK
    SLICE_X51Y113        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[1].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[3]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.248ns (18.946%)  route 1.063ns (81.054%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  digitalIO_pins[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[3]_inst/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  digitalIO_pins_IOBUF[3]_inst/IBUF/O
                         net (fo=2, routed)           1.063     1.266    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X40Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.311 r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.311    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/p_0_out[8]
    SLICE_X40Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/CLK
    SLICE_X40Y110        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[4]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.263ns (18.714%)  route 1.142ns (81.286%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  digitalIO_pins[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[4]_inst/IO
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  digitalIO_pins_IOBUF[4]_inst/IBUF/O
                         net (fo=2, routed)           1.142     1.360    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X40Y111        LUT4 (Prop_lut4_I2_O)        0.045     1.405 r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug[8]_i_1__3/O
                         net (fo=1, routed)           0.000     1.405    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/p_0_out[8]
    SLICE_X40Y111        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.914     3.470    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/CLK
    SLICE_X40Y111        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[0]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.263ns (18.499%)  route 1.160ns (81.501%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  digitalIO_pins[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[0]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  digitalIO_pins_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.160     1.378    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X55Y122        LUT4 (Prop_lut4_I2_O)        0.045     1.423 r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug[8]_i_1/O
                         net (fo=1, routed)           0.000     1.423    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/p_0_out[8]
    SLICE_X55Y122        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.906     3.462    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/CLK
    SLICE_X55Y122        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[5]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.265ns (18.581%)  route 1.161ns (81.419%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  digitalIO_pins[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[5]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  digitalIO_pins_IOBUF[5]_inst/IBUF/O
                         net (fo=2, routed)           1.161     1.381    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X54Y117        LUT4 (Prop_lut4_I2_O)        0.045     1.426 r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.426    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/p_0_out[8]
    SLICE_X54Y117        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.911     3.467    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/CLK
    SLICE_X54Y117        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.269ns (16.728%)  route 1.339ns (83.272%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=53, routed)          1.339     1.560    internalClockGenerator_inst/debugMode_IBUF
    SLICE_X50Y125        LUT3 (Prop_lut3_I2_O)        0.048     1.608 r  internalClockGenerator_inst/currentlyDebugging_i_1/O
                         net (fo=1, routed)           0.000     1.608    memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg_1
    SLICE_X50Y125        FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4133, routed)        0.903     3.459    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X50Y125        FDCE                                         r  memoryMapping_inst/serialInterface_inst/currentlyDebugging_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.449ns  (logic 1.593ns (24.697%)  route 4.856ns (75.303%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.449    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[12]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.449ns  (logic 1.593ns (24.697%)  route 4.856ns (75.303%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.449    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[13]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.449ns  (logic 1.593ns (24.697%)  route 4.856ns (75.303%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.449    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[14]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.449ns  (logic 1.593ns (24.697%)  route 4.856ns (75.303%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.709     6.449    clear
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X30Y114        FDRE                                         r  debounceCount_reg[15]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 1.593ns (24.883%)  route 4.808ns (75.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.661     6.401    clear
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603     4.944    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 1.593ns (24.883%)  route 4.808ns (75.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.661     6.401    clear
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603     4.944    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 1.593ns (24.883%)  route 4.808ns (75.117%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.661     6.401    clear
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603     4.944    externalClk_IBUF_BUFG
    SLICE_X30Y115        FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 1.587ns (24.879%)  route 4.791ns (75.121%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.118     5.734 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.643     6.378    programmingModeReg
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.339ns  (logic 1.593ns (25.127%)  route 4.746ns (74.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.598     6.339    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605     4.946    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.339ns  (logic 1.593ns (25.127%)  route 4.746ns (74.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           4.148     5.616    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.124     5.740 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.598     6.339    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605     4.946    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.816%)  route 1.564ns (88.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  resetBtn_IBUF_inst/O
                         net (fo=1, routed)           1.564     1.773    resetBtn_IBUF
    SLICE_X5Y136         FDSE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.943     2.071    externalClk_IBUF_BUFG
    SLICE_X5Y136         FDSE                                         r  reset_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.237ns (11.314%)  route 1.855ns (88.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.855     2.091    programmingMode_IBUF
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X31Y113        FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.282ns (12.271%)  route 2.013ns (87.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     2.295    clear
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.282ns (12.271%)  route 2.013ns (87.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     2.295    clear
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.282ns (12.271%)  route 2.013ns (87.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     2.295    clear
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.295ns  (logic 0.282ns (12.271%)  route 2.013ns (87.729%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.193     2.295    clear
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X30Y111        FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.282ns (12.226%)  route 2.022ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     2.303    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.040    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.282ns (12.226%)  route 2.022ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     2.303    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.040    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[5]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.282ns (12.226%)  route 2.022ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     2.303    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.040    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[6]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.303ns  (logic 0.282ns (12.226%)  route 2.022ns (87.774%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.821     2.057    programmingMode_IBUF
    SLICE_X31Y113        LUT3 (Prop_lut3_I1_O)        0.045     2.102 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.201     2.303    clear
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.912     2.040    externalClk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  debounceCount_reg[7]/C





