INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sources_1/new/memory_cir.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir
INFO: [VRFC 10-311] analyzing module my_test_mem_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.srcs/sim_1/new/memory_cir_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_cir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/port3116/Desktop/lab_4/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
