// Seed: 3028133021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_7;
  wire id_9, id_10;
  `define pp_11 0
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    output logic id_4,
    output wor id_5,
    output wire id_6,
    output tri0 id_7,
    inout wor id_8,
    output wire id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply1 id_12
);
  wire id_14;
  always @(negedge id_11) id_4 <= id_2 > id_11;
  assign id_9 = id_8;
  wire id_15, id_16, id_17;
  or primCall (id_12, id_1, id_11, id_2, id_15, id_0, id_10, id_14, id_17, id_16, id_8);
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_16,
      id_15,
      id_14,
      id_15
  );
endmodule
