//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Thu Jan 16 02:05:08 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\component\work\optical_sensor_block\optical_sensor_block.vhd "
// file 12 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\designer\optical_sensor_block\synthesis.fdc "

`timescale 100 ps/100 ps
module I2C_Core2 (
  sequence_cnt_6,
  i2c_reg_ctrl_8_0,
  i2c_status_out_last_0,
  un1_i2c_data_out_0,
  un1_i2c_data_out_4,
  un1_i2c_data_out_7,
  PWDATA_c_0,
  PWDATA_c_4,
  PWDATA_c_1,
  PWDATA_c_7,
  un1_sequence_cnt,
  sequence_cnt,
  un1_i2c_data_out_i_m2_0,
  i2c_reg_ctrl_2_0,
  i2c_seq_regs,
  i2c_reg_ctrl,
  i2c_seq_regs_1_0,
  i2c_seq_regs_1_7,
  i2c_seq_regs_1_6,
  i2c_reg_clk,
  status_sig_RNI5H371_0,
  PRDATA_sig_13_4_i_m2_0,
  i2c_seq_regs_2,
  PADDR_c,
  PRDATA_sig_13_6_i_m2_i_o2_0,
  i2c_ready_0,
  i2c_reg_datI,
  i2c_data_out,
  i2c_instruct_0,
  un1_sequence_cnt_c1,
  un1_sequence_cnt_c2,
  un1_sequence_cnt_c3,
  un1_sequence_cnt_ac0_7,
  awe41,
  awe47,
  awe63,
  awe57,
  awe49,
  awe55,
  awe39,
  awe31,
  awe25,
  awe23,
  un25_seq_enable_RNIJR7DB61,
  un1_N_7,
  un1_m3_i_1,
  seq_run_1_sqmuxa_i_1z,
  N_768,
  PRDATA_sig_13_sn_m4,
  un5_psel,
  seq_finished_0_sqmuxa_1z,
  seq_finished_1_sqmuxa_1z,
  ra63_2,
  i2c_reg_clk_18,
  PRDATA_sig_8_sqmuxa,
  PENABLE_c,
  un16_pwrite_1,
  N_604,
  N_399,
  un2_i2c_instruct_i,
  un1_rstn_1,
  un9_i2c_ready,
  PWRITE_c,
  PSEL_c,
  awe5,
  m29_0_a2_0_1z,
  awe3,
  m119_0_a2_0_1z,
  awe1,
  m82_0_a2_0_1z,
  N_665_i,
  awe15,
  awe7,
  awe6,
  awe30,
  awe62,
  N_409,
  PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2_1z,
  PRDATA_sig_7_sqmuxa,
  awe4,
  awe20,
  un31_psel,
  awe56,
  awe0,
  un8_pwrite,
  seq_run,
  i2c_reg_clk_10,
  awe2,
  awe14_0_a3_0_a2_0,
  un3_psel_0_o2_RNIQEPP_0,
  awe58,
  m74_0_a2_0_1z,
  awe26,
  m66_0_a2_0_1z,
  awe42,
  m84_0_a2_0_1z,
  un3_psel_0_o2_RNIQEPP,
  un3_psel_0_o2,
  un3_psel_0_o2_RNIIT6T,
  un3_psel_0_o2_RNIIT6T_0,
  un3_psel_0_o2_RNI18UI_0,
  i2c_int,
  SDAI_c,
  PCLK_c,
  RSTn_c,
  SDAO_sig_i,
  SCLO_sig_i
)
;
output [5:0] sequence_cnt_6 ;
output i2c_reg_ctrl_8_0 ;
input i2c_status_out_last_0 ;
output un1_i2c_data_out_0 ;
output un1_i2c_data_out_4 ;
output un1_i2c_data_out_7 ;
input PWDATA_c_0 ;
input PWDATA_c_4 ;
input PWDATA_c_1 ;
input PWDATA_c_7 ;
output [5:0] un1_sequence_cnt ;
input [5:0] sequence_cnt ;
output un1_i2c_data_out_i_m2_0 ;
output i2c_reg_ctrl_2_0 ;
input [7:6] i2c_seq_regs ;
input [4:0] i2c_reg_ctrl ;
input i2c_seq_regs_1_0 ;
input i2c_seq_regs_1_7 ;
input i2c_seq_regs_1_6 ;
input [15:0] i2c_reg_clk ;
output status_sig_RNI5H371_0 ;
output PRDATA_sig_13_4_i_m2_0 ;
input [1:0] i2c_seq_regs_2 ;
input [7:0] PADDR_c ;
output PRDATA_sig_13_6_i_m2_i_o2_0 ;
input i2c_ready_0 ;
input [7:0] i2c_reg_datI ;
output [6:2] i2c_data_out ;
input i2c_instruct_0 ;
input un1_sequence_cnt_c1 ;
input un1_sequence_cnt_c2 ;
input un1_sequence_cnt_c3 ;
input un1_sequence_cnt_ac0_7 ;
output awe41 ;
output awe47 ;
output awe63 ;
output awe57 ;
output awe49 ;
output awe55 ;
output awe39 ;
output awe31 ;
output awe25 ;
output awe23 ;
output un25_seq_enable_RNIJR7DB61 ;
output un1_N_7 ;
input un1_m3_i_1 ;
output seq_run_1_sqmuxa_i_1z ;
output N_768 ;
input PRDATA_sig_13_sn_m4 ;
input un5_psel ;
output seq_finished_0_sqmuxa_1z ;
output seq_finished_1_sqmuxa_1z ;
input ra63_2 ;
output i2c_reg_clk_18 ;
output PRDATA_sig_8_sqmuxa ;
input PENABLE_c ;
output un16_pwrite_1 ;
output N_604 ;
output N_399 ;
output un2_i2c_instruct_i ;
output un1_rstn_1 ;
output un9_i2c_ready ;
input PWRITE_c ;
input PSEL_c ;
output awe5 ;
output m29_0_a2_0_1z ;
output awe3 ;
output m119_0_a2_0_1z ;
output awe1 ;
output m82_0_a2_0_1z ;
output N_665_i ;
output awe15 ;
output awe7 ;
output awe6 ;
output awe30 ;
output awe62 ;
output N_409 ;
output PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2_1z ;
output PRDATA_sig_7_sqmuxa ;
output awe4 ;
output awe20 ;
output un31_psel ;
output awe56 ;
output awe0 ;
output un8_pwrite ;
input seq_run ;
output i2c_reg_clk_10 ;
output awe2 ;
input awe14_0_a3_0_a2_0 ;
output un3_psel_0_o2_RNIQEPP_0 ;
output awe58 ;
output m74_0_a2_0_1z ;
output awe26 ;
output m66_0_a2_0_1z ;
output awe42 ;
output m84_0_a2_0_1z ;
output un3_psel_0_o2_RNIQEPP ;
output un3_psel_0_o2 ;
output un3_psel_0_o2_RNIIT6T ;
output un3_psel_0_o2_RNIIT6T_0 ;
output un3_psel_0_o2_RNI18UI_0 ;
output i2c_int ;
input SDAI_c ;
input PCLK_c ;
input RSTn_c ;
output SDAO_sig_i ;
output SCLO_sig_i ;
wire i2c_reg_ctrl_8_0 ;
wire i2c_status_out_last_0 ;
wire un1_i2c_data_out_0 ;
wire un1_i2c_data_out_4 ;
wire un1_i2c_data_out_7 ;
wire PWDATA_c_0 ;
wire PWDATA_c_4 ;
wire PWDATA_c_1 ;
wire PWDATA_c_7 ;
wire un1_i2c_data_out_i_m2_0 ;
wire i2c_reg_ctrl_2_0 ;
wire i2c_seq_regs_1_0 ;
wire i2c_seq_regs_1_7 ;
wire i2c_seq_regs_1_6 ;
wire status_sig_RNI5H371_0 ;
wire PRDATA_sig_13_4_i_m2_0 ;
wire PRDATA_sig_13_6_i_m2_i_o2_0 ;
wire i2c_ready_0 ;
wire i2c_instruct_0 ;
wire un1_sequence_cnt_c1 ;
wire un1_sequence_cnt_c2 ;
wire un1_sequence_cnt_c3 ;
wire un1_sequence_cnt_ac0_7 ;
wire awe41 ;
wire awe47 ;
wire awe63 ;
wire awe57 ;
wire awe49 ;
wire awe55 ;
wire awe39 ;
wire awe31 ;
wire awe25 ;
wire awe23 ;
wire un25_seq_enable_RNIJR7DB61 ;
wire un1_N_7 ;
wire un1_m3_i_1 ;
wire seq_run_1_sqmuxa_i_1z ;
wire N_768 ;
wire PRDATA_sig_13_sn_m4 ;
wire un5_psel ;
wire seq_finished_0_sqmuxa_1z ;
wire seq_finished_1_sqmuxa_1z ;
wire ra63_2 ;
wire i2c_reg_clk_18 ;
wire PRDATA_sig_8_sqmuxa ;
wire PENABLE_c ;
wire un16_pwrite_1 ;
wire N_604 ;
wire N_399 ;
wire un2_i2c_instruct_i ;
wire un1_rstn_1 ;
wire un9_i2c_ready ;
wire PWRITE_c ;
wire PSEL_c ;
wire awe5 ;
wire m29_0_a2_0_1z ;
wire awe3 ;
wire m119_0_a2_0_1z ;
wire awe1 ;
wire m82_0_a2_0_1z ;
wire N_665_i ;
wire awe15 ;
wire awe7 ;
wire awe6 ;
wire awe30 ;
wire awe62 ;
wire N_409 ;
wire PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2_1z ;
wire PRDATA_sig_7_sqmuxa ;
wire awe4 ;
wire awe20 ;
wire un31_psel ;
wire awe56 ;
wire awe0 ;
wire un8_pwrite ;
wire seq_run ;
wire i2c_reg_clk_10 ;
wire awe2 ;
wire awe14_0_a3_0_a2_0 ;
wire un3_psel_0_o2_RNIQEPP_0 ;
wire awe58 ;
wire m74_0_a2_0_1z ;
wire awe26 ;
wire m66_0_a2_0_1z ;
wire awe42 ;
wire m84_0_a2_0_1z ;
wire un3_psel_0_o2_RNIQEPP ;
wire un3_psel_0_o2 ;
wire un3_psel_0_o2_RNIIT6T ;
wire un3_psel_0_o2_RNIIT6T_0 ;
wire un3_psel_0_o2_RNI18UI_0 ;
wire i2c_int ;
wire SDAI_c ;
wire PCLK_c ;
wire RSTn_c ;
wire SDAO_sig_i ;
wire SCLO_sig_i ;
wire [2:0] i2c_instr_reg_2_RNO;
wire [1:1] i2c_instruct;
wire [2:0] SDA_filt;
wire [7:0] i2c_data_out_Z;
wire [2:0] i2c_instr_reg;
wire [0:0] SDAI_sig_history;
wire [2:0] bit_counter;
wire [1:1] bit_counter_7;
wire [0:0] i2c_read_reg;
wire [0:0] i2c_read_reg_5;
wire [0:0] i2c_status_out;
wire [1:1] status_sig_ns;
wire [16:0] i2c_state_cur;
wire [13:0] i2c_state_cur_ns;
wire [15:0] i2c_clk_cnt;
wire [15:0] i2c_clk_cnt_s;
wire [7:0] un9_i2c_clk_cnt_0_data_tmp;
wire [14:0] i2c_clk_cnt_cry;
wire [0:0] i2c_clk_cnt_RNI2RHS4_Y;
wire [1:1] i2c_clk_cnt_RNIQQ615_Y;
wire [2:2] i2c_clk_cnt_RNIJRR55_Y;
wire [3:3] i2c_clk_cnt_RNIDTGA5_Y;
wire [4:4] i2c_clk_cnt_RNI806F5_Y;
wire [5:5] i2c_clk_cnt_RNI44RJ5_Y;
wire [6:6] i2c_clk_cnt_RNI19GO5_Y;
wire [7:7] i2c_clk_cnt_RNIVE5T5_Y;
wire [8:8] i2c_clk_cnt_RNIULQ16_Y;
wire [9:9] i2c_clk_cnt_RNIUTF66_Y;
wire [10:10] i2c_clk_cnt_RNI659E6_Y;
wire [11:11] i2c_clk_cnt_RNIFD2M6_Y;
wire [12:12] i2c_clk_cnt_RNIPMRT6_Y;
wire [13:13] i2c_clk_cnt_RNI41L57_Y;
wire [15:15] i2c_clk_cnt_RNO_FCO;
wire [15:15] i2c_clk_cnt_RNO_Y;
wire [14:14] i2c_clk_cnt_RNIGCED7_Y;
wire [13:1] un9_i2c_clk_cnt_a_4;
wire [1:1] bit_counter_7_0;
wire [2:2] i2c_read_reg_RNI6FGM;
wire [7:7] PRDATA_sig_13_5_1;
wire [0:0] status_sig_RNIH9NJ1;
wire [13:0] i2c_state_cur_ns_0_0;
wire [0:0] i2c_state_cur_ns_0_1;
wire [7:7] PRDATA_sig_13_4_1;
wire [5:5] PRDATA_sig_13_4_i_m2_1;
wire [0:0] PRDATA_sig_13_6_i_m2_i_m2_1;
wire [0:0] status_sig_ns_i_0_o2_0_d;
wire [0:0] status_sig_ns_i_0_o2_0_0_0;
wire [0:0] status_sig_ns_i_0_a2_3_2;
wire [0:0] bit_counter_7_i_0_0;
wire [0:0] i2c_reg_ctrl_2;
wire [0:0] status_sig_ns_i_0_1;
wire SCLO_sig_Z ;
wire SDAO_sig_Z ;
wire un40_i2c_state_cur ;
wire N_790_i_Z ;
wire GND ;
wire VCC ;
wire i2c_read_reg_253 ;
wire un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41_Z ;
wire N_66 ;
wire N_189_i ;
wire N_192_i ;
wire N_11_i ;
wire N_427_i ;
wire i2c_clk_pulse_Z ;
wire i2c_clk_pulse_2_sqmuxa_i_o2_Z ;
wire N_31 ;
wire SDAO_sig_5_iv_i ;
wire un1_status_sig24_1_0_m3_0_Z ;
wire did_ack_Z ;
wire did_ack_4 ;
wire SCLO_sig_1 ;
wire state_handshake_Z ;
wire N_50 ;
wire N_58 ;
wire N_47 ;
wire N_45 ;
wire N_43 ;
wire initiate_last_Z ;
wire i2c_initiate_Z ;
wire i2c_clk_cnt_cry_cy ;
wire un1_status_sig24_1_0_m3_0_a2_0_RNIBSSN4_S ;
wire un1_status_sig24_1_0_m3_0_a2_0_RNIBSSN4_Y ;
wire N_658 ;
wire un9_i2c_clk_cnt_a_4_cry_0 ;
wire un9_i2c_clk_cnt_a_4_cry_0_S ;
wire un9_i2c_clk_cnt_a_4_cry_0_Y ;
wire un9_i2c_clk_cnt_a_4_cry_1 ;
wire un9_i2c_clk_cnt_a_4_cry_1_Y ;
wire un9_i2c_clk_cnt_a_4_cry_2 ;
wire un9_i2c_clk_cnt_a_4_cry_2_Y ;
wire un9_i2c_clk_cnt_a_4_cry_3 ;
wire un9_i2c_clk_cnt_a_4_cry_3_Y ;
wire un9_i2c_clk_cnt_a_4_cry_4 ;
wire un9_i2c_clk_cnt_a_4_cry_4_Y ;
wire un9_i2c_clk_cnt_a_4_cry_5 ;
wire un9_i2c_clk_cnt_a_4_cry_5_Y ;
wire un9_i2c_clk_cnt_a_4_cry_6 ;
wire un9_i2c_clk_cnt_a_4_cry_6_Y ;
wire un9_i2c_clk_cnt_a_4_cry_7 ;
wire un9_i2c_clk_cnt_a_4_cry_7_Y ;
wire un9_i2c_clk_cnt_a_4_cry_8 ;
wire un9_i2c_clk_cnt_a_4_cry_8_Y ;
wire un9_i2c_clk_cnt_a_4_cry_9 ;
wire un9_i2c_clk_cnt_a_4_cry_9_Y ;
wire un9_i2c_clk_cnt_a_4_cry_10 ;
wire un9_i2c_clk_cnt_a_4_cry_10_Y ;
wire un9_i2c_clk_cnt_a_4_cry_11 ;
wire un9_i2c_clk_cnt_a_4_cry_11_Y ;
wire un9_i2c_clk_cnt_a_4_cry_12 ;
wire un9_i2c_clk_cnt_a_4_cry_12_Y ;
wire un9_i2c_clk_cnt_a_4_cry_13 ;
wire un9_i2c_clk_cnt_a_4_cry_13_Y ;
wire un9_i2c_clk_cnt_a_4_cry_1_RNIH4TG_S ;
wire un9_i2c_clk_cnt_a_4_cry_1_RNIH4TG_Y ;
wire un9_i2c_clk_cnt_a_4_cry_2_RNI56401_S ;
wire un9_i2c_clk_cnt_a_4_cry_2_RNI56401_Y ;
wire un9_i2c_clk_cnt_a_4_cry_4_RNI1CBF1_S ;
wire un9_i2c_clk_cnt_a_4_cry_4_RNI1CBF1_Y ;
wire un9_i2c_clk_cnt_a_4_cry_6_RNI5MIU1_S ;
wire un9_i2c_clk_cnt_a_4_cry_6_RNI5MIU1_Y ;
wire un9_i2c_clk_cnt_a_4_cry_8_RNIH4QD2_S ;
wire un9_i2c_clk_cnt_a_4_cry_8_RNIH4QD2_Y ;
wire un9_i2c_clk_cnt_a_4_cry_10_RNI1US33_S ;
wire un9_i2c_clk_cnt_a_4_cry_10_RNI1US33_Y ;
wire un9_i2c_clk_cnt_a_4_cry_12_RNIPRVP3_S ;
wire un9_i2c_clk_cnt_a_4_cry_12_RNIPRVP3_Y ;
wire un9_i2c_clk_cnt_a_4_cry_13_RNIFUO84_S ;
wire un9_i2c_clk_cnt_a_4_cry_13_RNIFUO84_Y ;
wire un15_bit_to_sda_7_2_1_wmux_3_FCO ;
wire un15_bit_to_sda_7_2_1_wmux_3_S ;
wire un15_bit_to_sda ;
wire un15_bit_to_sda_7_2_1_0_y1 ;
wire un15_bit_to_sda_7_2_1_0_y3 ;
wire un15_bit_to_sda_7_2_1_co1_0 ;
wire un15_bit_to_sda_7_2_1_wmux_2_S ;
wire un15_bit_to_sda_7_2_1_y0_0 ;
wire un15_bit_to_sda_7_2_1_co0_0 ;
wire un15_bit_to_sda_7_2_1_wmux_1_S ;
wire un15_bit_to_sda_7_2_1_0_co1 ;
wire un15_bit_to_sda_7_2_1_wmux_0_S ;
wire un15_bit_to_sda_7_2_1_0_y0 ;
wire un15_bit_to_sda_7_2_1_0_co0 ;
wire un15_bit_to_sda_7_2_1_0_wmux_S ;
wire N_649 ;
wire un3_psel_0_o2_RNIVSBM ;
wire N_833 ;
wire un19_seq_enable ;
wire PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIP6AP_Z ;
wire N_781 ;
wire N_784 ;
wire N_783 ;
wire un1_prdata_sig50_i_a3_0_o2_Z ;
wire un1_prdata_sig50_i_a3_0_a2_1 ;
wire N_637_i ;
wire N_80 ;
wire N_642_2 ;
wire un3_psel_0_o2_RNI18UI ;
wire N_65 ;
wire N_790_i_1_Z ;
wire N_793 ;
wire m112_i_m2_1_0_Z ;
wire seq_finished_1_sqmuxa_0_Z ;
wire N_655 ;
wire un1_prdata_sig50_i_a3_0_a2_0_Z ;
wire un1_i2c_state_cur_7_0_a3_0_a2_2_Z ;
wire un2_bit_to_sda_i ;
wire N_657 ;
wire N_660 ;
wire N_63 ;
wire N_648 ;
wire N_72 ;
wire N_632 ;
wire N_239_i ;
wire un33_seq_enable ;
wire m119_0_a2_1 ;
wire N_242_i ;
wire N_640 ;
wire N_645 ;
wire un4_seq_cmd ;
wire N_631 ;
wire N_641 ;
wire N_644 ;
wire N_100 ;
wire N_661 ;
wire un25_seq_enable ;
wire N_630 ;
wire un1_N_8 ;
wire N_423 ;
wire N_301 ;
wire N_300 ;
wire N_299 ;
wire N_298 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_1 ;
  CFG1 SCLO_sig_RNI245A (
	.A(SCLO_sig_Z),
	.Y(SCLO_sig_i)
);
defparam SCLO_sig_RNI245A.INIT=2'h1;
  CFG1 SDAO_sig_RNIOI4D (
	.A(SDAO_sig_Z),
	.Y(SDAO_sig_i)
);
defparam SDAO_sig_RNIOI4D.INIT=2'h1;
// @10:167
  CFG2 \i2c_instr_reg_2_RNO[2]  (
	.A(i2c_instruct_0),
	.B(un40_i2c_state_cur),
	.Y(i2c_instr_reg_2_RNO[2])
);
defparam \i2c_instr_reg_2_RNO[2] .INIT=4'h8;
// @10:167
  CFG2 \i2c_instr_reg_2_RNO[1]  (
	.A(i2c_instruct[1]),
	.B(un40_i2c_state_cur),
	.Y(i2c_instr_reg_2_RNO[1])
);
defparam \i2c_instr_reg_2_RNO[1] .INIT=4'h8;
// @10:167
  CFG2 \i2c_instr_reg_2_RNO[0]  (
	.A(N_790_i_Z),
	.B(un40_i2c_state_cur),
	.Y(i2c_instr_reg_2_RNO[0])
);
defparam \i2c_instr_reg_2_RNO[0] .INIT=4'h8;
// @9:131
  SLE \SDA_filt[1]  (
	.Q(SDA_filt[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDA_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDA_filt[2]  (
	.Q(SDA_filt[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDA_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[5]  (
	.Q(i2c_data_out[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[3]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[6]  (
	.Q(i2c_data_out[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[4]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[7]  (
	.Q(i2c_data_out[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[5]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[8]  (
	.Q(i2c_data_out_Z[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[6]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:167
  SLE \i2c_instr_reg_2[0]  (
	.Q(i2c_instr_reg[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_instr_reg_2_RNO[0]),
	.EN(un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:167
  SLE \i2c_instr_reg_2[1]  (
	.Q(i2c_instr_reg[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_instr_reg_2_RNO[1]),
	.EN(un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:167
  SLE \i2c_instr_reg_2[2]  (
	.Q(i2c_instr_reg[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_instr_reg_2_RNO[2]),
	.EN(un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDAI_sig_history[0]  (
	.Q(SDAI_sig_history[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_66),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \bit_counter[0]  (
	.Q(bit_counter[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_189_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \bit_counter[1]  (
	.Q(bit_counter[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(bit_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \bit_counter[2]  (
	.Q(bit_counter[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_192_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDA_filt[0]  (
	.Q(SDA_filt[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[0]  (
	.Q(i2c_read_reg[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_read_reg_5[0]),
	.EN(N_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[1]  (
	.Q(i2c_data_out_Z[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_read_reg[0]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[2]  (
	.Q(i2c_data_out_Z[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_Z[0]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[3]  (
	.Q(i2c_data_out[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out_Z[1]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[4]  (
	.Q(i2c_data_out[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[2]),
	.EN(i2c_read_reg_253),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \status_sig[0]  (
	.Q(i2c_status_out[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_427_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \status_sig[1]  (
	.Q(i2c_int),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(status_sig_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE i2c_clk_pulse (
	.Q(i2c_clk_pulse_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.EN(N_31),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE SDAO_sig (
	.Q(SDAO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAO_sig_5_iv_i),
	.EN(un1_status_sig24_1_0_m3_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE did_ack (
	.Q(did_ack_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(did_ack_4),
	.EN(i2c_state_cur[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE SCLO_sig (
	.Q(SCLO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCLO_sig_1),
	.EN(un1_status_sig24_1_0_m3_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE state_handshake (
	.Q(state_handshake_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_pulse_Z),
	.EN(N_50),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[4]  (
	.Q(i2c_state_cur[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[5]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[3]  (
	.Q(i2c_state_cur[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[2]  (
	.Q(i2c_state_cur[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[3]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[1]  (
	.Q(i2c_state_cur[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[2]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[0]  (
	.Q(i2c_state_cur[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[1]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[16]  (
	.Q(i2c_state_cur[16]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[15]  (
	.Q(i2c_state_cur[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_47),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[14]  (
	.Q(i2c_state_cur[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[15]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[13]  (
	.Q(i2c_state_cur[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[14]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[12]  (
	.Q(i2c_state_cur[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[13]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[11]  (
	.Q(i2c_state_cur[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[10]  (
	.Q(i2c_state_cur[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[11]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[9]  (
	.Q(i2c_state_cur[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[10]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[8]  (
	.Q(i2c_state_cur[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[9]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[7]  (
	.Q(i2c_state_cur[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[6]  (
	.Q(i2c_state_cur[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[7]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[5]  (
	.Q(i2c_state_cur[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[6]),
	.EN(N_58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE initiate_last (
	.Q(initiate_last_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_initiate_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[0]  (
	.Q(i2c_clk_cnt[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[1]  (
	.Q(i2c_clk_cnt[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[2]  (
	.Q(i2c_clk_cnt[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[3]  (
	.Q(i2c_clk_cnt[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[4]  (
	.Q(i2c_clk_cnt[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[5]  (
	.Q(i2c_clk_cnt[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[6]  (
	.Q(i2c_clk_cnt[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[7]  (
	.Q(i2c_clk_cnt[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[8]  (
	.Q(i2c_clk_cnt[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[9]  (
	.Q(i2c_clk_cnt[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[10]  (
	.Q(i2c_clk_cnt[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[11]  (
	.Q(i2c_clk_cnt[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[12]  (
	.Q(i2c_clk_cnt[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[13]  (
	.Q(i2c_clk_cnt[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[14]  (
	.Q(i2c_clk_cnt[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[15]  (
	.Q(i2c_clk_cnt[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:217
  ARI1 un1_status_sig24_1_0_m3_0_a2_0_RNIBSSN4 (
	.FCO(i2c_clk_cnt_cry_cy),
	.S(un1_status_sig24_1_0_m3_0_a2_0_RNIBSSN4_S),
	.Y(un1_status_sig24_1_0_m3_0_a2_0_RNIBSSN4_Y),
	.B(un9_i2c_clk_cnt_0_data_tmp[7]),
	.C(N_658),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_status_sig24_1_0_m3_0_a2_0_RNIBSSN4.INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNI2RHS4[0]  (
	.FCO(i2c_clk_cnt_cry[0]),
	.S(i2c_clk_cnt_s[0]),
	.Y(i2c_clk_cnt_RNI2RHS4_Y[0]),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry_cy)
);
defparam \i2c_clk_cnt_RNI2RHS4[0] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIQQ615[1]  (
	.FCO(i2c_clk_cnt_cry[1]),
	.S(i2c_clk_cnt_s[1]),
	.Y(i2c_clk_cnt_RNIQQ615_Y[1]),
	.B(i2c_clk_cnt[1]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[0])
);
defparam \i2c_clk_cnt_RNIQQ615[1] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIJRR55[2]  (
	.FCO(i2c_clk_cnt_cry[2]),
	.S(i2c_clk_cnt_s[2]),
	.Y(i2c_clk_cnt_RNIJRR55_Y[2]),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[1])
);
defparam \i2c_clk_cnt_RNIJRR55[2] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIDTGA5[3]  (
	.FCO(i2c_clk_cnt_cry[3]),
	.S(i2c_clk_cnt_s[3]),
	.Y(i2c_clk_cnt_RNIDTGA5_Y[3]),
	.B(i2c_clk_cnt[3]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[2])
);
defparam \i2c_clk_cnt_RNIDTGA5[3] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNI806F5[4]  (
	.FCO(i2c_clk_cnt_cry[4]),
	.S(i2c_clk_cnt_s[4]),
	.Y(i2c_clk_cnt_RNI806F5_Y[4]),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[3])
);
defparam \i2c_clk_cnt_RNI806F5[4] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNI44RJ5[5]  (
	.FCO(i2c_clk_cnt_cry[5]),
	.S(i2c_clk_cnt_s[5]),
	.Y(i2c_clk_cnt_RNI44RJ5_Y[5]),
	.B(i2c_clk_cnt[5]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[4])
);
defparam \i2c_clk_cnt_RNI44RJ5[5] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNI19GO5[6]  (
	.FCO(i2c_clk_cnt_cry[6]),
	.S(i2c_clk_cnt_s[6]),
	.Y(i2c_clk_cnt_RNI19GO5_Y[6]),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[5])
);
defparam \i2c_clk_cnt_RNI19GO5[6] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIVE5T5[7]  (
	.FCO(i2c_clk_cnt_cry[7]),
	.S(i2c_clk_cnt_s[7]),
	.Y(i2c_clk_cnt_RNIVE5T5_Y[7]),
	.B(i2c_clk_cnt[7]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[6])
);
defparam \i2c_clk_cnt_RNIVE5T5[7] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIULQ16[8]  (
	.FCO(i2c_clk_cnt_cry[8]),
	.S(i2c_clk_cnt_s[8]),
	.Y(i2c_clk_cnt_RNIULQ16_Y[8]),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[7])
);
defparam \i2c_clk_cnt_RNIULQ16[8] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIUTF66[9]  (
	.FCO(i2c_clk_cnt_cry[9]),
	.S(i2c_clk_cnt_s[9]),
	.Y(i2c_clk_cnt_RNIUTF66_Y[9]),
	.B(i2c_clk_cnt[9]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[8])
);
defparam \i2c_clk_cnt_RNIUTF66[9] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNI659E6[10]  (
	.FCO(i2c_clk_cnt_cry[10]),
	.S(i2c_clk_cnt_s[10]),
	.Y(i2c_clk_cnt_RNI659E6_Y[10]),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[9])
);
defparam \i2c_clk_cnt_RNI659E6[10] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIFD2M6[11]  (
	.FCO(i2c_clk_cnt_cry[11]),
	.S(i2c_clk_cnt_s[11]),
	.Y(i2c_clk_cnt_RNIFD2M6_Y[11]),
	.B(i2c_clk_cnt[11]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[10])
);
defparam \i2c_clk_cnt_RNIFD2M6[11] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIPMRT6[12]  (
	.FCO(i2c_clk_cnt_cry[12]),
	.S(i2c_clk_cnt_s[12]),
	.Y(i2c_clk_cnt_RNIPMRT6_Y[12]),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[11])
);
defparam \i2c_clk_cnt_RNIPMRT6[12] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNI41L57[13]  (
	.FCO(i2c_clk_cnt_cry[13]),
	.S(i2c_clk_cnt_s[13]),
	.Y(i2c_clk_cnt_RNI41L57_Y[13]),
	.B(i2c_clk_cnt[13]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[12])
);
defparam \i2c_clk_cnt_RNI41L57[13] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNO[15]  (
	.FCO(i2c_clk_cnt_RNO_FCO[15]),
	.S(i2c_clk_cnt_s[15]),
	.Y(i2c_clk_cnt_RNO_Y[15]),
	.B(i2c_clk_cnt[15]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[14])
);
defparam \i2c_clk_cnt_RNO[15] .INIT=20'h42200;
// @9:217
  ARI1 \i2c_clk_cnt_RNIGCED7[14]  (
	.FCO(i2c_clk_cnt_cry[14]),
	.S(i2c_clk_cnt_s[14]),
	.Y(i2c_clk_cnt_RNIGCED7_Y[14]),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_pulse_2_sqmuxa_i_o2_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[13])
);
defparam \i2c_clk_cnt_RNIGCED7[14] .INIT=20'h42200;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_0  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_0),
	.S(un9_i2c_clk_cnt_a_4_cry_0_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_0_Y),
	.B(i2c_reg_clk[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_0 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_1),
	.S(un9_i2c_clk_cnt_a_4[1]),
	.Y(un9_i2c_clk_cnt_a_4_cry_1_Y),
	.B(i2c_reg_clk[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_2),
	.S(un9_i2c_clk_cnt_a_4[2]),
	.Y(un9_i2c_clk_cnt_a_4_cry_2_Y),
	.B(i2c_reg_clk[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_3  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_3),
	.S(un9_i2c_clk_cnt_a_4[3]),
	.Y(un9_i2c_clk_cnt_a_4_cry_3_Y),
	.B(i2c_reg_clk[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_3 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_4),
	.S(un9_i2c_clk_cnt_a_4[4]),
	.Y(un9_i2c_clk_cnt_a_4_cry_4_Y),
	.B(i2c_reg_clk[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_5  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_5),
	.S(un9_i2c_clk_cnt_a_4[5]),
	.Y(un9_i2c_clk_cnt_a_4_cry_5_Y),
	.B(i2c_reg_clk[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_5 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_6),
	.S(un9_i2c_clk_cnt_a_4[6]),
	.Y(un9_i2c_clk_cnt_a_4_cry_6_Y),
	.B(i2c_reg_clk[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_7  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_7),
	.S(un9_i2c_clk_cnt_a_4[7]),
	.Y(un9_i2c_clk_cnt_a_4_cry_7_Y),
	.B(i2c_reg_clk[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_7 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_8),
	.S(un9_i2c_clk_cnt_a_4[8]),
	.Y(un9_i2c_clk_cnt_a_4_cry_8_Y),
	.B(i2c_reg_clk[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_9  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_9),
	.S(un9_i2c_clk_cnt_a_4[9]),
	.Y(un9_i2c_clk_cnt_a_4_cry_9_Y),
	.B(i2c_reg_clk[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_9 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_10),
	.S(un9_i2c_clk_cnt_a_4[10]),
	.Y(un9_i2c_clk_cnt_a_4_cry_10_Y),
	.B(i2c_reg_clk[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_11  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_11),
	.S(un9_i2c_clk_cnt_a_4[11]),
	.Y(un9_i2c_clk_cnt_a_4_cry_11_Y),
	.B(i2c_reg_clk[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_11 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_12),
	.S(un9_i2c_clk_cnt_a_4[12]),
	.Y(un9_i2c_clk_cnt_a_4_cry_12_Y),
	.B(i2c_reg_clk[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_13),
	.S(un9_i2c_clk_cnt_a_4[13]),
	.Y(un9_i2c_clk_cnt_a_4_cry_13_Y),
	.B(i2c_reg_clk[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13 .INIT=20'h65500;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1_RNIH4TG  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[0]),
	.S(un9_i2c_clk_cnt_a_4_cry_1_RNIH4TG_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_1_RNIH4TG_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un9_i2c_clk_cnt_a_4[1]),
	.A(i2c_reg_clk[2]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1_RNIH4TG .INIT=20'h64182;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2_RNI56401  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[1]),
	.S(un9_i2c_clk_cnt_a_4_cry_2_RNI56401_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_2_RNI56401_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un9_i2c_clk_cnt_a_4[2]),
	.A(un9_i2c_clk_cnt_a_4[3]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2_RNI56401 .INIT=20'h68421;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4_RNI1CBF1  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[2]),
	.S(un9_i2c_clk_cnt_a_4_cry_4_RNI1CBF1_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_4_RNI1CBF1_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un9_i2c_clk_cnt_a_4[4]),
	.A(un9_i2c_clk_cnt_a_4[5]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4_RNI1CBF1 .INIT=20'h68421;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6_RNI5MIU1  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[3]),
	.S(un9_i2c_clk_cnt_a_4_cry_6_RNI5MIU1_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_6_RNI5MIU1_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un9_i2c_clk_cnt_a_4[6]),
	.A(un9_i2c_clk_cnt_a_4[7]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6_RNI5MIU1 .INIT=20'h68421;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8_RNIH4QD2  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[4]),
	.S(un9_i2c_clk_cnt_a_4_cry_8_RNIH4QD2_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_8_RNIH4QD2_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un9_i2c_clk_cnt_a_4[8]),
	.A(un9_i2c_clk_cnt_a_4[9]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8_RNIH4QD2 .INIT=20'h68421;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10_RNI1US33  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[5]),
	.S(un9_i2c_clk_cnt_a_4_cry_10_RNI1US33_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_10_RNI1US33_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un9_i2c_clk_cnt_a_4[10]),
	.A(un9_i2c_clk_cnt_a_4[11]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10_RNI1US33 .INIT=20'h68421;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12_RNIPRVP3  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[6]),
	.S(un9_i2c_clk_cnt_a_4_cry_12_RNIPRVP3_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_12_RNIPRVP3_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un9_i2c_clk_cnt_a_4[12]),
	.A(un9_i2c_clk_cnt_a_4[13]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12_RNIPRVP3 .INIT=20'h68421;
// @10:167
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13_RNIFUO84  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[7]),
	.S(un9_i2c_clk_cnt_a_4_cry_13_RNIFUO84_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_13_RNIFUO84_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un9_i2c_clk_cnt_a_4_cry_13),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13_RNIFUO84 .INIT=20'h61800;
  ARI1 un15_bit_to_sda_7_2_1_wmux_3 (
	.FCO(un15_bit_to_sda_7_2_1_wmux_3_FCO),
	.S(un15_bit_to_sda_7_2_1_wmux_3_S),
	.Y(un15_bit_to_sda),
	.B(un15_bit_to_sda_7_2_1_0_y1),
	.C(bit_counter[2]),
	.D(VCC),
	.A(un15_bit_to_sda_7_2_1_0_y3),
	.FCI(un15_bit_to_sda_7_2_1_co1_0)
);
defparam un15_bit_to_sda_7_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 un15_bit_to_sda_7_2_1_wmux_2 (
	.FCO(un15_bit_to_sda_7_2_1_co1_0),
	.S(un15_bit_to_sda_7_2_1_wmux_2_S),
	.Y(un15_bit_to_sda_7_2_1_0_y3),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[5]),
	.D(i2c_reg_datI[7]),
	.A(un15_bit_to_sda_7_2_1_y0_0),
	.FCI(un15_bit_to_sda_7_2_1_co0_0)
);
defparam un15_bit_to_sda_7_2_1_wmux_2.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_7_2_1_wmux_1 (
	.FCO(un15_bit_to_sda_7_2_1_co0_0),
	.S(un15_bit_to_sda_7_2_1_wmux_1_S),
	.Y(un15_bit_to_sda_7_2_1_y0_0),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[4]),
	.D(i2c_reg_datI[6]),
	.A(bit_counter[1]),
	.FCI(un15_bit_to_sda_7_2_1_0_co1)
);
defparam un15_bit_to_sda_7_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 un15_bit_to_sda_7_2_1_wmux_0 (
	.FCO(un15_bit_to_sda_7_2_1_0_co1),
	.S(un15_bit_to_sda_7_2_1_wmux_0_S),
	.Y(un15_bit_to_sda_7_2_1_0_y1),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[1]),
	.D(i2c_reg_datI[3]),
	.A(un15_bit_to_sda_7_2_1_0_y0),
	.FCI(un15_bit_to_sda_7_2_1_0_co0)
);
defparam un15_bit_to_sda_7_2_1_wmux_0.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_7_2_1_0_wmux (
	.FCO(un15_bit_to_sda_7_2_1_0_co0),
	.S(un15_bit_to_sda_7_2_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_2_1_0_y0),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[0]),
	.D(i2c_reg_datI[2]),
	.A(bit_counter[1]),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_2_1_0_wmux.INIT=20'h0FA44;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7_0[1]  (
	.A(bit_counter[2]),
	.B(bit_counter[1]),
	.C(bit_counter[0]),
	.D(N_649),
	.Y(bit_counter_7_0[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7_0[1] .INIT=16'hC2C0;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIIT6T_0  (
	.A(un3_psel_0_o2_RNI18UI_0),
	.B(PADDR_c[3]),
	.C(PADDR_c[6]),
	.D(PADDR_c[0]),
	.Y(un3_psel_0_o2_RNIIT6T_0)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIIT6T_0 .INIT=16'h2000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIIT6T  (
	.A(un3_psel_0_o2_RNI18UI_0),
	.B(PADDR_c[3]),
	.C(PADDR_c[6]),
	.D(PADDR_c[0]),
	.Y(un3_psel_0_o2_RNIIT6T)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIIT6T .INIT=16'h8000;
// @9:217
  CFG3 i2c_clk_pulse_2_sqmuxa_i_0 (
	.A(state_handshake_Z),
	.B(N_658),
	.C(un9_i2c_clk_cnt_0_data_tmp[7]),
	.Y(N_31)
);
defparam i2c_clk_pulse_2_sqmuxa_i_0.INIT=8'hEF;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIVSBM  (
	.A(un3_psel_0_o2),
	.B(PADDR_c[7]),
	.C(RSTn_c),
	.D(PADDR_c[6]),
	.Y(un3_psel_0_o2_RNIVSBM)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIVSBM .INIT=16'h0040;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_11  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m84_0_a2_0_1z),
	.Y(awe42)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_11 .INIT=16'h2000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_12  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m66_0_a2_0_1z),
	.Y(awe26)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_12 .INIT=16'h2000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_10  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m74_0_a2_0_1z),
	.Y(awe58)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_10 .INIT=16'h2000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_6  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe2)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_6 .INIT=16'h2000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNII6V61_0  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2),
	.D(N_833),
	.Y(i2c_reg_clk_10)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNII6V61_0 .INIT=16'h0200;
// @10:477
  CFG4 \gen_seq_logic.p_sequence_run.un19_seq_enable  (
	.A(seq_run),
	.B(i2c_ready_0),
	.C(i2c_int),
	.D(i2c_status_out[0]),
	.Y(un19_seq_enable)
);
defparam \gen_seq_logic.p_sequence_run.un19_seq_enable .INIT=16'h2022;
// @9:230
  CFG3 \i2c_read_reg_RNO[0]  (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[3]),
	.C(N_58),
	.Y(N_11_i)
);
defparam \i2c_read_reg_RNO[0] .INIT=8'hE0;
// @11:95
  CFG3 m98_0_a2 (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(N_833),
	.Y(un8_pwrite)
);
defparam m98_0_a2.INIT=8'h10;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_7  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe0)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_7 .INIT=16'h1000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_13  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m74_0_a2_0_1z),
	.Y(awe56)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_13 .INIT=16'h1000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNII6V61  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2),
	.D(N_833),
	.Y(un31_psel)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNII6V61 .INIT=16'h0400;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_4  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m66_0_a2_0_1z),
	.Y(awe20)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_4 .INIT=16'h4000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_5  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe4)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_5 .INIT=16'h4000;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i_o2[0]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.C(PADDR_c[2]),
	.Y(PRDATA_sig_13_6_i_m2_i_o2_0)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i_o2[0] .INIT=8'hFE;
// @11:95
  CFG4 PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2 (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.C(i2c_read_reg_RNI6FGM[2]),
	.D(PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIP6AP_Z),
	.Y(PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2_1z)
);
defparam PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2.INIT=16'h10FE;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5_i_m2_i_m2[0]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.C(N_781),
	.D(N_784),
	.Y(N_783)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5_i_m2_i_m2[0] .INIT=16'hFE10;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5[7]  (
	.A(un8_pwrite),
	.B(PRDATA_sig_7_sqmuxa),
	.C(PRDATA_sig_13_5_1[7]),
	.D(i2c_seq_regs_1_0),
	.Y(N_409)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5[7] .INIT=16'hCD01;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_8  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m74_0_a2_0_1z),
	.Y(awe62)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_8 .INIT=16'h8000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_9  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m66_0_a2_0_1z),
	.Y(awe30)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_9 .INIT=16'h8000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_3  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe6)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_3 .INIT=16'h8000;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_0 (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(un1_prdata_sig50_i_a3_0_o2_Z),
	.D(un3_psel_0_o2_RNIIT6T_0),
	.Y(awe7)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_0.INIT=16'h0100;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1 (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(un1_prdata_sig50_i_a3_0_o2_Z),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe15)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1.INIT=16'h0100;
// @10:249
  CFG4 un1_prdata_sig50_i_a3_0_a2_1_0_RNI8A5T (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(un1_prdata_sig50_i_a3_0_a2_1),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(N_665_i)
);
defparam un1_prdata_sig50_i_a3_0_a2_1_0_RNI8A5T.INIT=16'hEFFF;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_1  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(m82_0_a2_0_1z),
	.D(un3_psel_0_o2_RNIIT6T_0),
	.Y(awe1)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_1 .INIT=16'h1000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_2  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(m119_0_a2_0_1z),
	.D(un3_psel_0_o2_RNIIT6T_0),
	.Y(awe3)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_2 .INIT=16'h1000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_0  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(m29_0_a2_0_1z),
	.D(un3_psel_0_o2_RNIIT6T_0),
	.Y(awe5)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_0 .INIT=16'h1000;
// @9:272
  CFG4 \p_i2c_data_state_machine.un40_i2c_state_cur  (
	.A(seq_run),
	.B(i2c_reg_ctrl[4]),
	.C(initiate_last_Z),
	.D(i2c_reg_ctrl[0]),
	.Y(un40_i2c_state_cur)
);
defparam \p_i2c_data_state_machine.un40_i2c_state_cur .INIT=16'h0B08;
// @9:230
  CFG4 did_ack_RNIGFNK1 (
	.A(did_ack_Z),
	.B(bit_counter[2]),
	.C(bit_counter[1]),
	.D(bit_counter[0]),
	.Y(N_637_i)
);
defparam did_ack_RNIGFNK1.INIT=16'hFFFD;
// @9:230
  CFG4 \i2c_state_cur_ns_0_o2[0]  (
	.A(i2c_state_cur[8]),
	.B(i2c_state_cur[4]),
	.C(i2c_state_cur[12]),
	.D(i2c_state_cur[0]),
	.Y(N_80)
);
defparam \i2c_state_cur_ns_0_o2[0] .INIT=16'hFFFE;
// @10:268
  CFG4 PRDATA_sig_7_sqmuxa_0_a3_0_a2 (
	.A(PADDR_c[7]),
	.B(PSEL_c),
	.C(PWRITE_c),
	.D(PADDR_c[6]),
	.Y(PRDATA_sig_7_sqmuxa)
);
defparam PRDATA_sig_7_sqmuxa_0_a3_0_a2.INIT=16'h0008;
// @9:230
  CFG4 \p_i2c_data_state_machine.un40_i2c_state_cur_RNI3B3GIP1  (
	.A(un40_i2c_state_cur),
	.B(N_790_i_Z),
	.C(i2c_state_cur[16]),
	.D(un9_i2c_ready),
	.Y(N_642_2)
);
defparam \p_i2c_data_state_machine.un40_i2c_state_cur_RNI3B3GIP1 .INIT=16'h8000;
// @11:95
  CFG3 \p_reg_ctrl.un3_psel_0_o2_RNI18UI  (
	.A(RSTn_c),
	.B(PADDR_c[7]),
	.C(un3_psel_0_o2),
	.Y(un3_psel_0_o2_RNI18UI)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNI18UI .INIT=8'h5D;
// @11:95
  CFG4 \status_sig_RNIH9NJ1[0]  (
	.A(i2c_int),
	.B(i2c_reg_ctrl[4]),
	.C(un3_psel_0_o2_RNI18UI),
	.D(i2c_status_out[0]),
	.Y(status_sig_RNIH9NJ1[0])
);
defparam \status_sig_RNIH9NJ1[0] .INIT=16'h0008;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNI4LN7D61  (
	.A(status_sig_RNIH9NJ1[0]),
	.B(un3_psel_0_o2_RNIVSBM),
	.C(i2c_seq_regs_2[0]),
	.D(i2c_seq_regs_2[1]),
	.Y(un1_rstn_1)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNI4LN7D61 .INIT=16'hECCC;
// @9:230
  CFG4 \i2c_state_cur_ns_0[0]  (
	.A(i2c_state_cur_ns_0_0[0]),
	.B(i2c_state_cur_ns_0_1[0]),
	.C(i2c_state_cur[16]),
	.D(N_65),
	.Y(i2c_state_cur_ns[0])
);
defparam \i2c_state_cur_ns_0[0] .INIT=16'hEAFA;
// @9:230
  CFG4 \i2c_state_cur_ns_0_1_0[0]  (
	.A(i2c_instruct_0),
	.B(i2c_instruct[1]),
	.C(un9_i2c_ready),
	.D(N_790_i_Z),
	.Y(i2c_state_cur_ns_0_1[0])
);
defparam \i2c_state_cur_ns_0_1_0[0] .INIT=16'h0010;
// @9:230
  CFG4 N_790_i (
	.A(N_790_i_1_Z),
	.B(un2_i2c_instruct_i),
	.C(i2c_reg_ctrl[4]),
	.D(i2c_seq_regs[7]),
	.Y(N_790_i_Z)
);
defparam N_790_i.INIT=16'hD515;
// @9:230
  CFG3 N_790_i_1 (
	.A(i2c_reg_ctrl[1]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_seq_regs_2[1]),
	.Y(N_790_i_1_Z)
);
defparam N_790_i_1.INIT=8'h1D;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_5_1[7]  (
	.A(i2c_data_out_Z[7]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[7]),
	.Y(PRDATA_sig_13_5_1[7])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5_1[7] .INIT=8'h47;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4[7]  (
	.A(PRDATA_sig_13_4_1[7]),
	.B(sequence_cnt[5]),
	.C(PADDR_c[1]),
	.Y(N_399)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4[7] .INIT=8'h5C;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[7]  (
	.A(i2c_reg_clk[7]),
	.B(PADDR_c[0]),
	.C(i2c_reg_clk[15]),
	.Y(PRDATA_sig_13_4_1[7])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[7] .INIT=8'h1D;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_i_m2[5]  (
	.A(PRDATA_sig_13_4_i_m2_1[5]),
	.B(sequence_cnt[3]),
	.C(PADDR_c[1]),
	.Y(PRDATA_sig_13_4_i_m2_0)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_i_m2[5] .INIT=8'h5C;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_i_m2_1[5]  (
	.A(i2c_reg_clk[5]),
	.B(PADDR_c[0]),
	.C(i2c_reg_clk[13]),
	.Y(PRDATA_sig_13_4_i_m2_1[5])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_i_m2_1[5] .INIT=8'h1D;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i_m2[0]  (
	.A(PRDATA_sig_13_6_i_m2_i_m2_1[0]),
	.B(i2c_status_out[0]),
	.C(PADDR_c[1]),
	.Y(N_793)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i_m2[0] .INIT=8'h5C;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i_m2_1[0]  (
	.A(PADDR_c[0]),
	.B(i2c_reg_clk[0]),
	.C(i2c_reg_clk[8]),
	.Y(PRDATA_sig_13_6_i_m2_i_m2_1[0])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i_m2_1[0] .INIT=8'h1B;
// @11:95
  CFG3 \status_sig_RNI5H371[1]  (
	.A(m112_i_m2_1_0_Z),
	.B(i2c_int),
	.C(PADDR_c[1]),
	.Y(status_sig_RNI5H371_0)
);
defparam \status_sig_RNI5H371[1] .INIT=8'hA3;
// @11:95
  CFG3 m112_i_m2_1_0 (
	.A(PADDR_c[0]),
	.B(i2c_reg_clk[1]),
	.C(i2c_reg_clk[9]),
	.Y(m112_i_m2_1_0_Z)
);
defparam m112_i_m2_1_0.INIT=8'h1B;
// @10:477
  CFG2 seq_finished_1_sqmuxa_0 (
	.A(un19_seq_enable),
	.B(i2c_status_out[0]),
	.Y(seq_finished_1_sqmuxa_0_Z)
);
defparam seq_finished_1_sqmuxa_0.INIT=4'h2;
// @11:95
  CFG2 m119_0_a2_0 (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.Y(m119_0_a2_0_1z)
);
defparam m119_0_a2_0.INIT=4'h2;
// @9:230
  CFG2 \status_sig_RNIRKMT[0]  (
	.A(i2c_int),
	.B(i2c_status_out[0]),
	.Y(un9_i2c_ready)
);
defparam \status_sig_RNIRKMT[0] .INIT=4'hB;
// @10:470
  CFG2 \gen_seq_logic.p_sequence_run.un33_seq_enable_0_40_a2  (
	.A(i2c_reg_ctrl[4]),
	.B(seq_run),
	.Y(N_604)
);
defparam \gen_seq_logic.p_sequence_run.un33_seq_enable_0_40_a2 .INIT=4'h2;
// @9:302
  CFG2 \p_i2c_data_state_machine.un10_i2c_clk_pulse_i_0_o2  (
	.A(i2c_clk_pulse_Z),
	.B(state_handshake_Z),
	.Y(N_58)
);
defparam \p_i2c_data_state_machine.un10_i2c_clk_pulse_i_0_o2 .INIT=4'h2;
// @9:205
  CFG2 un1_status_sig24_1_0_m3_0_a2_0 (
	.A(i2c_int),
	.B(i2c_status_out[0]),
	.Y(N_658)
);
defparam un1_status_sig24_1_0_m3_0_a2_0.INIT=4'h1;
// @9:243
  CFG2 \p_i2c_data_state_machine.i2c_read_reg_5_0_a2[0]  (
	.A(i2c_state_cur[3]),
	.B(SDAI_sig_history[0]),
	.Y(i2c_read_reg_5[0])
);
defparam \p_i2c_data_state_machine.i2c_read_reg_5_0_a2[0] .INIT=4'h4;
// @9:230
  CFG2 \i2c_state_cur_RNI1JJ7[2]  (
	.A(i2c_state_cur[3]),
	.B(i2c_state_cur[2]),
	.Y(N_655)
);
defparam \i2c_state_cur_RNI1JJ7[2] .INIT=4'h1;
// @11:95
  CFG2 m82_0_a2_0 (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.Y(m82_0_a2_0_1z)
);
defparam m82_0_a2_0.INIT=4'h1;
// @11:95
  CFG2 m29_0_a2_0 (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.Y(m29_0_a2_0_1z)
);
defparam m29_0_a2_0.INIT=4'h4;
// @11:95
  CFG2 m127_0_a2 (
	.A(i2c_seq_regs_2[0]),
	.B(i2c_seq_regs_2[1]),
	.Y(un2_i2c_instruct_i)
);
defparam m127_0_a2.INIT=4'h4;
// @10:249
  CFG2 un1_prdata_sig50_i_a3_0_o2 (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.Y(un1_prdata_sig50_i_a3_0_o2_Z)
);
defparam un1_prdata_sig50_i_a3_0_o2.INIT=4'h7;
// @10:262
  CFG2 \gen_seq_APB_read_logic.un16_pwrite_1_0_a2_0_a2  (
	.A(PADDR_c[2]),
	.B(PADDR_c[3]),
	.Y(un16_pwrite_1)
);
defparam \gen_seq_APB_read_logic.un16_pwrite_1_0_a2_0_a2 .INIT=4'h1;
// @10:249
  CFG2 un1_prdata_sig50_i_a3_0_a2_0 (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.Y(un1_prdata_sig50_i_a3_0_a2_0_Z)
);
defparam un1_prdata_sig50_i_a3_0_a2_0.INIT=4'h1;
// @10:319
  CFG3 i2c_initiate (
	.A(i2c_reg_ctrl[4]),
	.B(i2c_reg_ctrl[0]),
	.C(seq_run),
	.Y(i2c_initiate_Z)
);
defparam i2c_initiate.INIT=8'hE4;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_1_i_m2_i_m2[0]  (
	.A(i2c_data_out_Z[0]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[0]),
	.Y(N_781)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_1_i_m2_i_m2[0] .INIT=8'hB8;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_3_i_m2[0]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(i2c_reg_ctrl[0]),
	.C(i2c_seq_regs_1_7),
	.Y(N_784)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_3_i_m2[0] .INIT=8'hE4;
// @11:95
  CFG3 PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIP6AP (
	.A(PRDATA_sig_7_sqmuxa),
	.B(i2c_reg_ctrl[1]),
	.C(i2c_seq_regs_1_6),
	.Y(PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIP6AP_Z)
);
defparam PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIP6AP.INIT=8'h1B;
// @11:95
  CFG3 \i2c_read_reg_RNI6FGM[2]  (
	.A(i2c_data_out_Z[1]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[1]),
	.Y(i2c_read_reg_RNI6FGM[2])
);
defparam \i2c_read_reg_RNI6FGM[2] .INIT=8'hB8;
// @9:305
  CFG4 un1_i2c_state_cur_7_0_a3_0_a2_2 (
	.A(i2c_state_cur[8]),
	.B(i2c_state_cur[6]),
	.C(i2c_state_cur[1]),
	.D(i2c_state_cur[0]),
	.Y(un1_i2c_state_cur_7_0_a3_0_a2_2_Z)
);
defparam un1_i2c_state_cur_7_0_a3_0_a2_2.INIT=16'h0001;
// @10:249
  CFG4 un1_prdata_sig50_i_a3_0_a2_1_0 (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PADDR_c[6]),
	.D(PADDR_c[3]),
	.Y(un1_prdata_sig50_i_a3_0_a2_1)
);
defparam un1_prdata_sig50_i_a3_0_a2_1_0.INIT=16'h0004;
// @9:390
  CFG4 un2_bit_to_sda_0_a2 (
	.A(i2c_instr_reg[0]),
	.B(did_ack_Z),
	.C(i2c_instr_reg[2]),
	.D(i2c_instr_reg[1]),
	.Y(un2_bit_to_sda_i)
);
defparam un2_bit_to_sda_0_a2.INIT=16'h0010;
// @10:298
  CFG3 \p_reg_ctrl.un3_psel_0_o2  (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PENABLE_c),
	.Y(un3_psel_0_o2)
);
defparam \p_reg_ctrl.un3_psel_0_o2 .INIT=8'h7F;
// @9:230
  CFG4 \status_sig_ns_i_0_o2_0_d[0]  (
	.A(i2c_instruct_0),
	.B(i2c_instruct[1]),
	.C(i2c_state_cur[16]),
	.D(un40_i2c_state_cur),
	.Y(status_sig_ns_i_0_o2_0_d[0])
);
defparam \status_sig_ns_i_0_o2_0_d[0] .INIT=16'h1FFF;
// @9:243
  CFG3 \p_i2c_data_state_machine.bit_counter_7_i_0_a2_1[0]  (
	.A(bit_counter[2]),
	.B(bit_counter[1]),
	.C(bit_counter[0]),
	.Y(N_657)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_0_a2_1[0] .INIT=8'h01;
// @9:230
  CFG3 un1_bit_counter_2_sqmuxa_1_i_0_a2 (
	.A(un40_i2c_state_cur),
	.B(i2c_int),
	.C(i2c_state_cur[16]),
	.Y(N_660)
);
defparam un1_bit_counter_2_sqmuxa_1_i_0_a2.INIT=8'h80;
// @9:243
  CFG3 \p_i2c_data_state_machine.bit_counter_7_1_i_o2[1]  (
	.A(un40_i2c_state_cur),
	.B(i2c_state_cur[16]),
	.C(un9_i2c_ready),
	.Y(N_63)
);
defparam \p_i2c_data_state_machine.bit_counter_7_1_i_o2[1] .INIT=8'h7F;
// @9:230
  CFG2 \i2c_state_cur_ns_0_a2_3[0]  (
	.A(un9_i2c_ready),
	.B(i2c_state_cur[16]),
	.Y(N_648)
);
defparam \i2c_state_cur_ns_0_a2_3[0] .INIT=4'h4;
// @9:217
  CFG2 i2c_clk_pulse_2_sqmuxa_i_o2 (
	.A(un9_i2c_clk_cnt_0_data_tmp[7]),
	.B(N_658),
	.Y(i2c_clk_pulse_2_sqmuxa_i_o2_Z)
);
defparam i2c_clk_pulse_2_sqmuxa_i_o2.INIT=4'hD;
// @9:243
  CFG3 SCLO_sig_1_0_a3_0_o2 (
	.A(i2c_state_cur[12]),
	.B(i2c_state_cur[4]),
	.C(i2c_state_cur[0]),
	.Y(N_72)
);
defparam SCLO_sig_1_0_a3_0_o2.INIT=8'hFE;
// @9:230
  CFG3 \status_sig_ns_0_0_a2[1]  (
	.A(un40_i2c_state_cur),
	.B(i2c_int),
	.C(i2c_state_cur[16]),
	.Y(N_632)
);
defparam \status_sig_ns_0_0_a2[1] .INIT=8'h4C;
// @9:305
  CFG3 un1_i2c_state_cur_5_i_a3_0_a2 (
	.A(i2c_state_cur[0]),
	.B(N_655),
	.C(i2c_state_cur[1]),
	.Y(N_239_i)
);
defparam un1_i2c_state_cur_5_i_a3_0_a2.INIT=8'h04;
// @11:95
  CFG3 m84_0_a2_0 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(PADDR_c[0]),
	.Y(m84_0_a2_0_1z)
);
defparam m84_0_a2_0.INIT=8'h02;
// @11:95
  CFG3 m74_0_a2_0 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(PADDR_c[0]),
	.Y(m74_0_a2_0_1z)
);
defparam m74_0_a2_0.INIT=8'h08;
// @10:495
  CFG2 \gen_seq_logic.p_sequence_run.un33_seq_enable  (
	.A(un9_i2c_ready),
	.B(seq_run),
	.Y(un33_seq_enable)
);
defparam \gen_seq_logic.p_sequence_run.un33_seq_enable .INIT=4'h2;
// @10:268
  CFG3 PRDATA_sig_8_sqmuxa_i_i_a2 (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PADDR_c[7]),
	.Y(PRDATA_sig_8_sqmuxa)
);
defparam PRDATA_sig_8_sqmuxa_i_i_a2.INIT=8'h40;
// @11:95
  CFG3 m66_0_a2_0 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(PADDR_c[0]),
	.Y(m66_0_a2_0_1z)
);
defparam m66_0_a2_0.INIT=8'h04;
// @9:230
  CFG2 i2c_read_reg_253_0_0_a2_0_a2 (
	.A(N_58),
	.B(i2c_state_cur[3]),
	.Y(i2c_read_reg_253)
);
defparam i2c_read_reg_253_0_0_a2_0_a2.INIT=4'h8;
// @9:230
  CFG4 \status_sig_ns_i_0_o2_0_0_0[0]  (
	.A(un40_i2c_state_cur),
	.B(N_790_i_Z),
	.C(i2c_status_out[0]),
	.D(i2c_state_cur[16]),
	.Y(status_sig_ns_i_0_o2_0_0_0[0])
);
defparam \status_sig_ns_i_0_o2_0_0_0[0] .INIT=16'h070F;
// @9:230
  CFG4 \status_sig_ns_i_0_a2_3_2[0]  (
	.A(i2c_instr_reg[0]),
	.B(i2c_instr_reg[2]),
	.C(i2c_instr_reg[1]),
	.D(N_58),
	.Y(status_sig_ns_i_0_a2_3_2[0])
);
defparam \status_sig_ns_i_0_a2_3_2[0] .INIT=16'h1000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIEGRL  (
	.A(PADDR_c[7]),
	.B(PADDR_c[6]),
	.C(PADDR_c[3]),
	.D(un3_psel_0_o2),
	.Y(m119_0_a2_1)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIEGRL .INIT=16'h0001;
// @9:243
  CFG4 SCLO_sig_1_0_a3_0_a2 (
	.A(i2c_state_cur[3]),
	.B(N_72),
	.C(i2c_state_cur[11]),
	.D(i2c_state_cur[7]),
	.Y(SCLO_sig_1)
);
defparam SCLO_sig_1_0_a3_0_a2.INIT=16'h0001;
// @9:305
  CFG4 un1_i2c_state_cur_7_0_a3_0_a2 (
	.A(i2c_state_cur[7]),
	.B(i2c_state_cur[16]),
	.C(un1_i2c_state_cur_7_0_a3_0_a2_2_Z),
	.D(N_655),
	.Y(N_242_i)
);
defparam un1_i2c_state_cur_7_0_a3_0_a2.INIT=16'h1000;
// @9:149
  CFG3 \p_i2c_line_filters.SDAI_sig_history_6_f0_i_o2[0]  (
	.A(SDA_filt[2]),
	.B(SDA_filt[1]),
	.C(SDAI_sig_history[0]),
	.Y(N_66)
);
defparam \p_i2c_line_filters.SDAI_sig_history_6_f0_i_o2[0] .INIT=8'hE8;
// @11:95
  CFG4 m92_0_a2_0 (
	.A(PADDR_c[7]),
	.B(PADDR_c[6]),
	.C(PADDR_c[3]),
	.D(awe14_0_a3_0_a2_0),
	.Y(N_833)
);
defparam m92_0_a2_0.INIT=16'h0100;
// @9:244
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_0_a2_0  (
	.A(i2c_instr_reg[1]),
	.B(i2c_instr_reg[2]),
	.C(un9_i2c_ready),
	.D(N_657),
	.Y(N_640)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_a2_0 .INIT=16'h0400;
// @9:230
  CFG4 \i2c_state_cur_ns_0_o2_0[0]  (
	.A(i2c_instr_reg[2]),
	.B(i2c_instr_reg[1]),
	.C(un9_i2c_ready),
	.D(un40_i2c_state_cur),
	.Y(N_65)
);
defparam \i2c_state_cur_ns_0_o2_0[0] .INIT=16'hF202;
// @9:243
  CFG3 \p_i2c_data_state_machine.bit_counter_7_1_i_a2_0[1]  (
	.A(i2c_instr_reg[1]),
	.B(N_648),
	.C(i2c_instr_reg[2]),
	.Y(N_649)
);
defparam \p_i2c_data_state_machine.bit_counter_7_1_i_a2_0[1] .INIT=8'h40;
// @9:230
  CFG3 \i2c_state_cur_ns_i_i_a2[1]  (
	.A(i2c_state_cur[15]),
	.B(i2c_state_cur[16]),
	.C(N_58),
	.Y(N_645)
);
defparam \i2c_state_cur_ns_i_i_a2[1] .INIT=8'h8A;
// @10:488
  CFG3 \gen_seq_logic.p_sequence_run.un4_seq_cmd  (
	.A(i2c_seq_regs_2[0]),
	.B(un19_seq_enable),
	.C(i2c_seq_regs_2[1]),
	.Y(un4_seq_cmd)
);
defparam \gen_seq_logic.p_sequence_run.un4_seq_cmd .INIT=8'h01;
// @9:205
  CFG3 un1_status_sig24_1_0_m3_0 (
	.A(i2c_state_cur[16]),
	.B(N_58),
	.C(N_658),
	.Y(un1_status_sig24_1_0_m3_0_Z)
);
defparam un1_status_sig24_1_0_m3_0.INIT=8'hE4;
// @9:230
  CFG4 \status_sig_ns_i_0_a2_1[0]  (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.C(N_58),
	.D(i2c_state_cur[16]),
	.Y(N_631)
);
defparam \status_sig_ns_i_0_a2_1[0] .INIT=16'h00E0;
// @9:384
  CFG3 state_handshake_0_sqmuxa_i_0 (
	.A(i2c_state_cur[16]),
	.B(state_handshake_Z),
	.C(i2c_clk_pulse_Z),
	.Y(N_50)
);
defparam state_handshake_0_sqmuxa_i_0.INIT=8'h1C;
// @9:230
  CFG3 \i2c_state_cur_ns_i_i_a2[9]  (
	.A(i2c_state_cur[7]),
	.B(i2c_state_cur[16]),
	.C(N_58),
	.Y(N_641)
);
defparam \i2c_state_cur_ns_i_i_a2[9] .INIT=8'h8A;
// @10:320
  CFG4 \i2c_instruct_1[1]  (
	.A(i2c_reg_ctrl[2]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_seq_regs[6]),
	.D(un2_i2c_instruct_i),
	.Y(i2c_instruct[1])
);
defparam \i2c_instruct_1[1] .INIT=16'hE222;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_0_0[0]  (
	.A(bit_counter[0]),
	.B(i2c_state_cur[16]),
	.C(N_657),
	.D(un9_i2c_ready),
	.Y(bit_counter_7_i_0_0[0])
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_0_0[0] .INIT=16'h11F1;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_a2_0_RNI9AB21 (
	.A(PADDR_c[0]),
	.B(m119_0_a2_0_1z),
	.C(un1_prdata_sig50_i_a3_0_a2_0_Z),
	.D(m119_0_a2_1),
	.Y(i2c_reg_clk_18)
);
defparam un1_prdata_sig50_i_a3_0_a2_0_RNI9AB21.INIT=16'h8000;
// @9:230
  CFG4 \i2c_state_cur_ns_i_i_a2_0[5]  (
	.A(i2c_instruct_0),
	.B(i2c_instruct[1]),
	.C(N_63),
	.D(N_790_i_Z),
	.Y(N_644)
);
defparam \i2c_state_cur_ns_i_i_a2_0[5] .INIT=16'h0004;
// @10:477
  CFG4 seq_finished_1_sqmuxa (
	.A(sequence_cnt[5]),
	.B(sequence_cnt[4]),
	.C(ra63_2),
	.D(seq_finished_1_sqmuxa_0_Z),
	.Y(seq_finished_1_sqmuxa_1z)
);
defparam seq_finished_1_sqmuxa.INIT=16'h8000;
// @9:230
  CFG4 \status_sig_ns_i_0_a2_2[0]  (
	.A(i2c_instruct_0),
	.B(i2c_instruct[1]),
	.C(N_660),
	.D(N_790_i_Z),
	.Y(N_100)
);
defparam \status_sig_ns_i_0_a2_2[0] .INIT=16'h0010;
// @9:244
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_0_0  (
	.A(un40_i2c_state_cur),
	.B(N_640),
	.C(did_ack_Z),
	.D(un9_i2c_ready),
	.Y(did_ack_4)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_0 .INIT=16'hDCFC;
// @9:243
  CFG3 \p_i2c_data_state_machine.bit_counter_7_i_0_a2_0[2]  (
	.A(bit_counter[0]),
	.B(N_649),
	.C(bit_counter[1]),
	.Y(N_661)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_0_a2_0[2] .INIT=8'h04;
// @10:482
  CFG4 \gen_seq_logic.p_sequence_run.un25_seq_enable  (
	.A(sequence_cnt[5]),
	.B(i2c_status_out[0]),
	.C(ra63_2),
	.D(sequence_cnt[4]),
	.Y(un25_seq_enable)
);
defparam \gen_seq_logic.p_sequence_run.un25_seq_enable .INIT=16'hECCC;
// @10:488
  CFG4 seq_finished_0_sqmuxa (
	.A(sequence_cnt[5]),
	.B(sequence_cnt[4]),
	.C(ra63_2),
	.D(un4_seq_cmd),
	.Y(seq_finished_0_sqmuxa_1z)
);
defparam seq_finished_0_sqmuxa.INIT=16'h8000;
// @11:95
  CFG3 \p_reg_ctrl.un3_psel_0_o2_RNI18UI_0  (
	.A(RSTn_c),
	.B(PADDR_c[7]),
	.C(un3_psel_0_o2),
	.Y(un3_psel_0_o2_RNI18UI_0)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNI18UI_0 .INIT=8'h08;
// @9:230
  CFG4 \p_i2c_data_state_machine.SDAO_sig_5_iv_i  (
	.A(N_239_i),
	.B(un2_bit_to_sda_i),
	.C(un15_bit_to_sda),
	.D(N_242_i),
	.Y(SDAO_sig_5_iv_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_5_iv_i .INIT=16'h00FB;
// @10:298
  CFG3 \i2c_reg_ctrl_2[0]  (
	.A(PWDATA_c_0),
	.B(un5_psel),
	.C(i2c_reg_ctrl[0]),
	.Y(i2c_reg_ctrl_2[0])
);
defparam \i2c_reg_ctrl_2[0] .INIT=8'hB8;
// @10:298
  CFG3 \i2c_reg_ctrl_2[4]  (
	.A(PWDATA_c_4),
	.B(un5_psel),
	.C(i2c_reg_ctrl[4]),
	.Y(i2c_reg_ctrl_2_0)
);
defparam \i2c_reg_ctrl_2[4] .INIT=8'hB8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out_i_m2[1]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c_1),
	.C(i2c_data_out_Z[1]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out_i_m2_0)
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out_i_m2[1] .INIT=16'hF0D8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[5]  (
	.A(PADDR_c[0]),
	.B(PADDR_c[7]),
	.C(sequence_cnt[0]),
	.D(un3_psel_0_o2),
	.Y(un1_sequence_cnt[5])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[5] .INIT=16'hF0B8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[4]  (
	.A(PADDR_c[1]),
	.B(PADDR_c[7]),
	.C(sequence_cnt[1]),
	.D(un3_psel_0_o2),
	.Y(un1_sequence_cnt[4])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[4] .INIT=16'hF0B8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[3]  (
	.A(PADDR_c[2]),
	.B(PADDR_c[7]),
	.C(sequence_cnt[2]),
	.D(un3_psel_0_o2),
	.Y(un1_sequence_cnt[3])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[3] .INIT=16'hF0B8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[2]  (
	.A(PADDR_c[3]),
	.B(PADDR_c[7]),
	.C(sequence_cnt[3]),
	.D(un3_psel_0_o2),
	.Y(un1_sequence_cnt[2])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[2] .INIT=16'hF0B8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[1]  (
	.A(PADDR_c[4]),
	.B(PADDR_c[7]),
	.C(sequence_cnt[4]),
	.D(un3_psel_0_o2),
	.Y(un1_sequence_cnt[1])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[1] .INIT=16'hF0B8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[0]  (
	.A(PADDR_c[5]),
	.B(PADDR_c[7]),
	.C(sequence_cnt[5]),
	.D(un3_psel_0_o2),
	.Y(un1_sequence_cnt[0])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_sequence_cnt[0] .INIT=16'hF0B8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[0]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c_0),
	.C(i2c_data_out_Z[0]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out_0)
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[0] .INIT=16'hF0D8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[4]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c_4),
	.C(i2c_data_out[4]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out_4)
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[4] .INIT=16'hF0D8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[7]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c_7),
	.C(i2c_data_out_Z[7]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out_7)
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[7] .INIT=16'hF0D8;
// @9:230
  CFG4 \i2c_state_cur_ns_0_0[0]  (
	.A(N_637_i),
	.B(N_648),
	.C(N_80),
	.D(N_58),
	.Y(i2c_state_cur_ns_0_0[0])
);
defparam \i2c_state_cur_ns_0_0[0] .INIT=16'hF444;
// @9:230
  CFG4 \i2c_state_cur_ns_0_0[13]  (
	.A(N_637_i),
	.B(N_649),
	.C(i2c_state_cur[3]),
	.D(N_58),
	.Y(i2c_state_cur_ns_0_0[13])
);
defparam \i2c_state_cur_ns_0_0[13] .INIT=16'h88F8;
// @9:230
  CFG4 \status_sig_ns_0_0[1]  (
	.A(N_637_i),
	.B(N_631),
	.C(N_632),
	.D(N_649),
	.Y(status_sig_ns[1])
);
defparam \status_sig_ns_0_0[1] .INIT=16'hFDFC;
// @9:230
  CFG4 \i2c_state_cur_ns_i_i[1]  (
	.A(i2c_instruct_0),
	.B(N_645),
	.C(N_642_2),
	.D(i2c_instruct[1]),
	.Y(N_47)
);
defparam \i2c_state_cur_ns_i_i[1] .INIT=16'hCCDC;
// @9:230
  CFG4 \i2c_state_cur_ns_i_i[5]  (
	.A(i2c_state_cur[11]),
	.B(i2c_state_cur[16]),
	.C(N_58),
	.D(N_644),
	.Y(N_45)
);
defparam \i2c_state_cur_ns_i_i[5] .INIT=16'hFF8A;
// @9:230
  CFG4 \status_sig_ns_i_0_a2_0[0]  (
	.A(N_637_i),
	.B(N_649),
	.C(i2c_read_reg[0]),
	.D(i2c_instr_reg[0]),
	.Y(N_630)
);
defparam \status_sig_ns_i_0_a2_0[0] .INIT=16'h4404;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i[0]  (
	.A(PRDATA_sig_13_sn_m4),
	.B(PADDR_c[2]),
	.C(N_793),
	.D(N_783),
	.Y(N_768)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_6_i_m2_i[0] .INIT=16'h02DF;
// @9:230
  CFG4 \i2c_state_cur_ns_i_i[9]  (
	.A(i2c_instruct[1]),
	.B(N_642_2),
	.C(N_641),
	.D(i2c_instruct_0),
	.Y(N_43)
);
defparam \i2c_state_cur_ns_i_i[9] .INIT=16'hF0F8;
// @10:167
  CFG4 un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41 (
	.A(N_658),
	.B(N_660),
	.C(RSTn_c),
	.D(i2c_state_cur[16]),
	.Y(un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41_Z)
);
defparam un1_bit_counter_2_sqmuxa_1_i_0_a2_RNI5KG41.INIT=16'hE0C0;
// @10:486
  CFG4 \gen_seq_logic.p_sequence_run.un25_seq_enable_RNIJR7DB61_0  (
	.A(un25_seq_enable),
	.B(un19_seq_enable),
	.C(i2c_seq_regs_2[0]),
	.D(i2c_seq_regs_2[1]),
	.Y(un1_N_8)
);
defparam \gen_seq_logic.p_sequence_run.un25_seq_enable_RNIJR7DB61_0 .INIT=16'h4447;
// @10:313
  CFG3 \p_reg_ctrl.i2c_reg_ctrl_8[0]  (
	.A(i2c_reg_ctrl_2[0]),
	.B(i2c_status_out_last_0),
	.C(i2c_int),
	.Y(i2c_reg_ctrl_8_0)
);
defparam \p_reg_ctrl.i2c_reg_ctrl_8[0] .INIT=8'h8A;
// @9:230
  CFG4 \status_sig_ns_i_0_1[0]  (
	.A(N_631),
	.B(status_sig_ns_i_0_a2_3_2[0]),
	.C(N_630),
	.D(N_648),
	.Y(status_sig_ns_i_0_1[0])
);
defparam \status_sig_ns_i_0_1[0] .INIT=16'hFEFA;
// @9:230
  CFG3 \i2c_state_cur_ns_0[13]  (
	.A(i2c_instruct_0),
	.B(N_63),
	.C(i2c_state_cur_ns_0_0[13]),
	.Y(i2c_state_cur_ns[13])
);
defparam \i2c_state_cur_ns_0[13] .INIT=8'hF2;
// @11:95
  CFG3 \p_reg_ctrl.un3_psel_0_o2_RNIQEPP_0  (
	.A(PADDR_c[6]),
	.B(PADDR_c[3]),
	.C(un3_psel_0_o2_RNI18UI_0),
	.Y(un3_psel_0_o2_RNIQEPP_0)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIQEPP_0 .INIT=8'h20;
// @11:95
  CFG3 \p_reg_ctrl.un3_psel_0_o2_RNIQEPP  (
	.A(PADDR_c[6]),
	.B(PADDR_c[3]),
	.C(un3_psel_0_o2_RNI18UI_0),
	.Y(un3_psel_0_o2_RNIQEPP)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIQEPP .INIT=8'h80;
// @10:470
  CFG4 seq_run_1_sqmuxa_i (
	.A(i2c_reg_ctrl[4]),
	.B(un19_seq_enable),
	.C(un33_seq_enable),
	.D(un4_seq_cmd),
	.Y(seq_run_1_sqmuxa_i_1z)
);
defparam seq_run_1_sqmuxa_i.INIT=16'h55FD;
// @9:230
  CFG3 \bit_counter_RNO[2]  (
	.A(bit_counter[2]),
	.B(N_63),
	.C(N_661),
	.Y(N_192_i)
);
defparam \bit_counter_RNO[2] .INIT=8'h0B;
// @10:486
  CFG4 \gen_seq_logic.p_sequence_run.un25_seq_enable_RNILHRVB61  (
	.A(sequence_cnt[1]),
	.B(sequence_cnt[0]),
	.C(un1_N_8),
	.D(un1_m3_i_1),
	.Y(un1_N_7)
);
defparam \gen_seq_logic.p_sequence_run.un25_seq_enable_RNILHRVB61 .INIT=16'hFF7F;
// @9:230
  CFG4 \bit_counter_RNO[0]  (
	.A(bit_counter[0]),
	.B(bit_counter_7_i_0_0[0]),
	.C(N_65),
	.D(N_649),
	.Y(N_189_i)
);
defparam \bit_counter_RNO[0] .INIT=16'h1032;
// @10:477
  CFG4 \gen_seq_logic.p_sequence_run.un25_seq_enable_RNIJR7DB61  (
	.A(un25_seq_enable),
	.B(un19_seq_enable),
	.C(i2c_seq_regs_2[0]),
	.D(i2c_seq_regs_2[1]),
	.Y(un25_seq_enable_RNIJR7DB61)
);
defparam \gen_seq_logic.p_sequence_run.un25_seq_enable_RNIJR7DB61 .INIT=16'hBBB8;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7[1]  (
	.A(N_63),
	.B(bit_counter[1]),
	.C(bit_counter_7_0[1]),
	.D(N_649),
	.Y(bit_counter_7[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7[1] .INIT=16'hF0FD;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_4 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(awe23)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_4.INIT=16'h0040;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_15  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(m82_0_a2_0_1z),
	.Y(awe25)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_15 .INIT=16'h4000;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_3 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(awe31)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_3.INIT=16'h0040;
// @9:230
  CFG4 \status_sig_RNO[0]  (
	.A(status_sig_ns_i_0_1[0]),
	.B(status_sig_ns_i_0_o2_0_0_0[0]),
	.C(status_sig_ns_i_0_o2_0_d[0]),
	.D(N_100),
	.Y(N_427_i)
);
defparam \status_sig_RNO[0] .INIT=16'h0015;
// @10:499
  CFG4 \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[4]  (
	.A(sequence_cnt[4]),
	.B(i2c_reg_ctrl[4]),
	.C(seq_finished_0_sqmuxa_1z),
	.D(un1_N_7),
	.Y(sequence_cnt_6[4])
);
defparam \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[4] .INIT=16'hC8C4;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_6 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(awe39)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_6.INIT=16'h0020;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_2 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(awe55)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_2.INIT=16'h0080;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(m82_0_a2_0_1z),
	.Y(awe49)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1 .INIT=16'h8000;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_14  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(m82_0_a2_0_1z),
	.Y(awe57)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_14 .INIT=16'h8000;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_1 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(awe63)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_1.INIT=16'h0080;
// @10:499
  CFG4 \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[0]  (
	.A(sequence_cnt[0]),
	.B(i2c_reg_ctrl[4]),
	.C(un25_seq_enable_RNIJR7DB61),
	.D(seq_finished_0_sqmuxa_1z),
	.Y(sequence_cnt_6[0])
);
defparam \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[0] .INIT=16'hCC84;
// @11:95
  CFG4 un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_5 (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(un1_prdata_sig50_i_a3_0_o2_Z),
	.Y(awe47)
);
defparam un1_prdata_sig50_i_a3_0_o2_RNIQNRE1_5.INIT=16'h0020;
// @11:95
  CFG4 \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_16  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(m82_0_a2_0_1z),
	.Y(awe41)
);
defparam \p_reg_ctrl.un3_psel_0_o2_RNIU4TA1_16 .INIT=16'h2000;
// @10:499
  CFG4 \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[5]  (
	.A(sequence_cnt[5]),
	.B(i2c_reg_ctrl[4]),
	.C(seq_finished_0_sqmuxa_1z),
	.D(un1_sequence_cnt_ac0_7),
	.Y(sequence_cnt_6[5])
);
defparam \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[5] .INIT=16'hC4C8;
// @10:499
  CFG4 \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[3]  (
	.A(sequence_cnt[3]),
	.B(i2c_reg_ctrl[4]),
	.C(seq_finished_0_sqmuxa_1z),
	.D(un1_sequence_cnt_c3),
	.Y(sequence_cnt_6[3])
);
defparam \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[3] .INIT=16'hC4C8;
// @10:499
  CFG4 \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[2]  (
	.A(sequence_cnt[2]),
	.B(i2c_reg_ctrl[4]),
	.C(un1_sequence_cnt_c2),
	.D(seq_finished_0_sqmuxa_1z),
	.Y(sequence_cnt_6[2])
);
defparam \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[2] .INIT=16'hCC48;
// @10:499
  CFG4 \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[1]  (
	.A(sequence_cnt[1]),
	.B(i2c_reg_ctrl[4]),
	.C(un1_sequence_cnt_c1),
	.D(seq_finished_0_sqmuxa_1z),
	.Y(sequence_cnt_6[1])
);
defparam \gen_seq_logic.p_sequence_run.sequence_cnt_6_f0[1] .INIT=16'hCC48;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core2 */

module I2C_Core2_APB3 (
  PADDR_c,
  PRDATA_c,
  PWDATA_c,
  sequence_cnt,
  SCLO_sig_i,
  SDAO_sig_i,
  SDAI_c,
  INT_c,
  PWRITE_c,
  PSEL_c,
  PENABLE_c,
  N_195,
  N_194,
  trigger_seq_c,
  RSTn_c,
  ram5_1,
  ram5_0,
  ram13_1,
  ram13_0,
  ram21_0,
  ram21_1,
  ram29_1,
  ram29_0,
  ram37_1,
  ram37_0,
  ram45_1,
  ram45_0,
  ram53_1,
  ram53_0,
  ram61_1,
  ram61_0,
  PCLK_c
)
;
input [7:0] PADDR_c ;
output [7:0] PRDATA_c ;
input [7:0] PWDATA_c ;
output [5:3] sequence_cnt ;
output SCLO_sig_i ;
output SDAO_sig_i ;
input SDAI_c ;
output INT_c ;
input PWRITE_c ;
input PSEL_c ;
input PENABLE_c ;
input N_195 ;
input N_194 ;
input trigger_seq_c ;
input RSTn_c ;
output ram5_1 ;
output ram5_0 ;
output ram13_1 ;
output ram13_0 ;
output ram21_0 ;
output ram21_1 ;
output ram29_1 ;
output ram29_0 ;
output ram37_1 ;
output ram37_0 ;
output ram45_1 ;
output ram45_0 ;
output ram53_1 ;
output ram53_0 ;
output ram61_1 ;
output ram61_0 ;
input PCLK_c ;
wire SCLO_sig_i ;
wire SDAO_sig_i ;
wire SDAI_c ;
wire INT_c ;
wire PWRITE_c ;
wire PSEL_c ;
wire PENABLE_c ;
wire N_195 ;
wire N_194 ;
wire trigger_seq_c ;
wire RSTn_c ;
wire ram5_1 ;
wire ram5_0 ;
wire ram13_1 ;
wire ram13_0 ;
wire ram21_0 ;
wire ram21_1 ;
wire ram29_1 ;
wire ram29_0 ;
wire ram37_1 ;
wire ram37_0 ;
wire ram45_1 ;
wire ram45_0 ;
wire ram53_1 ;
wire ram53_0 ;
wire ram61_1 ;
wire ram61_0 ;
wire PCLK_c ;
wire [7:0] PRDATA_sig_13;
wire [2:0] sequence_cnt_Z;
wire [5:0] sequence_cnt_6;
wire [7:0] i2c_reg_datI;
wire [4:0] i2c_reg_ctrl;
wire [0:0] i2c_reg_ctrl_8;
wire [4:4] i2c_reg_ctrl_5;
wire [15:0] i2c_reg_clk;
wire [1:1] i2c_status_out_last;
wire [1:1] i2c_ready;
wire [7:0] i2c_seq_regs;
wire [17:3] i2c_seq_regs_i2c_seq_regs_0_0_A_DOUT;
wire [5:0] un1_sequence_cnt;
wire [7:0] un1_i2c_data_out;
wire [1:1] un1_i2c_data_out_i_m2;
wire [7:0] i2c_seq_regs_1;
wire [17:8] i2c_seq_regs_1_i2c_seq_regs_1_0_0_A_DOUT;
wire [1:0] ramout_53_2_1_wmux_3_FCO;
wire [1:0] ramout_53_2_1_wmux_3_S;
wire [1:0] ramout_53_2_1_0_y1;
wire [1:0] ramout_53_2_1_0_y3;
wire [1:0] ramout_53_2_1_co1_0;
wire [1:0] ramout_53_2_1_wmux_2_S;
wire [1:0] ramout_53_2_1_y0_0;
wire [1:0] ramout_53_2_1_co0_0;
wire [1:0] ramout_53_2_1_wmux_1_S;
wire [1:0] ramout_53_2_1_0_co1;
wire [1:0] ramout_53_2_1_wmux_0_S;
wire [1:0] ramout_53_2_1_0_y0;
wire [1:0] ramout_53_2_1_0_co0;
wire [1:0] ramout_53_2_1_0_wmux_S;
wire [1:0] ramout_7_2_1_wmux_3_FCO;
wire [1:0] ramout_7_2_1_wmux_3_S;
wire [1:1] ramout_7_2_1_wmux_3_Y;
wire [1:0] ramout_7_2_1_0_y1;
wire [1:0] ramout_7_2_1_0_y3;
wire [1:0] ramout_7_2_1_co1_0;
wire [1:0] ramout_7_2_1_wmux_2_S;
wire [1:0] ramout_7_2_1_y0_0;
wire [1:0] ramout_7_2_1_co0_0;
wire [1:0] ramout_7_2_1_wmux_1_S;
wire [1:0] ramout_7_2_1_0_co1;
wire [1:0] ramout_7_2_1_wmux_0_S;
wire [1:0] ramout_7_2_1_0_y0;
wire [1:0] ramout_7_2_1_0_co0;
wire [1:0] ramout_7_2_1_0_wmux_S;
wire [1:0] ramout_14_2_1_wmux_3_FCO;
wire [1:0] ramout_14_2_1_wmux_3_S;
wire [1:1] ramout_14_2_1_wmux_3_Y;
wire [1:0] ramout_14_2_1_0_y1;
wire [1:0] ramout_14_2_1_0_y3;
wire [1:0] ramout_14_2_1_co1_0;
wire [1:0] ramout_14_2_1_wmux_2_S;
wire [1:0] ramout_14_2_1_y0_0;
wire [1:0] ramout_14_2_1_co0_0;
wire [1:0] ramout_14_2_1_wmux_1_S;
wire [1:0] ramout_14_2_1_0_co1;
wire [1:0] ramout_14_2_1_wmux_0_S;
wire [1:0] ramout_14_2_1_0_y0;
wire [1:0] ramout_14_2_1_0_co0;
wire [1:0] ramout_14_2_1_0_wmux_S;
wire [1:0] ramout_60_2_1_wmux_3_FCO;
wire [1:0] ramout_60_2_1_wmux_3_S;
wire [1:0] ramout_60_2_1_0_y1;
wire [1:0] ramout_60_2_1_0_y3;
wire [1:0] ramout_60_2_1_co1_0;
wire [1:0] ramout_60_2_1_wmux_2_S;
wire [1:0] ramout_60_2_1_y0_0;
wire [1:0] ramout_60_2_1_co0_0;
wire [1:0] ramout_60_2_1_wmux_1_S;
wire [1:0] ramout_60_2_1_0_co1;
wire [1:0] ramout_60_2_1_wmux_0_S;
wire [1:0] ramout_60_2_1_0_y0;
wire [1:0] ramout_60_2_1_0_co0;
wire [1:0] ramout_60_2_1_0_wmux_S;
wire [1:0] ramout_38_2_1_wmux_3_FCO;
wire [1:0] ramout_38_2_1_wmux_3_S;
wire [1:0] ramout_38_2_1_0_y1;
wire [1:0] ramout_38_2_1_0_y3;
wire [1:0] ramout_38_2_1_co1_0;
wire [1:0] ramout_38_2_1_wmux_2_S;
wire [1:0] ramout_38_2_1_y0_0;
wire [1:0] ramout_38_2_1_co0_0;
wire [1:0] ramout_38_2_1_wmux_1_S;
wire [1:0] ramout_38_2_1_0_co1;
wire [1:0] ramout_38_2_1_wmux_0_S;
wire [1:0] ramout_38_2_1_0_y0;
wire [1:0] ramout_38_2_1_0_co0;
wire [1:0] ramout_38_2_1_0_wmux_S;
wire [0:0] ramout_29_2_1_wmux_3_FCO;
wire [0:0] ramout_29_2_1_wmux_3_S;
wire [0:0] ramout_29_2_1_0_y1;
wire [0:0] ramout_29_2_1_0_y3;
wire [0:0] ramout_29_2_1_co1_0;
wire [0:0] ramout_29_2_1_wmux_2_S;
wire [0:0] ramout_29_2_1_y0_0;
wire [0:0] ramout_29_2_1_co0_0;
wire [0:0] ramout_29_2_1_wmux_1_S;
wire [0:0] ramout_29_2_1_0_co1;
wire [0:0] ramout_29_2_1_wmux_0_S;
wire [0:0] ramout_29_2_1_0_y0;
wire [0:0] ramout_29_2_1_0_co0;
wire [0:0] ramout_29_2_1_0_wmux_S;
wire [1:1] ramout_29_i_m2_2_1_wmux_3_FCO;
wire [1:1] ramout_29_i_m2_2_1_wmux_3_S;
wire [1:1] ramout_29_i_m2_2_1_wmux_3_Y;
wire [1:1] ramout_29_i_m2_2_1_0_y1;
wire [1:1] ramout_29_i_m2_2_1_0_y3;
wire [1:1] ramout_29_i_m2_2_1_co1_0;
wire [1:1] ramout_29_i_m2_2_1_wmux_2_S;
wire [1:1] ramout_29_i_m2_2_1_y0_0;
wire [1:1] ramout_29_i_m2_2_1_co0_0;
wire [1:1] ramout_29_i_m2_2_1_wmux_1_S;
wire [1:1] ramout_29_i_m2_2_1_0_co1;
wire [1:1] ramout_29_i_m2_2_1_wmux_0_S;
wire [1:1] ramout_29_i_m2_2_1_0_y0;
wire [1:1] ramout_29_i_m2_2_1_0_co0;
wire [1:1] ramout_29_i_m2_2_1_0_wmux_S;
wire [1:0] ramout_22_2_1_wmux_3_FCO;
wire [1:0] ramout_22_2_1_wmux_3_S;
wire [1:1] ramout_22_2_1_wmux_3_Y;
wire [1:0] ramout_22_2_1_0_y1;
wire [1:0] ramout_22_2_1_0_y3;
wire [1:0] ramout_22_2_1_co1_0;
wire [1:0] ramout_22_2_1_wmux_2_S;
wire [1:0] ramout_22_2_1_y0_0;
wire [1:0] ramout_22_2_1_co0_0;
wire [1:0] ramout_22_2_1_wmux_1_S;
wire [1:0] ramout_22_2_1_0_co1;
wire [1:0] ramout_22_2_1_wmux_0_S;
wire [1:0] ramout_22_2_1_0_y0;
wire [1:0] ramout_22_2_1_0_co0;
wire [1:0] ramout_22_2_1_0_wmux_S;
wire [1:0] ramout_63_2_1_wmux_3_FCO;
wire [1:0] ramout_63_2_1_wmux_3_S;
wire [1:0] i2c_seq_regs_2;
wire [1:0] ramout_63_2_1_0_y1;
wire [1:0] ramout_63_2_1_0_y3;
wire [1:0] ramout_63_2_1_co1_0;
wire [1:0] ramout_63_2_1_wmux_2_S;
wire [1:0] ramout_63_2_1_y0_0;
wire [1:0] ramout_63_2_1_co0_0;
wire [1:0] ramout_63_2_1_wmux_1_S;
wire [1:0] ramout_63_2_1_0_co1;
wire [1:0] ramout_63_2_1_wmux_0_S;
wire [1:0] ramout_63_2_1_0_y0;
wire [1:0] ramout_63_2_1_0_co0;
wire [1:0] ramout_63_2_1_0_wmux_S;
wire [1:0] ramout2_63_2_1_co1_21;
wire [1:0] ramout2_63_2_1_wmux_44_S;
wire [1:0] ramout2_63_2_1_0_y45;
wire [1:0] ramout2_63_2_1_y3_2;
wire [1:0] ramout2_63_2_1_y1_2;
wire [1:0] ramout2_63_2_1_y0_19;
wire [1:0] ramout2_63_2_1_co0_21;
wire [1:0] ramout2_63_2_1_wmux_43_S;
wire [1:0] ramout2_63_2_1_y5_2;
wire [1:0] ramout2_63_2_1_y7_2;
wire [1:0] ramout2_63_2_1_co1_20;
wire [1:0] ramout2_63_2_1_wmux_42_S;
wire [1:0] ramout2_63_2_1_y0_18;
wire [1:0] ramout2_63_2_1_co0_20;
wire [1:0] ramout2_63_2_1_wmux_41_S;
wire [1:0] ramout2_63_2_1_co1_19;
wire [1:0] ramout2_63_2_1_wmux_40_S;
wire [1:0] ramout2_63_2_1_y0_17;
wire [1:0] ramout2_63_2_1_co0_19;
wire [1:0] ramout2_63_2_1_wmux_39_S;
wire [1:0] ramout2_63_2_1_co1_18;
wire [1:0] ramout2_63_2_1_wmux_38_S;
wire [1:0] ramout2_63_2_1_y0_16;
wire [1:0] ramout2_63_2_1_co0_18;
wire [1:0] ramout2_63_2_1_wmux_37_S;
wire [1:0] ramout2_63_2_1_co1_17;
wire [1:0] ramout2_63_2_1_wmux_36_S;
wire [1:0] ramout2_63_2_1_y0_15;
wire [1:0] ramout2_63_2_1_co0_17;
wire [1:0] ramout2_63_2_1_wmux_35_S;
wire [1:0] ramout2_63_2_1_co1_16;
wire [1:0] ramout2_63_2_1_wmux_34_S;
wire [1:0] ramout2_63_2_1_wmux_34_Y;
wire [1:0] ramout2_63_2_1_co0_16;
wire [1:0] ramout2_63_2_1_wmux_33_S;
wire [1:0] ramout2_63_2_1_wmux_33_Y;
wire [1:0] ramout2_63_2_1_co1_15;
wire [1:0] ramout2_63_2_1_wmux_32_S;
wire [1:0] ramout2_63_2_1_0_y33;
wire [1:0] ramout2_63_2_1_y3_1;
wire [1:0] ramout2_63_2_1_y1_1;
wire [1:0] ramout2_63_2_1_y0_14;
wire [1:0] ramout2_63_2_1_co0_15;
wire [1:0] ramout2_63_2_1_wmux_31_S;
wire [1:0] ramout2_63_2_1_y5_1;
wire [1:0] ramout2_63_2_1_y7_1;
wire [1:0] ramout2_63_2_1_co1_14;
wire [1:0] ramout2_63_2_1_wmux_30_S;
wire [1:0] ramout2_63_2_1_y0_13;
wire [1:0] ramout2_63_2_1_co0_14;
wire [1:0] ramout2_63_2_1_wmux_29_S;
wire [1:0] ramout2_63_2_1_co1_13;
wire [1:0] ramout2_63_2_1_wmux_28_S;
wire [1:0] ramout2_63_2_1_y0_12;
wire [1:0] ramout2_63_2_1_co0_13;
wire [1:0] ramout2_63_2_1_wmux_27_S;
wire [1:0] ramout2_63_2_1_co1_12;
wire [1:0] ramout2_63_2_1_wmux_26_S;
wire [1:0] ramout2_63_2_1_y0_11;
wire [1:0] ramout2_63_2_1_co0_12;
wire [1:0] ramout2_63_2_1_wmux_25_S;
wire [1:0] ramout2_63_2_1_co1_11;
wire [1:0] ramout2_63_2_1_wmux_24_S;
wire [1:0] ramout2_63_2_1_y0_10;
wire [1:0] ramout2_63_2_1_co0_11;
wire [1:0] ramout2_63_2_1_wmux_23_S;
wire [1:0] ramout2_63_2_1_co1_10;
wire [1:0] ramout2_63_2_1_wmux_22_S;
wire [1:0] ramout2_63_2_1_y0_9;
wire [1:0] ramout2_63_2_1_0_y21;
wire [1:0] ramout2_63_2_1_0_y9;
wire [1:0] ramout2_63_2_1_co0_10;
wire [1:0] ramout2_63_2_1_wmux_21_S;
wire [1:0] ramout2_63_2_1_co1_9;
wire [1:0] ramout2_63_2_1_wmux_20_S;
wire [1:0] ramout2_63_2_1_y3_0;
wire [1:0] ramout2_63_2_1_y1_0;
wire [1:0] ramout2_63_2_1_y0_8;
wire [1:0] ramout2_63_2_1_co0_9;
wire [1:0] ramout2_63_2_1_wmux_19_S;
wire [1:0] ramout2_63_2_1_y5_0;
wire [1:0] ramout2_63_2_1_y7_0;
wire [1:0] ramout2_63_2_1_co1_8;
wire [1:0] ramout2_63_2_1_wmux_18_S;
wire [1:0] ramout2_63_2_1_y0_7;
wire [1:0] ramout2_63_2_1_co0_8;
wire [1:0] ramout2_63_2_1_wmux_17_S;
wire [1:0] ramout2_63_2_1_co1_7;
wire [1:0] ramout2_63_2_1_wmux_16_S;
wire [1:0] ramout2_63_2_1_y0_6;
wire [1:0] ramout2_63_2_1_co0_7;
wire [1:0] ramout2_63_2_1_wmux_15_S;
wire [1:0] ramout2_63_2_1_co1_6;
wire [1:0] ramout2_63_2_1_wmux_14_S;
wire [1:0] ramout2_63_2_1_y0_5;
wire [1:0] ramout2_63_2_1_co0_6;
wire [1:0] ramout2_63_2_1_wmux_13_S;
wire [1:0] ramout2_63_2_1_co1_5;
wire [1:0] ramout2_63_2_1_wmux_12_S;
wire [1:0] ramout2_63_2_1_y0_4;
wire [1:0] ramout2_63_2_1_co0_5;
wire [1:0] ramout2_63_2_1_wmux_11_S;
wire [1:0] ramout2_63_2_1_co1_4;
wire [1:0] ramout2_63_2_1_wmux_10_S;
wire [1:0] ramout2_63_2_1_wmux_10_Y;
wire [1:0] ramout2_63_2_1_co0_4;
wire [1:0] ramout2_63_2_1_wmux_9_S;
wire [1:0] ramout2_63_2_1_wmux_9_Y;
wire [1:0] ramout2_63_2_1_co1_3;
wire [1:0] ramout2_63_2_1_wmux_8_S;
wire [1:0] ramout2_63_2_1_0_y3;
wire [1:0] ramout2_63_2_1_0_y1;
wire [1:0] ramout2_63_2_1_y0_3;
wire [1:0] ramout2_63_2_1_co0_3;
wire [1:0] ramout2_63_2_1_wmux_7_S;
wire [1:0] ramout2_63_2_1_0_y5;
wire [1:0] ramout2_63_2_1_0_y7;
wire [1:0] ramout2_63_2_1_co1_2;
wire [1:0] ramout2_63_2_1_wmux_6_S;
wire [1:0] ramout2_63_2_1_y0_2;
wire [1:0] ramout2_63_2_1_co0_2;
wire [1:0] ramout2_63_2_1_wmux_5_S;
wire [1:0] ramout2_63_2_1_co1_1;
wire [1:0] ramout2_63_2_1_wmux_4_S;
wire [1:0] ramout2_63_2_1_y0_1;
wire [1:0] ramout2_63_2_1_co0_1;
wire [1:0] ramout2_63_2_1_wmux_3_S;
wire [1:0] ramout2_63_2_1_co1_0;
wire [1:0] ramout2_63_2_1_wmux_2_S;
wire [1:0] ramout2_63_2_1_y0_0;
wire [1:0] ramout2_63_2_1_co0_0;
wire [1:0] ramout2_63_2_1_wmux_1_S;
wire [1:0] ramout2_63_2_1_0_co1;
wire [1:0] ramout2_63_2_1_wmux_0_S;
wire [1:0] ramout2_63_2_1_0_y0;
wire [1:0] ramout2_63_2_1_0_co0;
wire [1:0] ramout2_63_2_1_0_wmux_S;
wire [6:5] PRDATA_sig_13_5_1;
wire [6:2] i2c_data_out;
wire [6:2] PRDATA_sig_13_4_1;
wire [2:2] i2c_instruct_1;
wire [2:2] i2c_instruct;
wire [0:0] PRDATA_sig_13_6_i_m2_i_o2;
wire [1:1] status_sig_RNI5H371;
wire [4:4] i2c_reg_ctrl_2;
wire [5:5] PRDATA_sig_13_4_i_m2;
wire ram63_0 ;
wire VCC ;
wire awe63 ;
wire GND ;
wire ram63_1 ;
wire ram59_0 ;
wire awe59 ;
wire ram59_1 ;
wire ram60_0 ;
wire awe60 ;
wire ram60_1 ;
wire awe61 ;
wire ram62_0 ;
wire awe62 ;
wire ram62_1 ;
wire ram55_1 ;
wire awe55 ;
wire ram56_0 ;
wire awe56 ;
wire ram56_1 ;
wire ram57_0 ;
wire awe57 ;
wire ram57_1 ;
wire ram58_0 ;
wire awe58 ;
wire ram58_1 ;
wire ram51_1 ;
wire awe51 ;
wire ram52_0 ;
wire awe52 ;
wire ram52_1 ;
wire awe53 ;
wire ram54_0 ;
wire awe54 ;
wire ram54_1 ;
wire ram55_0 ;
wire ram48_0 ;
wire awe48 ;
wire ram48_1 ;
wire ram49_0 ;
wire awe49 ;
wire ram49_1 ;
wire ram50_0 ;
wire awe50 ;
wire ram50_1 ;
wire ram51_0 ;
wire ram44_0 ;
wire awe44 ;
wire ram44_1 ;
wire awe45 ;
wire ram46_0 ;
wire awe46 ;
wire ram46_1 ;
wire ram47_0 ;
wire awe47 ;
wire ram47_1 ;
wire ram40_1 ;
wire awe40 ;
wire ram41_0 ;
wire awe41 ;
wire ram41_1 ;
wire ram42_0 ;
wire awe42 ;
wire ram42_1 ;
wire ram43_0 ;
wire awe43 ;
wire ram43_1 ;
wire ram36_1 ;
wire awe36 ;
wire awe37 ;
wire ram38_0 ;
wire awe38 ;
wire ram38_1 ;
wire ram39_0 ;
wire awe39 ;
wire ram39_1 ;
wire ram40_0 ;
wire ram33_0 ;
wire awe33 ;
wire ram33_1 ;
wire ram34_0 ;
wire awe34 ;
wire ram34_1 ;
wire ram35_0 ;
wire awe35 ;
wire ram35_1 ;
wire ram36_0 ;
wire awe29 ;
wire ram30_0 ;
wire awe30 ;
wire ram30_1 ;
wire ram31_0 ;
wire awe31 ;
wire ram31_1 ;
wire ram32_0 ;
wire awe32 ;
wire ram32_1 ;
wire ram25_1 ;
wire awe25 ;
wire ram26_0 ;
wire awe26 ;
wire ram26_1 ;
wire ram27_0 ;
wire awe27 ;
wire ram27_1 ;
wire ram28_0 ;
wire awe28 ;
wire ram28_1 ;
wire awe21 ;
wire ram22_0 ;
wire awe22 ;
wire ram22_1 ;
wire ram23_0 ;
wire awe23 ;
wire ram23_1 ;
wire ram24_0 ;
wire awe24 ;
wire ram24_1 ;
wire ram25_0 ;
wire ram18_0 ;
wire awe18 ;
wire ram18_1 ;
wire ram19_0 ;
wire awe19 ;
wire ram19_1 ;
wire ram20_0 ;
wire awe20 ;
wire ram20_1 ;
wire ram14_0 ;
wire awe14 ;
wire ram14_1 ;
wire ram15_0 ;
wire awe15 ;
wire ram15_1 ;
wire ram16_0 ;
wire awe16 ;
wire ram16_1 ;
wire ram17_0 ;
wire awe17 ;
wire ram17_1 ;
wire ram10_1 ;
wire awe10 ;
wire ram11_0 ;
wire awe11 ;
wire ram11_1 ;
wire ram12_0 ;
wire awe12 ;
wire ram12_1 ;
wire awe13 ;
wire ram6_1 ;
wire awe6 ;
wire ram7_0 ;
wire awe7 ;
wire ram7_1 ;
wire ram8_0 ;
wire awe8 ;
wire ram8_1 ;
wire ram9_0 ;
wire awe9 ;
wire ram9_1 ;
wire ram10_0 ;
wire ram3_0 ;
wire awe3 ;
wire ram3_1 ;
wire ram4_0 ;
wire awe4 ;
wire ram4_1 ;
wire awe5 ;
wire ram6_0 ;
wire ram0_0 ;
wire awe0 ;
wire ram0_1 ;
wire ram1_0 ;
wire awe1 ;
wire ram1_1 ;
wire ram2_0 ;
wire awe2 ;
wire ram2_1 ;
wire un31_psel ;
wire un5_psel ;
wire i2c_reg_clk_10 ;
wire i2c_reg_clk_18 ;
wire seq_finished_Z ;
wire seq_finishede_0 ;
wire seq_run_Z ;
wire N_604 ;
wire seq_run_1_sqmuxa_i ;
wire i2c_int ;
wire trigger_seq_last_Z ;
wire un9_i2c_ready ;
wire un1_rstn_1 ;
wire N_211 ;
wire N_225 ;
wire N_181 ;
wire N_132 ;
wire N_210 ;
wire N_162 ;
wire N_224 ;
wire N_180 ;
wire N_148 ;
wire N_118 ;
wire seq_finished_1_sqmuxa ;
wire seq_finished_0_sqmuxa ;
wire un3_psel_0_o2_RNIQEPP_0 ;
wire m84_0_a2_0 ;
wire un3_psel_0_o2_RNIQEPP ;
wire awe14_0_a3_0_a2_0 ;
wire m66_0_a2_0 ;
wire m74_0_a2_0 ;
wire PRDATA_sig_7_sqmuxa ;
wire un8_pwrite ;
wire N_368 ;
wire N_386 ;
wire N_406 ;
wire N_367 ;
wire N_385 ;
wire N_405 ;
wire N_366 ;
wire N_384 ;
wire N_404 ;
wire N_408 ;
wire N_407 ;
wire awe19_1_0 ;
wire m82_0_a2_0 ;
wire un3_psel_0_o2_RNIIT6T ;
wire m29_0_a2_0 ;
wire m119_0_a2_0 ;
wire N_395 ;
wire N_396 ;
wire N_394 ;
wire N_398 ;
wire un2_i2c_instruct_i ;
wire un1_m3_i_1_Z ;
wire PRDATA_sig_13_sn_m4 ;
wire ra63_2 ;
wire N_665_i ;
wire PRDATA_sig_8_sqmuxa ;
wire PRDATA_sig_13_sn_N_8 ;
wire PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2 ;
wire N_413 ;
wire un3_psel_0_o2 ;
wire N_409 ;
wire N_399 ;
wire N_768 ;
wire un3_psel_0_o2_RNI18UI_0 ;
wire awe35_0 ;
wire un1_N_7 ;
wire un1_sequence_cnt_ac0_7_Z ;
wire un25_seq_enable_RNIJR7DB61 ;
wire un1_sequence_cnt_c3 ;
wire un1_sequence_cnt_c2 ;
wire un1_sequence_cnt_c1 ;
wire un3_psel_0_o2_RNIIT6T_0 ;
wire un16_pwrite_1 ;
wire N_99 ;
wire N_98 ;
wire N_637 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram63_[0]  (
	.Q(ram63_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe63),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram63_[1]  (
	.Q(ram63_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe63),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram59_[0]  (
	.Q(ram59_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe59),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram59_[1]  (
	.Q(ram59_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe59),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram60_[0]  (
	.Q(ram60_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram60_[1]  (
	.Q(ram60_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe60),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram61_[0]  (
	.Q(ram61_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe61),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram61_[1]  (
	.Q(ram61_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe61),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram62_[0]  (
	.Q(ram62_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe62),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram62_[1]  (
	.Q(ram62_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe62),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram55_[1]  (
	.Q(ram55_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe55),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram56_[0]  (
	.Q(ram56_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe56),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram56_[1]  (
	.Q(ram56_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe56),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram57_[0]  (
	.Q(ram57_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe57),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram57_[1]  (
	.Q(ram57_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe57),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram58_[0]  (
	.Q(ram58_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram58_[1]  (
	.Q(ram58_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe58),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram51_[1]  (
	.Q(ram51_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe51),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram52_[0]  (
	.Q(ram52_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe52),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram52_[1]  (
	.Q(ram52_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe52),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram53_[0]  (
	.Q(ram53_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe53),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram53_[1]  (
	.Q(ram53_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe53),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram54_[0]  (
	.Q(ram54_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe54),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram54_[1]  (
	.Q(ram54_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe54),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram55_[0]  (
	.Q(ram55_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe55),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram48_[0]  (
	.Q(ram48_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram48_[1]  (
	.Q(ram48_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram49_[0]  (
	.Q(ram49_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe49),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram49_[1]  (
	.Q(ram49_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe49),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram50_[0]  (
	.Q(ram50_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe50),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram50_[1]  (
	.Q(ram50_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe50),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram51_[0]  (
	.Q(ram51_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe51),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram44_[0]  (
	.Q(ram44_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe44),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram44_[1]  (
	.Q(ram44_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe44),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram45_[0]  (
	.Q(ram45_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe45),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram45_[1]  (
	.Q(ram45_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe45),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram46_[0]  (
	.Q(ram46_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe46),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram46_[1]  (
	.Q(ram46_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe46),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram47_[0]  (
	.Q(ram47_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe47),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram47_[1]  (
	.Q(ram47_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe47),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram40_[1]  (
	.Q(ram40_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe40),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram41_[0]  (
	.Q(ram41_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe41),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram41_[1]  (
	.Q(ram41_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe41),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram42_[0]  (
	.Q(ram42_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe42),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram42_[1]  (
	.Q(ram42_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe42),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram43_[0]  (
	.Q(ram43_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe43),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram43_[1]  (
	.Q(ram43_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe43),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram36_[1]  (
	.Q(ram36_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram37_[0]  (
	.Q(ram37_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram37_[1]  (
	.Q(ram37_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe37),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram38_[0]  (
	.Q(ram38_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe38),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram38_[1]  (
	.Q(ram38_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe38),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram39_[0]  (
	.Q(ram39_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram39_[1]  (
	.Q(ram39_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe39),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram40_[0]  (
	.Q(ram40_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe40),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram33_[0]  (
	.Q(ram33_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe33),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram33_[1]  (
	.Q(ram33_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe33),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram34_[0]  (
	.Q(ram34_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe34),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram34_[1]  (
	.Q(ram34_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe34),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram35_[0]  (
	.Q(ram35_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe35),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram35_[1]  (
	.Q(ram35_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe35),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram36_[0]  (
	.Q(ram36_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe36),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram29_[0]  (
	.Q(ram29_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram29_[1]  (
	.Q(ram29_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe29),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram30_[0]  (
	.Q(ram30_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe30),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram30_[1]  (
	.Q(ram30_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe30),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram31_[0]  (
	.Q(ram31_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe31),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram31_[1]  (
	.Q(ram31_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe31),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram32_[0]  (
	.Q(ram32_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe32),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram32_[1]  (
	.Q(ram32_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe32),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram25_[1]  (
	.Q(ram25_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram26_[0]  (
	.Q(ram26_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe26),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram26_[1]  (
	.Q(ram26_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe26),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram27_[0]  (
	.Q(ram27_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe27),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram27_[1]  (
	.Q(ram27_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe27),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram28_[0]  (
	.Q(ram28_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe28),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram28_[1]  (
	.Q(ram28_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe28),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram21_[1]  (
	.Q(ram21_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram22_[0]  (
	.Q(ram22_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram22_[1]  (
	.Q(ram22_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram23_[0]  (
	.Q(ram23_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram23_[1]  (
	.Q(ram23_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram24_[0]  (
	.Q(ram24_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe24),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram24_[1]  (
	.Q(ram24_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe24),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram25_[0]  (
	.Q(ram25_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram18_[0]  (
	.Q(ram18_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram18_[1]  (
	.Q(ram18_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram19_[0]  (
	.Q(ram19_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram19_[1]  (
	.Q(ram19_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram20_[0]  (
	.Q(ram20_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram20_[1]  (
	.Q(ram20_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram21_[0]  (
	.Q(ram21_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram14_[0]  (
	.Q(ram14_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram14_[1]  (
	.Q(ram14_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram15_[0]  (
	.Q(ram15_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram15_[1]  (
	.Q(ram15_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram16_[0]  (
	.Q(ram16_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram16_[1]  (
	.Q(ram16_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram17_[0]  (
	.Q(ram17_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram17_[1]  (
	.Q(ram17_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram10_[1]  (
	.Q(ram10_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram11_[0]  (
	.Q(ram11_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram11_[1]  (
	.Q(ram11_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram12_[0]  (
	.Q(ram12_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram12_[1]  (
	.Q(ram12_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram13_[0]  (
	.Q(ram13_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram13_[1]  (
	.Q(ram13_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram6_[1]  (
	.Q(ram6_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram7_[0]  (
	.Q(ram7_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram7_[1]  (
	.Q(ram7_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram8_[0]  (
	.Q(ram8_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram8_[1]  (
	.Q(ram8_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram9_[0]  (
	.Q(ram9_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram9_[1]  (
	.Q(ram9_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram10_[0]  (
	.Q(ram10_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram3_[0]  (
	.Q(ram3_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram3_[1]  (
	.Q(ram3_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram4_[0]  (
	.Q(ram4_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram4_[1]  (
	.Q(ram4_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram5_[0]  (
	.Q(ram5_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram5_[1]  (
	.Q(ram5_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram6_[0]  (
	.Q(ram6_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram0_[0]  (
	.Q(ram0_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram0_[1]  (
	.Q(ram0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram1_[0]  (
	.Q(ram1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram1_[1]  (
	.Q(ram1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram2_[0]  (
	.Q(ram2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  SLE \i2c_seq_regs_2.i2c_seq_regs_2_ram2_[1]  (
	.Q(ram2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(awe2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[6]  (
	.Q(PRDATA_c[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[7]  (
	.Q(PRDATA_c[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE \sequence_cnt[0]  (
	.Q(sequence_cnt_Z[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE \sequence_cnt[1]  (
	.Q(sequence_cnt_Z[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE \sequence_cnt[2]  (
	.Q(sequence_cnt_Z[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE \sequence_cnt_Z[3]  (
	.Q(sequence_cnt[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE \sequence_cnt_Z[4]  (
	.Q(sequence_cnt[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE \sequence_cnt_Z[5]  (
	.Q(sequence_cnt[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_6[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[4]  (
	.Q(i2c_reg_datI[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[4]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[5]  (
	.Q(i2c_reg_datI[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[5]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[6]  (
	.Q(i2c_reg_datI[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[6]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[7]  (
	.Q(i2c_reg_datI[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[7]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE \i2c_reg_ctrl[0]  (
	.Q(i2c_reg_ctrl[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_reg_ctrl_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE \i2c_reg_ctrl[1]  (
	.Q(i2c_reg_ctrl[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE \i2c_reg_ctrl[2]  (
	.Q(i2c_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE \i2c_reg_ctrl[3]  (
	.Q(i2c_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE \i2c_reg_ctrl[4]  (
	.Q(i2c_reg_ctrl[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_reg_ctrl_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[0]  (
	.Q(PRDATA_c[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[1]  (
	.Q(PRDATA_c[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[2]  (
	.Q(PRDATA_c[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[3]  (
	.Q(PRDATA_c[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[4]  (
	.Q(PRDATA_c[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:246
  SLE \PRDATA_sig[5]  (
	.Q(PRDATA_c[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PRDATA_sig_13[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[5]  (
	.Q(i2c_reg_clk[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[5]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[6]  (
	.Q(i2c_reg_clk[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[6]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[7]  (
	.Q(i2c_reg_clk[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[7]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[8]  (
	.Q(i2c_reg_clk[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[9]  (
	.Q(i2c_reg_clk[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[10]  (
	.Q(i2c_reg_clk[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[11]  (
	.Q(i2c_reg_clk[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[12]  (
	.Q(i2c_reg_clk[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[4]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[13]  (
	.Q(i2c_reg_clk[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[5]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[14]  (
	.Q(i2c_reg_clk[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[6]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[15]  (
	.Q(i2c_reg_clk[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[7]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[0]  (
	.Q(i2c_reg_datI[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[1]  (
	.Q(i2c_reg_datI[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[2]  (
	.Q(i2c_reg_datI[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:370
  SLE \i2c_reg_datI[3]  (
	.Q(i2c_reg_datI[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[0]  (
	.Q(i2c_reg_clk[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[1]  (
	.Q(i2c_reg_clk[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[2]  (
	.Q(i2c_reg_clk[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[3]  (
	.Q(i2c_reg_clk[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:348
  SLE \i2c_reg_clk[4]  (
	.Q(i2c_reg_clk[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[4]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE seq_finished (
	.Q(seq_finished_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(seq_finishede_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:470
  SLE seq_run (
	.Q(seq_run_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_604),
	.EN(seq_run_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE \i2c_status_out_last[1]  (
	.Q(i2c_status_out_last[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(PCLK_c),
	.D(i2c_int),
	.EN(RSTn_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:294
  SLE trigger_seq_last (
	.Q(trigger_seq_last_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(trigger_seq_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:474
  SLE \i2c_ready[1]  (
	.Q(i2c_ready[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un9_i2c_ready),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:80
  RAM64x18 i2c_seq_regs_i2c_seq_regs_0_0 (
	.A_DOUT({i2c_seq_regs_i2c_seq_regs_0_0_A_DOUT[17:3], i2c_seq_regs[5], i2c_seq_regs[6], i2c_seq_regs[7]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0}),
	.BUSY(NC18),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, GND, sequence_cnt[5:3], sequence_cnt_Z[2:0], GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, GND, sequence_cnt[5:3], sequence_cnt_Z[2:0], GND, GND}),
	.C_CLK(PCLK_c),
	.C_ADDR({GND, GND, un1_sequence_cnt[0], un1_sequence_cnt[1], un1_sequence_cnt[2], un1_sequence_cnt[3], un1_sequence_cnt[4], un1_sequence_cnt[5], GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un1_i2c_data_out[2], un1_i2c_data_out_i_m2[1], un1_i2c_data_out[0]}),
	.C_WEN(un1_rstn_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, GND}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, GND}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, GND}),
	.SII_LOCK(GND)
);
defparam i2c_seq_regs_i2c_seq_regs_0_0.RAMINDEX="i2c_seq_regs[5:7]%64%3%SPEED%0%0";
// @10:80
  RAM64x18 i2c_seq_regs_1_i2c_seq_regs_1_0_0 (
	.A_DOUT({i2c_seq_regs_1_i2c_seq_regs_1_0_0_A_DOUT[17:8], i2c_seq_regs_1[0], i2c_seq_regs_1[1], i2c_seq_regs_1[2], i2c_seq_regs_1[3], i2c_seq_regs_1[4], i2c_seq_regs_1[5], i2c_seq_regs_1[6], i2c_seq_regs_1[7]}),
	.B_DOUT({NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19}),
	.BUSY(NC37),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, PADDR_c[5:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, PADDR_c[5:0], GND, GND, GND}),
	.C_CLK(PCLK_c),
	.C_ADDR({GND, un1_sequence_cnt[0], un1_sequence_cnt[1], un1_sequence_cnt[2], un1_sequence_cnt[3], un1_sequence_cnt[4], un1_sequence_cnt[5], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un1_i2c_data_out[7:2], un1_i2c_data_out_i_m2[1], un1_i2c_data_out[0]}),
	.C_WEN(un1_rstn_1),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam i2c_seq_regs_1_i2c_seq_regs_1_0_0.RAMINDEX="i2c_seq_regs_1[0:7]%64%8%SPEED%0%0";
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_3[1]  (
	.FCO(ramout_53_2_1_wmux_3_FCO[1]),
	.S(ramout_53_2_1_wmux_3_S[1]),
	.Y(N_211),
	.B(ramout_53_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_53_2_1_0_y3[1]),
	.FCI(ramout_53_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_2[1]  (
	.FCO(ramout_53_2_1_co1_0[1]),
	.S(ramout_53_2_1_wmux_2_S[1]),
	.Y(ramout_53_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram27_1),
	.D(ram59_1),
	.A(ramout_53_2_1_y0_0[1]),
	.FCI(ramout_53_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_1[1]  (
	.FCO(ramout_53_2_1_co0_0[1]),
	.S(ramout_53_2_1_wmux_1_S[1]),
	.Y(ramout_53_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram11_1),
	.D(ram43_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_53_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_0[1]  (
	.FCO(ramout_53_2_1_0_co1[1]),
	.S(ramout_53_2_1_wmux_0_S[1]),
	.Y(ramout_53_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram19_1),
	.D(ram51_1),
	.A(ramout_53_2_1_0_y0[1]),
	.FCI(ramout_53_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_0_wmux[1]  (
	.FCO(ramout_53_2_1_0_co0[1]),
	.S(ramout_53_2_1_0_wmux_S[1]),
	.Y(ramout_53_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram3_1),
	.D(ram35_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_53_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_3[1]  (
	.FCO(ramout_7_2_1_wmux_3_FCO[1]),
	.S(ramout_7_2_1_wmux_3_S[1]),
	.Y(ramout_7_2_1_wmux_3_Y[1]),
	.B(ramout_7_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_7_2_1_0_y3[1]),
	.FCI(ramout_7_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_2[1]  (
	.FCO(ramout_7_2_1_co1_0[1]),
	.S(ramout_7_2_1_wmux_2_S[1]),
	.Y(ramout_7_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram24_1),
	.D(ram56_1),
	.A(ramout_7_2_1_y0_0[1]),
	.FCI(ramout_7_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_1[1]  (
	.FCO(ramout_7_2_1_co0_0[1]),
	.S(ramout_7_2_1_wmux_1_S[1]),
	.Y(ramout_7_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram8_1),
	.D(ram40_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_7_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_0[1]  (
	.FCO(ramout_7_2_1_0_co1[1]),
	.S(ramout_7_2_1_wmux_0_S[1]),
	.Y(ramout_7_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram16_1),
	.D(ram48_1),
	.A(ramout_7_2_1_0_y0[1]),
	.FCI(ramout_7_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_0_wmux[1]  (
	.FCO(ramout_7_2_1_0_co0[1]),
	.S(ramout_7_2_1_0_wmux_S[1]),
	.Y(ramout_7_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram0_1),
	.D(ram32_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_7_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_3[1]  (
	.FCO(ramout_14_2_1_wmux_3_FCO[1]),
	.S(ramout_14_2_1_wmux_3_S[1]),
	.Y(ramout_14_2_1_wmux_3_Y[1]),
	.B(ramout_14_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_14_2_1_0_y3[1]),
	.FCI(ramout_14_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_2[1]  (
	.FCO(ramout_14_2_1_co1_0[1]),
	.S(ramout_14_2_1_wmux_2_S[1]),
	.Y(ramout_14_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram28_1),
	.D(ram60_1),
	.A(ramout_14_2_1_y0_0[1]),
	.FCI(ramout_14_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_1[1]  (
	.FCO(ramout_14_2_1_co0_0[1]),
	.S(ramout_14_2_1_wmux_1_S[1]),
	.Y(ramout_14_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram12_1),
	.D(ram44_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_14_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_0[1]  (
	.FCO(ramout_14_2_1_0_co1[1]),
	.S(ramout_14_2_1_wmux_0_S[1]),
	.Y(ramout_14_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram20_1),
	.D(ram52_1),
	.A(ramout_14_2_1_0_y0[1]),
	.FCI(ramout_14_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_0_wmux[1]  (
	.FCO(ramout_14_2_1_0_co0[1]),
	.S(ramout_14_2_1_0_wmux_S[1]),
	.Y(ramout_14_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram4_1),
	.D(ram36_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_14_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_3[1]  (
	.FCO(ramout_60_2_1_wmux_3_FCO[1]),
	.S(ramout_60_2_1_wmux_3_S[1]),
	.Y(N_225),
	.B(ramout_60_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_60_2_1_0_y3[1]),
	.FCI(ramout_60_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_2[1]  (
	.FCO(ramout_60_2_1_co1_0[1]),
	.S(ramout_60_2_1_wmux_2_S[1]),
	.Y(ramout_60_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram31_1),
	.D(ram63_1),
	.A(ramout_60_2_1_y0_0[1]),
	.FCI(ramout_60_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_1[1]  (
	.FCO(ramout_60_2_1_co0_0[1]),
	.S(ramout_60_2_1_wmux_1_S[1]),
	.Y(ramout_60_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram15_1),
	.D(ram47_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_60_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_0[1]  (
	.FCO(ramout_60_2_1_0_co1[1]),
	.S(ramout_60_2_1_wmux_0_S[1]),
	.Y(ramout_60_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram23_1),
	.D(ram55_1),
	.A(ramout_60_2_1_0_y0[1]),
	.FCI(ramout_60_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_0_wmux[1]  (
	.FCO(ramout_60_2_1_0_co0[1]),
	.S(ramout_60_2_1_0_wmux_S[1]),
	.Y(ramout_60_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram7_1),
	.D(ram39_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_60_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_3[1]  (
	.FCO(ramout_38_2_1_wmux_3_FCO[1]),
	.S(ramout_38_2_1_wmux_3_S[1]),
	.Y(N_181),
	.B(ramout_38_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_38_2_1_0_y3[1]),
	.FCI(ramout_38_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_2[1]  (
	.FCO(ramout_38_2_1_co1_0[1]),
	.S(ramout_38_2_1_wmux_2_S[1]),
	.Y(ramout_38_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram25_1),
	.D(ram57_1),
	.A(ramout_38_2_1_y0_0[1]),
	.FCI(ramout_38_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_1[1]  (
	.FCO(ramout_38_2_1_co0_0[1]),
	.S(ramout_38_2_1_wmux_1_S[1]),
	.Y(ramout_38_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram9_1),
	.D(ram41_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_38_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_0[1]  (
	.FCO(ramout_38_2_1_0_co1[1]),
	.S(ramout_38_2_1_wmux_0_S[1]),
	.Y(ramout_38_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram17_1),
	.D(ram49_1),
	.A(ramout_38_2_1_0_y0[1]),
	.FCI(ramout_38_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_0_wmux[1]  (
	.FCO(ramout_38_2_1_0_co0[1]),
	.S(ramout_38_2_1_0_wmux_S[1]),
	.Y(ramout_38_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram1_1),
	.D(ram33_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_38_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_3[0]  (
	.FCO(ramout_14_2_1_wmux_3_FCO[0]),
	.S(ramout_14_2_1_wmux_3_S[0]),
	.Y(N_132),
	.B(ramout_14_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_14_2_1_0_y3[0]),
	.FCI(ramout_14_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_2[0]  (
	.FCO(ramout_14_2_1_co1_0[0]),
	.S(ramout_14_2_1_wmux_2_S[0]),
	.Y(ramout_14_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram28_0),
	.D(ram60_0),
	.A(ramout_14_2_1_y0_0[0]),
	.FCI(ramout_14_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_1[0]  (
	.FCO(ramout_14_2_1_co0_0[0]),
	.S(ramout_14_2_1_wmux_1_S[0]),
	.Y(ramout_14_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram12_0),
	.D(ram44_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_14_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_wmux_0[0]  (
	.FCO(ramout_14_2_1_0_co1[0]),
	.S(ramout_14_2_1_wmux_0_S[0]),
	.Y(ramout_14_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram20_0),
	.D(ram52_0),
	.A(ramout_14_2_1_0_y0[0]),
	.FCI(ramout_14_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_14_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_14_2_1_0_wmux[0]  (
	.FCO(ramout_14_2_1_0_co0[0]),
	.S(ramout_14_2_1_0_wmux_S[0]),
	.Y(ramout_14_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram4_0),
	.D(ram36_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_14_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_3[0]  (
	.FCO(ramout_53_2_1_wmux_3_FCO[0]),
	.S(ramout_53_2_1_wmux_3_S[0]),
	.Y(N_210),
	.B(ramout_53_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_53_2_1_0_y3[0]),
	.FCI(ramout_53_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_2[0]  (
	.FCO(ramout_53_2_1_co1_0[0]),
	.S(ramout_53_2_1_wmux_2_S[0]),
	.Y(ramout_53_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram27_0),
	.D(ram59_0),
	.A(ramout_53_2_1_y0_0[0]),
	.FCI(ramout_53_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_1[0]  (
	.FCO(ramout_53_2_1_co0_0[0]),
	.S(ramout_53_2_1_wmux_1_S[0]),
	.Y(ramout_53_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram11_0),
	.D(ram43_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_53_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_wmux_0[0]  (
	.FCO(ramout_53_2_1_0_co1[0]),
	.S(ramout_53_2_1_wmux_0_S[0]),
	.Y(ramout_53_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram19_0),
	.D(ram51_0),
	.A(ramout_53_2_1_0_y0[0]),
	.FCI(ramout_53_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_53_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_53_2_1_0_wmux[0]  (
	.FCO(ramout_53_2_1_0_co0[0]),
	.S(ramout_53_2_1_0_wmux_S[0]),
	.Y(ramout_53_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram3_0),
	.D(ram35_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_53_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_29_2_1_wmux_3[0]  (
	.FCO(ramout_29_2_1_wmux_3_FCO[0]),
	.S(ramout_29_2_1_wmux_3_S[0]),
	.Y(N_162),
	.B(ramout_29_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_29_2_1_0_y3[0]),
	.FCI(ramout_29_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_29_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_29_2_1_wmux_2[0]  (
	.FCO(ramout_29_2_1_co1_0[0]),
	.S(ramout_29_2_1_wmux_2_S[0]),
	.Y(ramout_29_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram30_0),
	.D(ram62_0),
	.A(ramout_29_2_1_y0_0[0]),
	.FCI(ramout_29_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_29_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_29_2_1_wmux_1[0]  (
	.FCO(ramout_29_2_1_co0_0[0]),
	.S(ramout_29_2_1_wmux_1_S[0]),
	.Y(ramout_29_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram14_0),
	.D(ram46_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_29_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_29_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_29_2_1_wmux_0[0]  (
	.FCO(ramout_29_2_1_0_co1[0]),
	.S(ramout_29_2_1_wmux_0_S[0]),
	.Y(ramout_29_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram22_0),
	.D(ram54_0),
	.A(ramout_29_2_1_0_y0[0]),
	.FCI(ramout_29_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_29_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_29_2_1_0_wmux[0]  (
	.FCO(ramout_29_2_1_0_co0[0]),
	.S(ramout_29_2_1_0_wmux_S[0]),
	.Y(ramout_29_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram6_0),
	.D(ram38_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_29_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_3[1]  (
	.FCO(ramout_29_i_m2_2_1_wmux_3_FCO[1]),
	.S(ramout_29_i_m2_2_1_wmux_3_S[1]),
	.Y(ramout_29_i_m2_2_1_wmux_3_Y[1]),
	.B(ramout_29_i_m2_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_29_i_m2_2_1_0_y3[1]),
	.FCI(ramout_29_i_m2_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_2[1]  (
	.FCO(ramout_29_i_m2_2_1_co1_0[1]),
	.S(ramout_29_i_m2_2_1_wmux_2_S[1]),
	.Y(ramout_29_i_m2_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram30_1),
	.D(ram62_1),
	.A(ramout_29_i_m2_2_1_y0_0[1]),
	.FCI(ramout_29_i_m2_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_1[1]  (
	.FCO(ramout_29_i_m2_2_1_co0_0[1]),
	.S(ramout_29_i_m2_2_1_wmux_1_S[1]),
	.Y(ramout_29_i_m2_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram14_1),
	.D(ram46_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_29_i_m2_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_0[1]  (
	.FCO(ramout_29_i_m2_2_1_0_co1[1]),
	.S(ramout_29_i_m2_2_1_wmux_0_S[1]),
	.Y(ramout_29_i_m2_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram22_1),
	.D(ram54_1),
	.A(ramout_29_i_m2_2_1_0_y0[1]),
	.FCI(ramout_29_i_m2_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_29_i_m2_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_29_i_m2_2_1_0_wmux[1]  (
	.FCO(ramout_29_i_m2_2_1_0_co0[1]),
	.S(ramout_29_i_m2_2_1_0_wmux_S[1]),
	.Y(ramout_29_i_m2_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram6_1),
	.D(ram38_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_29_i_m2_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_3[1]  (
	.FCO(ramout_22_2_1_wmux_3_FCO[1]),
	.S(ramout_22_2_1_wmux_3_S[1]),
	.Y(ramout_22_2_1_wmux_3_Y[1]),
	.B(ramout_22_2_1_0_y1[1]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_22_2_1_0_y3[1]),
	.FCI(ramout_22_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_2[1]  (
	.FCO(ramout_22_2_1_co1_0[1]),
	.S(ramout_22_2_1_wmux_2_S[1]),
	.Y(ramout_22_2_1_0_y3[1]),
	.B(sequence_cnt[4]),
	.C(ram26_1),
	.D(ram58_1),
	.A(ramout_22_2_1_y0_0[1]),
	.FCI(ramout_22_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_1[1]  (
	.FCO(ramout_22_2_1_co0_0[1]),
	.S(ramout_22_2_1_wmux_1_S[1]),
	.Y(ramout_22_2_1_y0_0[1]),
	.B(sequence_cnt[4]),
	.C(ram10_1),
	.D(ram42_1),
	.A(sequence_cnt[5]),
	.FCI(ramout_22_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_0[1]  (
	.FCO(ramout_22_2_1_0_co1[1]),
	.S(ramout_22_2_1_wmux_0_S[1]),
	.Y(ramout_22_2_1_0_y1[1]),
	.B(sequence_cnt[4]),
	.C(ram18_1),
	.D(ram50_1),
	.A(ramout_22_2_1_0_y0[1]),
	.FCI(ramout_22_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_0_wmux[1]  (
	.FCO(ramout_22_2_1_0_co0[1]),
	.S(ramout_22_2_1_0_wmux_S[1]),
	.Y(ramout_22_2_1_0_y0[1]),
	.B(sequence_cnt[4]),
	.C(ram2_1),
	.D(ram34_1),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_22_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_3[0]  (
	.FCO(ramout_63_2_1_wmux_3_FCO[0]),
	.S(ramout_63_2_1_wmux_3_S[0]),
	.Y(i2c_seq_regs_2[1]),
	.B(ramout_63_2_1_0_y1[0]),
	.C(sequence_cnt_Z[0]),
	.D(VCC),
	.A(ramout_63_2_1_0_y3[0]),
	.FCI(ramout_63_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_2[0]  (
	.FCO(ramout_63_2_1_co1_0[0]),
	.S(ramout_63_2_1_wmux_2_S[0]),
	.Y(ramout_63_2_1_0_y3[0]),
	.B(sequence_cnt_Z[1]),
	.C(N_210),
	.D(N_224),
	.A(ramout_63_2_1_y0_0[0]),
	.FCI(ramout_63_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_1[0]  (
	.FCO(ramout_63_2_1_co0_0[0]),
	.S(ramout_63_2_1_wmux_1_S[0]),
	.Y(ramout_63_2_1_y0_0[0]),
	.B(sequence_cnt_Z[1]),
	.C(N_180),
	.D(N_194),
	.A(sequence_cnt_Z[2]),
	.FCI(ramout_63_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_0[0]  (
	.FCO(ramout_63_2_1_0_co1[0]),
	.S(ramout_63_2_1_wmux_0_S[0]),
	.Y(ramout_63_2_1_0_y1[0]),
	.B(sequence_cnt_Z[1]),
	.C(N_148),
	.D(N_162),
	.A(ramout_63_2_1_0_y0[0]),
	.FCI(ramout_63_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_0_wmux[0]  (
	.FCO(ramout_63_2_1_0_co0[0]),
	.S(ramout_63_2_1_0_wmux_S[0]),
	.Y(ramout_63_2_1_0_y0[0]),
	.B(sequence_cnt_Z[1]),
	.C(N_118),
	.D(N_132),
	.A(sequence_cnt_Z[2]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_63_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_3[0]  (
	.FCO(ramout_22_2_1_wmux_3_FCO[0]),
	.S(ramout_22_2_1_wmux_3_S[0]),
	.Y(N_148),
	.B(ramout_22_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_22_2_1_0_y3[0]),
	.FCI(ramout_22_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_2[0]  (
	.FCO(ramout_22_2_1_co1_0[0]),
	.S(ramout_22_2_1_wmux_2_S[0]),
	.Y(ramout_22_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram26_0),
	.D(ram58_0),
	.A(ramout_22_2_1_y0_0[0]),
	.FCI(ramout_22_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_1[0]  (
	.FCO(ramout_22_2_1_co0_0[0]),
	.S(ramout_22_2_1_wmux_1_S[0]),
	.Y(ramout_22_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram10_0),
	.D(ram42_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_22_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_wmux_0[0]  (
	.FCO(ramout_22_2_1_0_co1[0]),
	.S(ramout_22_2_1_wmux_0_S[0]),
	.Y(ramout_22_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram18_0),
	.D(ram50_0),
	.A(ramout_22_2_1_0_y0[0]),
	.FCI(ramout_22_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_22_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_22_2_1_0_wmux[0]  (
	.FCO(ramout_22_2_1_0_co0[0]),
	.S(ramout_22_2_1_0_wmux_S[0]),
	.Y(ramout_22_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram2_0),
	.D(ram34_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_22_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_3[0]  (
	.FCO(ramout_60_2_1_wmux_3_FCO[0]),
	.S(ramout_60_2_1_wmux_3_S[0]),
	.Y(N_224),
	.B(ramout_60_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_60_2_1_0_y3[0]),
	.FCI(ramout_60_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_2[0]  (
	.FCO(ramout_60_2_1_co1_0[0]),
	.S(ramout_60_2_1_wmux_2_S[0]),
	.Y(ramout_60_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram31_0),
	.D(ram63_0),
	.A(ramout_60_2_1_y0_0[0]),
	.FCI(ramout_60_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_1[0]  (
	.FCO(ramout_60_2_1_co0_0[0]),
	.S(ramout_60_2_1_wmux_1_S[0]),
	.Y(ramout_60_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram15_0),
	.D(ram47_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_60_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_wmux_0[0]  (
	.FCO(ramout_60_2_1_0_co1[0]),
	.S(ramout_60_2_1_wmux_0_S[0]),
	.Y(ramout_60_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram23_0),
	.D(ram55_0),
	.A(ramout_60_2_1_0_y0[0]),
	.FCI(ramout_60_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_60_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_60_2_1_0_wmux[0]  (
	.FCO(ramout_60_2_1_0_co0[0]),
	.S(ramout_60_2_1_0_wmux_S[0]),
	.Y(ramout_60_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram7_0),
	.D(ram39_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_60_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_3[1]  (
	.FCO(ramout_63_2_1_wmux_3_FCO[1]),
	.S(ramout_63_2_1_wmux_3_S[1]),
	.Y(i2c_seq_regs_2[0]),
	.B(ramout_63_2_1_0_y1[1]),
	.C(sequence_cnt_Z[0]),
	.D(VCC),
	.A(ramout_63_2_1_0_y3[1]),
	.FCI(ramout_63_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_3[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_2[1]  (
	.FCO(ramout_63_2_1_co1_0[1]),
	.S(ramout_63_2_1_wmux_2_S[1]),
	.Y(ramout_63_2_1_0_y3[1]),
	.B(sequence_cnt_Z[1]),
	.C(N_211),
	.D(N_225),
	.A(ramout_63_2_1_y0_0[1]),
	.FCI(ramout_63_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_1[1]  (
	.FCO(ramout_63_2_1_co0_0[1]),
	.S(ramout_63_2_1_wmux_1_S[1]),
	.Y(ramout_63_2_1_y0_0[1]),
	.B(sequence_cnt_Z[1]),
	.C(N_181),
	.D(N_195),
	.A(sequence_cnt_Z[2]),
	.FCI(ramout_63_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_wmux_0[1]  (
	.FCO(ramout_63_2_1_0_co1[1]),
	.S(ramout_63_2_1_wmux_0_S[1]),
	.Y(ramout_63_2_1_0_y1[1]),
	.B(sequence_cnt_Z[1]),
	.C(ramout_22_2_1_wmux_3_Y[1]),
	.D(ramout_29_i_m2_2_1_wmux_3_Y[1]),
	.A(ramout_63_2_1_0_y0[1]),
	.FCI(ramout_63_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout_63_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_63_2_1_0_wmux[1]  (
	.FCO(ramout_63_2_1_0_co0[1]),
	.S(ramout_63_2_1_0_wmux_S[1]),
	.Y(ramout_63_2_1_0_y0[1]),
	.B(sequence_cnt_Z[1]),
	.C(ramout_7_2_1_wmux_3_Y[1]),
	.D(ramout_14_2_1_wmux_3_Y[1]),
	.A(sequence_cnt_Z[2]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_63_2_1_0_wmux[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_3[0]  (
	.FCO(ramout_7_2_1_wmux_3_FCO[0]),
	.S(ramout_7_2_1_wmux_3_S[0]),
	.Y(N_118),
	.B(ramout_7_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_7_2_1_0_y3[0]),
	.FCI(ramout_7_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_2[0]  (
	.FCO(ramout_7_2_1_co1_0[0]),
	.S(ramout_7_2_1_wmux_2_S[0]),
	.Y(ramout_7_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram24_0),
	.D(ram56_0),
	.A(ramout_7_2_1_y0_0[0]),
	.FCI(ramout_7_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_1[0]  (
	.FCO(ramout_7_2_1_co0_0[0]),
	.S(ramout_7_2_1_wmux_1_S[0]),
	.Y(ramout_7_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram8_0),
	.D(ram40_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_7_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_wmux_0[0]  (
	.FCO(ramout_7_2_1_0_co1[0]),
	.S(ramout_7_2_1_wmux_0_S[0]),
	.Y(ramout_7_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram16_0),
	.D(ram48_0),
	.A(ramout_7_2_1_0_y0[0]),
	.FCI(ramout_7_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_7_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_7_2_1_0_wmux[0]  (
	.FCO(ramout_7_2_1_0_co0[0]),
	.S(ramout_7_2_1_0_wmux_S[0]),
	.Y(ramout_7_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram0_0),
	.D(ram32_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_7_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_3[0]  (
	.FCO(ramout_38_2_1_wmux_3_FCO[0]),
	.S(ramout_38_2_1_wmux_3_S[0]),
	.Y(N_180),
	.B(ramout_38_2_1_0_y1[0]),
	.C(sequence_cnt[3]),
	.D(VCC),
	.A(ramout_38_2_1_0_y3[0]),
	.FCI(ramout_38_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_3[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_2[0]  (
	.FCO(ramout_38_2_1_co1_0[0]),
	.S(ramout_38_2_1_wmux_2_S[0]),
	.Y(ramout_38_2_1_0_y3[0]),
	.B(sequence_cnt[4]),
	.C(ram25_0),
	.D(ram57_0),
	.A(ramout_38_2_1_y0_0[0]),
	.FCI(ramout_38_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_1[0]  (
	.FCO(ramout_38_2_1_co0_0[0]),
	.S(ramout_38_2_1_wmux_1_S[0]),
	.Y(ramout_38_2_1_y0_0[0]),
	.B(sequence_cnt[4]),
	.C(ram9_0),
	.D(ram41_0),
	.A(sequence_cnt[5]),
	.FCI(ramout_38_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_wmux_0[0]  (
	.FCO(ramout_38_2_1_0_co1[0]),
	.S(ramout_38_2_1_wmux_0_S[0]),
	.Y(ramout_38_2_1_0_y1[0]),
	.B(sequence_cnt[4]),
	.C(ram17_0),
	.D(ram49_0),
	.A(ramout_38_2_1_0_y0[0]),
	.FCI(ramout_38_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout_38_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout_38_2_1_0_wmux[0]  (
	.FCO(ramout_38_2_1_0_co0[0]),
	.S(ramout_38_2_1_0_wmux_S[0]),
	.Y(ramout_38_2_1_0_y0[0]),
	.B(sequence_cnt[4]),
	.C(ram1_0),
	.D(ram33_0),
	.A(sequence_cnt[5]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout_38_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_44[0]  (
	.FCO(ramout2_63_2_1_co1_21[0]),
	.S(ramout2_63_2_1_wmux_44_S[0]),
	.Y(ramout2_63_2_1_0_y45[0]),
	.B(ramout2_63_2_1_y3_2[0]),
	.C(ramout2_63_2_1_y1_2[0]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_19[0]),
	.FCI(ramout2_63_2_1_co0_21[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_44[0] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_43[0]  (
	.FCO(ramout2_63_2_1_co0_21[0]),
	.S(ramout2_63_2_1_wmux_43_S[0]),
	.Y(ramout2_63_2_1_y0_19[0]),
	.B(ramout2_63_2_1_y5_2[0]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y7_2[0]),
	.FCI(ramout2_63_2_1_co1_20[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_43[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_42[0]  (
	.FCO(ramout2_63_2_1_co1_20[0]),
	.S(ramout2_63_2_1_wmux_42_S[0]),
	.Y(ramout2_63_2_1_y7_2[0]),
	.B(PADDR_c[1]),
	.C(ram62_0),
	.D(ram63_0),
	.A(ramout2_63_2_1_y0_18[0]),
	.FCI(ramout2_63_2_1_co0_20[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_42[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_41[0]  (
	.FCO(ramout2_63_2_1_co0_20[0]),
	.S(ramout2_63_2_1_wmux_41_S[0]),
	.Y(ramout2_63_2_1_y0_18[0]),
	.B(PADDR_c[1]),
	.C(ram60_0),
	.D(ram61_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_19[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_41[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_40[0]  (
	.FCO(ramout2_63_2_1_co1_19[0]),
	.S(ramout2_63_2_1_wmux_40_S[0]),
	.Y(ramout2_63_2_1_y5_2[0]),
	.B(PADDR_c[1]),
	.C(ram58_0),
	.D(ram59_0),
	.A(ramout2_63_2_1_y0_17[0]),
	.FCI(ramout2_63_2_1_co0_19[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_40[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_39[0]  (
	.FCO(ramout2_63_2_1_co0_19[0]),
	.S(ramout2_63_2_1_wmux_39_S[0]),
	.Y(ramout2_63_2_1_y0_17[0]),
	.B(PADDR_c[1]),
	.C(ram56_0),
	.D(ram57_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_18[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_39[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_38[0]  (
	.FCO(ramout2_63_2_1_co1_18[0]),
	.S(ramout2_63_2_1_wmux_38_S[0]),
	.Y(ramout2_63_2_1_y3_2[0]),
	.B(PADDR_c[1]),
	.C(ram54_0),
	.D(ram55_0),
	.A(ramout2_63_2_1_y0_16[0]),
	.FCI(ramout2_63_2_1_co0_18[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_38[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_37[0]  (
	.FCO(ramout2_63_2_1_co0_18[0]),
	.S(ramout2_63_2_1_wmux_37_S[0]),
	.Y(ramout2_63_2_1_y0_16[0]),
	.B(PADDR_c[1]),
	.C(ram52_0),
	.D(ram53_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_17[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_37[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_36[0]  (
	.FCO(ramout2_63_2_1_co1_17[0]),
	.S(ramout2_63_2_1_wmux_36_S[0]),
	.Y(ramout2_63_2_1_y1_2[0]),
	.B(PADDR_c[1]),
	.C(ram50_0),
	.D(ram51_0),
	.A(ramout2_63_2_1_y0_15[0]),
	.FCI(ramout2_63_2_1_co0_17[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_36[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_35[0]  (
	.FCO(ramout2_63_2_1_co0_17[0]),
	.S(ramout2_63_2_1_wmux_35_S[0]),
	.Y(ramout2_63_2_1_y0_15[0]),
	.B(PADDR_c[1]),
	.C(ram48_0),
	.D(ram49_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_16[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_35[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_34[0]  (
	.FCO(ramout2_63_2_1_co1_16[0]),
	.S(ramout2_63_2_1_wmux_34_S[0]),
	.Y(ramout2_63_2_1_wmux_34_Y[0]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co0_16[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_34[0] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_33[0]  (
	.FCO(ramout2_63_2_1_co0_16[0]),
	.S(ramout2_63_2_1_wmux_33_S[0]),
	.Y(ramout2_63_2_1_wmux_33_Y[0]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co1_15[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_33[0] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_32[0]  (
	.FCO(ramout2_63_2_1_co1_15[0]),
	.S(ramout2_63_2_1_wmux_32_S[0]),
	.Y(ramout2_63_2_1_0_y33[0]),
	.B(ramout2_63_2_1_y3_1[0]),
	.C(ramout2_63_2_1_y1_1[0]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_14[0]),
	.FCI(ramout2_63_2_1_co0_15[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_32[0] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_31[0]  (
	.FCO(ramout2_63_2_1_co0_15[0]),
	.S(ramout2_63_2_1_wmux_31_S[0]),
	.Y(ramout2_63_2_1_y0_14[0]),
	.B(ramout2_63_2_1_y5_1[0]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y7_1[0]),
	.FCI(ramout2_63_2_1_co1_14[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_31[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_30[0]  (
	.FCO(ramout2_63_2_1_co1_14[0]),
	.S(ramout2_63_2_1_wmux_30_S[0]),
	.Y(ramout2_63_2_1_y7_1[0]),
	.B(PADDR_c[1]),
	.C(ram46_0),
	.D(ram47_0),
	.A(ramout2_63_2_1_y0_13[0]),
	.FCI(ramout2_63_2_1_co0_14[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_30[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_29[0]  (
	.FCO(ramout2_63_2_1_co0_14[0]),
	.S(ramout2_63_2_1_wmux_29_S[0]),
	.Y(ramout2_63_2_1_y0_13[0]),
	.B(PADDR_c[1]),
	.C(ram44_0),
	.D(ram45_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_13[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_29[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_28[0]  (
	.FCO(ramout2_63_2_1_co1_13[0]),
	.S(ramout2_63_2_1_wmux_28_S[0]),
	.Y(ramout2_63_2_1_y5_1[0]),
	.B(PADDR_c[1]),
	.C(ram42_0),
	.D(ram43_0),
	.A(ramout2_63_2_1_y0_12[0]),
	.FCI(ramout2_63_2_1_co0_13[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_28[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_27[0]  (
	.FCO(ramout2_63_2_1_co0_13[0]),
	.S(ramout2_63_2_1_wmux_27_S[0]),
	.Y(ramout2_63_2_1_y0_12[0]),
	.B(PADDR_c[1]),
	.C(ram40_0),
	.D(ram41_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_12[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_27[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_26[0]  (
	.FCO(ramout2_63_2_1_co1_12[0]),
	.S(ramout2_63_2_1_wmux_26_S[0]),
	.Y(ramout2_63_2_1_y3_1[0]),
	.B(PADDR_c[1]),
	.C(ram38_0),
	.D(ram39_0),
	.A(ramout2_63_2_1_y0_11[0]),
	.FCI(ramout2_63_2_1_co0_12[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_26[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_25[0]  (
	.FCO(ramout2_63_2_1_co0_12[0]),
	.S(ramout2_63_2_1_wmux_25_S[0]),
	.Y(ramout2_63_2_1_y0_11[0]),
	.B(PADDR_c[1]),
	.C(ram36_0),
	.D(ram37_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_11[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_25[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_24[0]  (
	.FCO(ramout2_63_2_1_co1_11[0]),
	.S(ramout2_63_2_1_wmux_24_S[0]),
	.Y(ramout2_63_2_1_y1_1[0]),
	.B(PADDR_c[1]),
	.C(ram34_0),
	.D(ram35_0),
	.A(ramout2_63_2_1_y0_10[0]),
	.FCI(ramout2_63_2_1_co0_11[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_24[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_23[0]  (
	.FCO(ramout2_63_2_1_co0_11[0]),
	.S(ramout2_63_2_1_wmux_23_S[0]),
	.Y(ramout2_63_2_1_y0_10[0]),
	.B(PADDR_c[1]),
	.C(ram32_0),
	.D(ram33_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_10[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_23[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_22[0]  (
	.FCO(ramout2_63_2_1_co1_10[0]),
	.S(ramout2_63_2_1_wmux_22_S[0]),
	.Y(ramout2_63_2_1_y0_9[0]),
	.B(ramout2_63_2_1_0_y21[0]),
	.C(PADDR_c[4]),
	.D(PADDR_c[5]),
	.A(ramout2_63_2_1_0_y9[0]),
	.FCI(ramout2_63_2_1_co0_10[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_22[0] .INIT=20'h0CBC8;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_21[0]  (
	.FCO(ramout2_63_2_1_co0_10[0]),
	.S(ramout2_63_2_1_wmux_21_S[0]),
	.Y(i2c_seq_regs[1]),
	.B(ramout2_63_2_1_0_y45[0]),
	.C(ramout2_63_2_1_0_y33[0]),
	.D(PADDR_c[5]),
	.A(ramout2_63_2_1_y0_9[0]),
	.FCI(ramout2_63_2_1_co1_9[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_21[0] .INIT=20'h0AFC0;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_20[0]  (
	.FCO(ramout2_63_2_1_co1_9[0]),
	.S(ramout2_63_2_1_wmux_20_S[0]),
	.Y(ramout2_63_2_1_0_y21[0]),
	.B(ramout2_63_2_1_y3_0[0]),
	.C(ramout2_63_2_1_y1_0[0]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_8[0]),
	.FCI(ramout2_63_2_1_co0_9[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_20[0] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_19[0]  (
	.FCO(ramout2_63_2_1_co0_9[0]),
	.S(ramout2_63_2_1_wmux_19_S[0]),
	.Y(ramout2_63_2_1_y0_8[0]),
	.B(ramout2_63_2_1_y5_0[0]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y7_0[0]),
	.FCI(ramout2_63_2_1_co1_8[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_19[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_18[0]  (
	.FCO(ramout2_63_2_1_co1_8[0]),
	.S(ramout2_63_2_1_wmux_18_S[0]),
	.Y(ramout2_63_2_1_y7_0[0]),
	.B(PADDR_c[1]),
	.C(ram30_0),
	.D(ram31_0),
	.A(ramout2_63_2_1_y0_7[0]),
	.FCI(ramout2_63_2_1_co0_8[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_18[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_17[0]  (
	.FCO(ramout2_63_2_1_co0_8[0]),
	.S(ramout2_63_2_1_wmux_17_S[0]),
	.Y(ramout2_63_2_1_y0_7[0]),
	.B(PADDR_c[1]),
	.C(ram28_0),
	.D(ram29_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_7[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_17[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_16[0]  (
	.FCO(ramout2_63_2_1_co1_7[0]),
	.S(ramout2_63_2_1_wmux_16_S[0]),
	.Y(ramout2_63_2_1_y5_0[0]),
	.B(PADDR_c[1]),
	.C(ram26_0),
	.D(ram27_0),
	.A(ramout2_63_2_1_y0_6[0]),
	.FCI(ramout2_63_2_1_co0_7[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_16[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_15[0]  (
	.FCO(ramout2_63_2_1_co0_7[0]),
	.S(ramout2_63_2_1_wmux_15_S[0]),
	.Y(ramout2_63_2_1_y0_6[0]),
	.B(PADDR_c[1]),
	.C(ram24_0),
	.D(ram25_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_6[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_15[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_14[0]  (
	.FCO(ramout2_63_2_1_co1_6[0]),
	.S(ramout2_63_2_1_wmux_14_S[0]),
	.Y(ramout2_63_2_1_y3_0[0]),
	.B(PADDR_c[1]),
	.C(ram22_0),
	.D(ram23_0),
	.A(ramout2_63_2_1_y0_5[0]),
	.FCI(ramout2_63_2_1_co0_6[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_14[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_13[0]  (
	.FCO(ramout2_63_2_1_co0_6[0]),
	.S(ramout2_63_2_1_wmux_13_S[0]),
	.Y(ramout2_63_2_1_y0_5[0]),
	.B(PADDR_c[1]),
	.C(ram20_0),
	.D(ram21_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_5[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_13[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_12[0]  (
	.FCO(ramout2_63_2_1_co1_5[0]),
	.S(ramout2_63_2_1_wmux_12_S[0]),
	.Y(ramout2_63_2_1_y1_0[0]),
	.B(PADDR_c[1]),
	.C(ram18_0),
	.D(ram19_0),
	.A(ramout2_63_2_1_y0_4[0]),
	.FCI(ramout2_63_2_1_co0_5[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_12[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_11[0]  (
	.FCO(ramout2_63_2_1_co0_5[0]),
	.S(ramout2_63_2_1_wmux_11_S[0]),
	.Y(ramout2_63_2_1_y0_4[0]),
	.B(PADDR_c[1]),
	.C(ram16_0),
	.D(ram17_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_4[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_11[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_10[0]  (
	.FCO(ramout2_63_2_1_co1_4[0]),
	.S(ramout2_63_2_1_wmux_10_S[0]),
	.Y(ramout2_63_2_1_wmux_10_Y[0]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co0_4[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_10[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_9[0]  (
	.FCO(ramout2_63_2_1_co0_4[0]),
	.S(ramout2_63_2_1_wmux_9_S[0]),
	.Y(ramout2_63_2_1_wmux_9_Y[0]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co1_3[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_9[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_8[0]  (
	.FCO(ramout2_63_2_1_co1_3[0]),
	.S(ramout2_63_2_1_wmux_8_S[0]),
	.Y(ramout2_63_2_1_0_y9[0]),
	.B(ramout2_63_2_1_0_y3[0]),
	.C(ramout2_63_2_1_0_y1[0]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_3[0]),
	.FCI(ramout2_63_2_1_co0_3[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_8[0] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_7[0]  (
	.FCO(ramout2_63_2_1_co0_3[0]),
	.S(ramout2_63_2_1_wmux_7_S[0]),
	.Y(ramout2_63_2_1_y0_3[0]),
	.B(ramout2_63_2_1_0_y5[0]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_0_y7[0]),
	.FCI(ramout2_63_2_1_co1_2[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_7[0] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_6[0]  (
	.FCO(ramout2_63_2_1_co1_2[0]),
	.S(ramout2_63_2_1_wmux_6_S[0]),
	.Y(ramout2_63_2_1_0_y7[0]),
	.B(PADDR_c[1]),
	.C(ram14_0),
	.D(ram15_0),
	.A(ramout2_63_2_1_y0_2[0]),
	.FCI(ramout2_63_2_1_co0_2[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_6[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_5[0]  (
	.FCO(ramout2_63_2_1_co0_2[0]),
	.S(ramout2_63_2_1_wmux_5_S[0]),
	.Y(ramout2_63_2_1_y0_2[0]),
	.B(PADDR_c[1]),
	.C(ram12_0),
	.D(ram13_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_1[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_5[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_4[0]  (
	.FCO(ramout2_63_2_1_co1_1[0]),
	.S(ramout2_63_2_1_wmux_4_S[0]),
	.Y(ramout2_63_2_1_0_y5[0]),
	.B(PADDR_c[1]),
	.C(ram10_0),
	.D(ram11_0),
	.A(ramout2_63_2_1_y0_1[0]),
	.FCI(ramout2_63_2_1_co0_1[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_4[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_3[0]  (
	.FCO(ramout2_63_2_1_co0_1[0]),
	.S(ramout2_63_2_1_wmux_3_S[0]),
	.Y(ramout2_63_2_1_y0_1[0]),
	.B(PADDR_c[1]),
	.C(ram8_0),
	.D(ram9_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_0[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_3[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_2[0]  (
	.FCO(ramout2_63_2_1_co1_0[0]),
	.S(ramout2_63_2_1_wmux_2_S[0]),
	.Y(ramout2_63_2_1_0_y3[0]),
	.B(PADDR_c[1]),
	.C(ram6_0),
	.D(ram7_0),
	.A(ramout2_63_2_1_y0_0[0]),
	.FCI(ramout2_63_2_1_co0_0[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_2[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_1[0]  (
	.FCO(ramout2_63_2_1_co0_0[0]),
	.S(ramout2_63_2_1_wmux_1_S[0]),
	.Y(ramout2_63_2_1_y0_0[0]),
	.B(PADDR_c[1]),
	.C(ram4_0),
	.D(ram5_0),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_0_co1[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_1[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_0[0]  (
	.FCO(ramout2_63_2_1_0_co1[0]),
	.S(ramout2_63_2_1_wmux_0_S[0]),
	.Y(ramout2_63_2_1_0_y1[0]),
	.B(PADDR_c[1]),
	.C(ram2_0),
	.D(ram3_0),
	.A(ramout2_63_2_1_0_y0[0]),
	.FCI(ramout2_63_2_1_0_co0[0])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_0[0] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_0_wmux[0]  (
	.FCO(ramout2_63_2_1_0_co0[0]),
	.S(ramout2_63_2_1_0_wmux_S[0]),
	.Y(ramout2_63_2_1_0_y0[0]),
	.B(PADDR_c[1]),
	.C(ram0_0),
	.D(ram1_0),
	.A(PADDR_c[0]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_0_wmux[0] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_44[1]  (
	.FCO(ramout2_63_2_1_co1_21[1]),
	.S(ramout2_63_2_1_wmux_44_S[1]),
	.Y(ramout2_63_2_1_0_y45[1]),
	.B(ramout2_63_2_1_y3_2[1]),
	.C(ramout2_63_2_1_y1_2[1]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_19[1]),
	.FCI(ramout2_63_2_1_co0_21[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_44[1] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_43[1]  (
	.FCO(ramout2_63_2_1_co0_21[1]),
	.S(ramout2_63_2_1_wmux_43_S[1]),
	.Y(ramout2_63_2_1_y0_19[1]),
	.B(ramout2_63_2_1_y5_2[1]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y7_2[1]),
	.FCI(ramout2_63_2_1_co1_20[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_43[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_42[1]  (
	.FCO(ramout2_63_2_1_co1_20[1]),
	.S(ramout2_63_2_1_wmux_42_S[1]),
	.Y(ramout2_63_2_1_y7_2[1]),
	.B(PADDR_c[1]),
	.C(ram62_1),
	.D(ram63_1),
	.A(ramout2_63_2_1_y0_18[1]),
	.FCI(ramout2_63_2_1_co0_20[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_42[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_41[1]  (
	.FCO(ramout2_63_2_1_co0_20[1]),
	.S(ramout2_63_2_1_wmux_41_S[1]),
	.Y(ramout2_63_2_1_y0_18[1]),
	.B(PADDR_c[1]),
	.C(ram60_1),
	.D(ram61_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_19[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_41[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_40[1]  (
	.FCO(ramout2_63_2_1_co1_19[1]),
	.S(ramout2_63_2_1_wmux_40_S[1]),
	.Y(ramout2_63_2_1_y5_2[1]),
	.B(PADDR_c[1]),
	.C(ram58_1),
	.D(ram59_1),
	.A(ramout2_63_2_1_y0_17[1]),
	.FCI(ramout2_63_2_1_co0_19[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_40[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_39[1]  (
	.FCO(ramout2_63_2_1_co0_19[1]),
	.S(ramout2_63_2_1_wmux_39_S[1]),
	.Y(ramout2_63_2_1_y0_17[1]),
	.B(PADDR_c[1]),
	.C(ram56_1),
	.D(ram57_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_18[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_39[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_38[1]  (
	.FCO(ramout2_63_2_1_co1_18[1]),
	.S(ramout2_63_2_1_wmux_38_S[1]),
	.Y(ramout2_63_2_1_y3_2[1]),
	.B(PADDR_c[1]),
	.C(ram54_1),
	.D(ram55_1),
	.A(ramout2_63_2_1_y0_16[1]),
	.FCI(ramout2_63_2_1_co0_18[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_38[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_37[1]  (
	.FCO(ramout2_63_2_1_co0_18[1]),
	.S(ramout2_63_2_1_wmux_37_S[1]),
	.Y(ramout2_63_2_1_y0_16[1]),
	.B(PADDR_c[1]),
	.C(ram52_1),
	.D(ram53_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_17[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_37[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_36[1]  (
	.FCO(ramout2_63_2_1_co1_17[1]),
	.S(ramout2_63_2_1_wmux_36_S[1]),
	.Y(ramout2_63_2_1_y1_2[1]),
	.B(PADDR_c[1]),
	.C(ram50_1),
	.D(ram51_1),
	.A(ramout2_63_2_1_y0_15[1]),
	.FCI(ramout2_63_2_1_co0_17[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_36[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_35[1]  (
	.FCO(ramout2_63_2_1_co0_17[1]),
	.S(ramout2_63_2_1_wmux_35_S[1]),
	.Y(ramout2_63_2_1_y0_15[1]),
	.B(PADDR_c[1]),
	.C(ram48_1),
	.D(ram49_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_16[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_35[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_34[1]  (
	.FCO(ramout2_63_2_1_co1_16[1]),
	.S(ramout2_63_2_1_wmux_34_S[1]),
	.Y(ramout2_63_2_1_wmux_34_Y[1]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co0_16[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_34[1] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_33[1]  (
	.FCO(ramout2_63_2_1_co0_16[1]),
	.S(ramout2_63_2_1_wmux_33_S[1]),
	.Y(ramout2_63_2_1_wmux_33_Y[1]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co1_15[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_33[1] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_32[1]  (
	.FCO(ramout2_63_2_1_co1_15[1]),
	.S(ramout2_63_2_1_wmux_32_S[1]),
	.Y(ramout2_63_2_1_0_y33[1]),
	.B(ramout2_63_2_1_y3_1[1]),
	.C(ramout2_63_2_1_y1_1[1]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_14[1]),
	.FCI(ramout2_63_2_1_co0_15[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_32[1] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_31[1]  (
	.FCO(ramout2_63_2_1_co0_15[1]),
	.S(ramout2_63_2_1_wmux_31_S[1]),
	.Y(ramout2_63_2_1_y0_14[1]),
	.B(ramout2_63_2_1_y5_1[1]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y7_1[1]),
	.FCI(ramout2_63_2_1_co1_14[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_31[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_30[1]  (
	.FCO(ramout2_63_2_1_co1_14[1]),
	.S(ramout2_63_2_1_wmux_30_S[1]),
	.Y(ramout2_63_2_1_y7_1[1]),
	.B(PADDR_c[1]),
	.C(ram46_1),
	.D(ram47_1),
	.A(ramout2_63_2_1_y0_13[1]),
	.FCI(ramout2_63_2_1_co0_14[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_30[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_29[1]  (
	.FCO(ramout2_63_2_1_co0_14[1]),
	.S(ramout2_63_2_1_wmux_29_S[1]),
	.Y(ramout2_63_2_1_y0_13[1]),
	.B(PADDR_c[1]),
	.C(ram44_1),
	.D(ram45_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_13[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_29[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_28[1]  (
	.FCO(ramout2_63_2_1_co1_13[1]),
	.S(ramout2_63_2_1_wmux_28_S[1]),
	.Y(ramout2_63_2_1_y5_1[1]),
	.B(PADDR_c[1]),
	.C(ram42_1),
	.D(ram43_1),
	.A(ramout2_63_2_1_y0_12[1]),
	.FCI(ramout2_63_2_1_co0_13[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_28[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_27[1]  (
	.FCO(ramout2_63_2_1_co0_13[1]),
	.S(ramout2_63_2_1_wmux_27_S[1]),
	.Y(ramout2_63_2_1_y0_12[1]),
	.B(PADDR_c[1]),
	.C(ram40_1),
	.D(ram41_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_12[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_27[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_26[1]  (
	.FCO(ramout2_63_2_1_co1_12[1]),
	.S(ramout2_63_2_1_wmux_26_S[1]),
	.Y(ramout2_63_2_1_y3_1[1]),
	.B(PADDR_c[1]),
	.C(ram38_1),
	.D(ram39_1),
	.A(ramout2_63_2_1_y0_11[1]),
	.FCI(ramout2_63_2_1_co0_12[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_26[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_25[1]  (
	.FCO(ramout2_63_2_1_co0_12[1]),
	.S(ramout2_63_2_1_wmux_25_S[1]),
	.Y(ramout2_63_2_1_y0_11[1]),
	.B(PADDR_c[1]),
	.C(ram36_1),
	.D(ram37_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_11[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_25[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_24[1]  (
	.FCO(ramout2_63_2_1_co1_11[1]),
	.S(ramout2_63_2_1_wmux_24_S[1]),
	.Y(ramout2_63_2_1_y1_1[1]),
	.B(PADDR_c[1]),
	.C(ram34_1),
	.D(ram35_1),
	.A(ramout2_63_2_1_y0_10[1]),
	.FCI(ramout2_63_2_1_co0_11[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_24[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_23[1]  (
	.FCO(ramout2_63_2_1_co0_11[1]),
	.S(ramout2_63_2_1_wmux_23_S[1]),
	.Y(ramout2_63_2_1_y0_10[1]),
	.B(PADDR_c[1]),
	.C(ram32_1),
	.D(ram33_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_10[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_23[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_22[1]  (
	.FCO(ramout2_63_2_1_co1_10[1]),
	.S(ramout2_63_2_1_wmux_22_S[1]),
	.Y(ramout2_63_2_1_y0_9[1]),
	.B(ramout2_63_2_1_0_y21[1]),
	.C(PADDR_c[4]),
	.D(PADDR_c[5]),
	.A(ramout2_63_2_1_0_y9[1]),
	.FCI(ramout2_63_2_1_co0_10[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_22[1] .INIT=20'h0CBC8;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_21[1]  (
	.FCO(ramout2_63_2_1_co0_10[1]),
	.S(ramout2_63_2_1_wmux_21_S[1]),
	.Y(i2c_seq_regs[0]),
	.B(ramout2_63_2_1_0_y45[1]),
	.C(ramout2_63_2_1_0_y33[1]),
	.D(PADDR_c[5]),
	.A(ramout2_63_2_1_y0_9[1]),
	.FCI(ramout2_63_2_1_co1_9[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_21[1] .INIT=20'h0AFC0;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_20[1]  (
	.FCO(ramout2_63_2_1_co1_9[1]),
	.S(ramout2_63_2_1_wmux_20_S[1]),
	.Y(ramout2_63_2_1_0_y21[1]),
	.B(ramout2_63_2_1_y3_0[1]),
	.C(ramout2_63_2_1_y1_0[1]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_8[1]),
	.FCI(ramout2_63_2_1_co0_9[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_20[1] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_19[1]  (
	.FCO(ramout2_63_2_1_co0_9[1]),
	.S(ramout2_63_2_1_wmux_19_S[1]),
	.Y(ramout2_63_2_1_y0_8[1]),
	.B(ramout2_63_2_1_y5_0[1]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y7_0[1]),
	.FCI(ramout2_63_2_1_co1_8[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_19[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_18[1]  (
	.FCO(ramout2_63_2_1_co1_8[1]),
	.S(ramout2_63_2_1_wmux_18_S[1]),
	.Y(ramout2_63_2_1_y7_0[1]),
	.B(PADDR_c[1]),
	.C(ram30_1),
	.D(ram31_1),
	.A(ramout2_63_2_1_y0_7[1]),
	.FCI(ramout2_63_2_1_co0_8[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_18[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_17[1]  (
	.FCO(ramout2_63_2_1_co0_8[1]),
	.S(ramout2_63_2_1_wmux_17_S[1]),
	.Y(ramout2_63_2_1_y0_7[1]),
	.B(PADDR_c[1]),
	.C(ram28_1),
	.D(ram29_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_7[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_17[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_16[1]  (
	.FCO(ramout2_63_2_1_co1_7[1]),
	.S(ramout2_63_2_1_wmux_16_S[1]),
	.Y(ramout2_63_2_1_y5_0[1]),
	.B(PADDR_c[1]),
	.C(ram26_1),
	.D(ram27_1),
	.A(ramout2_63_2_1_y0_6[1]),
	.FCI(ramout2_63_2_1_co0_7[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_16[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_15[1]  (
	.FCO(ramout2_63_2_1_co0_7[1]),
	.S(ramout2_63_2_1_wmux_15_S[1]),
	.Y(ramout2_63_2_1_y0_6[1]),
	.B(PADDR_c[1]),
	.C(ram24_1),
	.D(ram25_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_6[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_15[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_14[1]  (
	.FCO(ramout2_63_2_1_co1_6[1]),
	.S(ramout2_63_2_1_wmux_14_S[1]),
	.Y(ramout2_63_2_1_y3_0[1]),
	.B(PADDR_c[1]),
	.C(ram22_1),
	.D(ram23_1),
	.A(ramout2_63_2_1_y0_5[1]),
	.FCI(ramout2_63_2_1_co0_6[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_14[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_13[1]  (
	.FCO(ramout2_63_2_1_co0_6[1]),
	.S(ramout2_63_2_1_wmux_13_S[1]),
	.Y(ramout2_63_2_1_y0_5[1]),
	.B(PADDR_c[1]),
	.C(ram20_1),
	.D(ram21_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_5[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_13[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_12[1]  (
	.FCO(ramout2_63_2_1_co1_5[1]),
	.S(ramout2_63_2_1_wmux_12_S[1]),
	.Y(ramout2_63_2_1_y1_0[1]),
	.B(PADDR_c[1]),
	.C(ram18_1),
	.D(ram19_1),
	.A(ramout2_63_2_1_y0_4[1]),
	.FCI(ramout2_63_2_1_co0_5[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_12[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_11[1]  (
	.FCO(ramout2_63_2_1_co0_5[1]),
	.S(ramout2_63_2_1_wmux_11_S[1]),
	.Y(ramout2_63_2_1_y0_4[1]),
	.B(PADDR_c[1]),
	.C(ram16_1),
	.D(ram17_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_4[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_11[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_10[1]  (
	.FCO(ramout2_63_2_1_co1_4[1]),
	.S(ramout2_63_2_1_wmux_10_S[1]),
	.Y(ramout2_63_2_1_wmux_10_Y[1]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co0_4[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_10[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_9[1]  (
	.FCO(ramout2_63_2_1_co0_4[1]),
	.S(ramout2_63_2_1_wmux_9_S[1]),
	.Y(ramout2_63_2_1_wmux_9_Y[1]),
	.B(VCC),
	.C(PADDR_c[2]),
	.D(VCC),
	.A(VCC),
	.FCI(ramout2_63_2_1_co1_3[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_9[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_8[1]  (
	.FCO(ramout2_63_2_1_co1_3[1]),
	.S(ramout2_63_2_1_wmux_8_S[1]),
	.Y(ramout2_63_2_1_0_y9[1]),
	.B(ramout2_63_2_1_0_y3[1]),
	.C(ramout2_63_2_1_0_y1[1]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_y0_3[1]),
	.FCI(ramout2_63_2_1_co0_3[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_8[1] .INIT=20'h0FA0C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_7[1]  (
	.FCO(ramout2_63_2_1_co0_3[1]),
	.S(ramout2_63_2_1_wmux_7_S[1]),
	.Y(ramout2_63_2_1_y0_3[1]),
	.B(ramout2_63_2_1_0_y5[1]),
	.C(PADDR_c[2]),
	.D(PADDR_c[3]),
	.A(ramout2_63_2_1_0_y7[1]),
	.FCI(ramout2_63_2_1_co1_2[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_7[1] .INIT=20'h0EC2C;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_6[1]  (
	.FCO(ramout2_63_2_1_co1_2[1]),
	.S(ramout2_63_2_1_wmux_6_S[1]),
	.Y(ramout2_63_2_1_0_y7[1]),
	.B(PADDR_c[1]),
	.C(ram14_1),
	.D(ram15_1),
	.A(ramout2_63_2_1_y0_2[1]),
	.FCI(ramout2_63_2_1_co0_2[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_6[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_5[1]  (
	.FCO(ramout2_63_2_1_co0_2[1]),
	.S(ramout2_63_2_1_wmux_5_S[1]),
	.Y(ramout2_63_2_1_y0_2[1]),
	.B(PADDR_c[1]),
	.C(ram12_1),
	.D(ram13_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_1[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_5[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_4[1]  (
	.FCO(ramout2_63_2_1_co1_1[1]),
	.S(ramout2_63_2_1_wmux_4_S[1]),
	.Y(ramout2_63_2_1_0_y5[1]),
	.B(PADDR_c[1]),
	.C(ram10_1),
	.D(ram11_1),
	.A(ramout2_63_2_1_y0_1[1]),
	.FCI(ramout2_63_2_1_co0_1[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_4[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_3[1]  (
	.FCO(ramout2_63_2_1_co0_1[1]),
	.S(ramout2_63_2_1_wmux_3_S[1]),
	.Y(ramout2_63_2_1_y0_1[1]),
	.B(PADDR_c[1]),
	.C(ram8_1),
	.D(ram9_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_co1_0[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_3[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_2[1]  (
	.FCO(ramout2_63_2_1_co1_0[1]),
	.S(ramout2_63_2_1_wmux_2_S[1]),
	.Y(ramout2_63_2_1_0_y3[1]),
	.B(PADDR_c[1]),
	.C(ram6_1),
	.D(ram7_1),
	.A(ramout2_63_2_1_y0_0[1]),
	.FCI(ramout2_63_2_1_co0_0[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_2[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_1[1]  (
	.FCO(ramout2_63_2_1_co0_0[1]),
	.S(ramout2_63_2_1_wmux_1_S[1]),
	.Y(ramout2_63_2_1_y0_0[1]),
	.B(PADDR_c[1]),
	.C(ram4_1),
	.D(ram5_1),
	.A(PADDR_c[0]),
	.FCI(ramout2_63_2_1_0_co1[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_1[1] .INIT=20'h0FA44;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_wmux_0[1]  (
	.FCO(ramout2_63_2_1_0_co1[1]),
	.S(ramout2_63_2_1_wmux_0_S[1]),
	.Y(ramout2_63_2_1_0_y1[1]),
	.B(PADDR_c[1]),
	.C(ram2_1),
	.D(ram3_1),
	.A(ramout2_63_2_1_0_y0[1]),
	.FCI(ramout2_63_2_1_0_co0[1])
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_wmux_0[1] .INIT=20'h0F588;
  ARI1 \i2c_seq_regs_2.ramout2_63_2_1_0_wmux[1]  (
	.FCO(ramout2_63_2_1_0_co0[1]),
	.S(ramout2_63_2_1_0_wmux_S[1]),
	.Y(ramout2_63_2_1_0_y0[1]),
	.B(PADDR_c[1]),
	.C(ram0_1),
	.D(ram1_1),
	.A(PADDR_c[0]),
	.FCI(VCC)
);
defparam \i2c_seq_regs_2.ramout2_63_2_1_0_wmux[1] .INIT=20'h0FA44;
// @10:470
  CFG4 seq_finishede (
	.A(seq_finished_Z),
	.B(i2c_reg_ctrl[4]),
	.C(seq_finished_1_sqmuxa),
	.D(seq_finished_0_sqmuxa),
	.Y(seq_finishede_0)
);
defparam seq_finishede.INIT=16'hCCC8;
// @10:80
  CFG4 \i2c_seq_regs_2.awe34_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m84_0_a2_0),
	.Y(awe34)
);
defparam \i2c_seq_regs_2.awe34_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe10_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe10)
);
defparam \i2c_seq_regs_2.awe10_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe18_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m66_0_a2_0),
	.Y(awe18)
);
defparam \i2c_seq_regs_2.awe18_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe50_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m74_0_a2_0),
	.Y(awe50)
);
defparam \i2c_seq_regs_2.awe50_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe40_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m84_0_a2_0),
	.Y(awe40)
);
defparam \i2c_seq_regs_2.awe40_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe32_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m84_0_a2_0),
	.Y(awe32)
);
defparam \i2c_seq_regs_2.awe32_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe48_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m74_0_a2_0),
	.Y(awe48)
);
defparam \i2c_seq_regs_2.awe48_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe24_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m66_0_a2_0),
	.Y(awe24)
);
defparam \i2c_seq_regs_2.awe24_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe8_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe8)
);
defparam \i2c_seq_regs_2.awe8_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe16_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m66_0_a2_0),
	.Y(awe16)
);
defparam \i2c_seq_regs_2.awe16_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe36_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m84_0_a2_0),
	.Y(awe36)
);
defparam \i2c_seq_regs_2.awe36_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe12_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe12)
);
defparam \i2c_seq_regs_2.awe12_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe28_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m66_0_a2_0),
	.Y(awe28)
);
defparam \i2c_seq_regs_2.awe28_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe60_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m74_0_a2_0),
	.Y(awe60)
);
defparam \i2c_seq_regs_2.awe60_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe52_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m74_0_a2_0),
	.Y(awe52)
);
defparam \i2c_seq_regs_2.awe52_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe44_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m84_0_a2_0),
	.Y(awe44)
);
defparam \i2c_seq_regs_2.awe44_0_a3_0_a2 .INIT=16'h4000;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5[4]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.C(N_368),
	.D(N_386),
	.Y(N_406)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5[4] .INIT=16'hFE10;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5[3]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.C(N_367),
	.D(N_385),
	.Y(N_405)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5[3] .INIT=16'hFE10;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5[2]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.C(N_366),
	.D(N_384),
	.Y(N_404)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5[2] .INIT=16'hFE10;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5[6]  (
	.A(un8_pwrite),
	.B(PRDATA_sig_7_sqmuxa),
	.C(PRDATA_sig_13_5_1[6]),
	.D(i2c_seq_regs_1[1]),
	.Y(N_408)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5[6] .INIT=16'hCD01;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13_5[5]  (
	.A(un8_pwrite),
	.B(PRDATA_sig_7_sqmuxa),
	.C(PRDATA_sig_13_5_1[5]),
	.D(i2c_seq_regs_1[2]),
	.Y(N_407)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5[5] .INIT=16'hCD01;
// @10:80
  CFG4 \i2c_seq_regs_2.awe14_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(awe14_0_a3_0_a2_0),
	.Y(awe14)
);
defparam \i2c_seq_regs_2.awe14_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe54_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m74_0_a2_0),
	.Y(awe54)
);
defparam \i2c_seq_regs_2.awe54_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe46_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP),
	.D(m84_0_a2_0),
	.Y(awe46)
);
defparam \i2c_seq_regs_2.awe46_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe22_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m66_0_a2_0),
	.Y(awe22)
);
defparam \i2c_seq_regs_2.awe22_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe38_0_a3_0_a2  (
	.A(PADDR_c[1]),
	.B(PADDR_c[2]),
	.C(un3_psel_0_o2_RNIQEPP_0),
	.D(m84_0_a2_0),
	.Y(awe38)
);
defparam \i2c_seq_regs_2.awe38_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe19  (
	.A(PADDR_c[2]),
	.B(PADDR_c[3]),
	.C(PADDR_c[5]),
	.D(awe19_1_0),
	.Y(awe19)
);
defparam \i2c_seq_regs_2.awe19 .INIT=16'h0100;
// @10:80
  CFG3 \i2c_seq_regs_2.awe14_0_a3_0_a2_0  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(PADDR_c[0]),
	.Y(awe14_0_a3_0_a2_0)
);
defparam \i2c_seq_regs_2.awe14_0_a3_0_a2_0 .INIT=8'h01;
// @10:80
  CFG4 \i2c_seq_regs_2.awe9_0_a3_0_a2  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(m82_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe9)
);
defparam \i2c_seq_regs_2.awe9_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe13_0_a3_0_a2  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(m29_0_a2_0),
	.Y(awe13)
);
defparam \i2c_seq_regs_2.awe13_0_a3_0_a2 .INIT=16'h1000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe11_0_a3_0_a2  (
	.A(PADDR_c[4]),
	.B(PADDR_c[5]),
	.C(un3_psel_0_o2_RNIIT6T),
	.D(m119_0_a2_0),
	.Y(awe11)
);
defparam \i2c_seq_regs_2.awe11_0_a3_0_a2 .INIT=16'h1000;
// @10:298
  CFG4 \p_reg_ctrl.un5_psel  (
	.A(PENABLE_c),
	.B(PSEL_c),
	.C(PWRITE_c),
	.D(un8_pwrite),
	.Y(un5_psel)
);
defparam \p_reg_ctrl.un5_psel .INIT=16'h8000;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_5_1[6]  (
	.A(i2c_data_out[6]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[6]),
	.Y(PRDATA_sig_13_5_1[6])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5_1[6] .INIT=8'h47;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_5_1[5]  (
	.A(i2c_data_out[5]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[5]),
	.Y(PRDATA_sig_13_5_1[5])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_5_1[5] .INIT=8'h47;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4[3]  (
	.A(PADDR_c[1]),
	.B(PRDATA_sig_13_4_1[3]),
	.C(sequence_cnt_Z[1]),
	.Y(N_395)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4[3] .INIT=8'h72;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[3]  (
	.A(i2c_reg_clk[3]),
	.B(PADDR_c[0]),
	.C(i2c_reg_clk[11]),
	.Y(PRDATA_sig_13_4_1[3])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[3] .INIT=8'h1D;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4[4]  (
	.A(PADDR_c[1]),
	.B(PRDATA_sig_13_4_1[4]),
	.C(sequence_cnt_Z[2]),
	.Y(N_396)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4[4] .INIT=8'h72;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[4]  (
	.A(i2c_reg_clk[4]),
	.B(PADDR_c[0]),
	.C(i2c_reg_clk[12]),
	.Y(PRDATA_sig_13_4_1[4])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[4] .INIT=8'h1D;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4[2]  (
	.A(PRDATA_sig_13_4_1[2]),
	.B(PADDR_c[1]),
	.C(sequence_cnt_Z[0]),
	.Y(N_394)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4[2] .INIT=8'h74;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[2]  (
	.A(i2c_reg_clk[2]),
	.B(PADDR_c[0]),
	.C(i2c_reg_clk[10]),
	.Y(PRDATA_sig_13_4_1[2])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[2] .INIT=8'h1D;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4[6]  (
	.A(PADDR_c[1]),
	.B(PRDATA_sig_13_4_1[6]),
	.C(sequence_cnt[4]),
	.Y(N_398)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4[6] .INIT=8'h72;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[6]  (
	.A(i2c_reg_clk[6]),
	.B(PADDR_c[0]),
	.C(i2c_reg_clk[14]),
	.Y(PRDATA_sig_13_4_1[6])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_4_1[6] .INIT=8'h1D;
// @10:320
  CFG4 \i2c_instruct[2]  (
	.A(i2c_instruct_1[2]),
	.B(i2c_reg_ctrl[4]),
	.C(un2_i2c_instruct_i),
	.D(i2c_seq_regs_2[0]),
	.Y(i2c_instruct[2])
);
defparam \i2c_instruct[2] .INIT=16'h5D51;
// @10:320
  CFG3 \i2c_instruct_1[2]  (
	.A(i2c_reg_ctrl[3]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_seq_regs[5]),
	.Y(i2c_instruct_1[2])
);
defparam \i2c_instruct_1[2] .INIT=8'h1D;
// @10:486
  CFG2 un1_m3_i_1 (
	.A(sequence_cnt[3]),
	.B(sequence_cnt_Z[2]),
	.Y(un1_m3_i_1_Z)
);
defparam un1_m3_i_1.INIT=4'h7;
// @10:249
  CFG2 \gen_seq_APB_read_logic.PRDATA_sig_13_sn_m4  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(un8_pwrite),
	.Y(PRDATA_sig_13_sn_m4)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_sn_m4 .INIT=4'h1;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_3[2]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(i2c_reg_ctrl[2]),
	.C(i2c_seq_regs_1[5]),
	.Y(N_384)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_3[2] .INIT=8'hE4;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_1[2]  (
	.A(i2c_data_out[2]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[2]),
	.Y(N_366)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_1[2] .INIT=8'hB8;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_1[3]  (
	.A(i2c_data_out[3]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[3]),
	.Y(N_367)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_1[3] .INIT=8'hB8;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_1[4]  (
	.A(i2c_data_out[4]),
	.B(PADDR_c[0]),
	.C(i2c_reg_datI[4]),
	.Y(N_368)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_1[4] .INIT=8'hB8;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_3[3]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(i2c_reg_ctrl[3]),
	.C(i2c_seq_regs_1[4]),
	.Y(N_385)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_3[3] .INIT=8'hE4;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_3[4]  (
	.A(PRDATA_sig_7_sqmuxa),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_seq_regs_1[3]),
	.Y(N_386)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_3[4] .INIT=8'hE4;
// @10:80
  CFG4 \i2c_seq_regs_2.ra63_2  (
	.A(sequence_cnt_Z[0]),
	.B(sequence_cnt_Z[2]),
	.C(sequence_cnt[3]),
	.D(sequence_cnt_Z[1]),
	.Y(ra63_2)
);
defparam \i2c_seq_regs_2.ra63_2 .INIT=16'h8000;
// @10:342
  CFG3 INT (
	.A(seq_finished_Z),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_int),
	.Y(INT_c)
);
defparam INT.INIT=8'hBA;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_sn_m7  (
	.A(N_665_i),
	.B(PRDATA_sig_8_sqmuxa),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(PRDATA_sig_13_sn_N_8)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_sn_m7 .INIT=8'h0E;
// @10:249
  CFG3 \gen_seq_APB_read_logic.PRDATA_sig_13_6[1]  (
	.A(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.B(status_sig_RNI5H371[1]),
	.C(PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2),
	.Y(N_413)
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13_6[1] .INIT=8'hB1;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[6]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c[6]),
	.C(i2c_data_out[6]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out[6])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[6] .INIT=16'hF0D8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[5]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c[5]),
	.C(i2c_data_out[5]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out[5])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[5] .INIT=16'hF0D8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[3]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c[3]),
	.C(i2c_data_out[3]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out[3])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[3] .INIT=16'hF0D8;
// @10:435
  CFG4 \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[2]  (
	.A(PADDR_c[7]),
	.B(PWDATA_c[2]),
	.C(i2c_data_out[2]),
	.D(un3_psel_0_o2),
	.Y(un1_i2c_data_out[2])
);
defparam \gen_seq_logic.p_reg_instr_seq.un1_i2c_data_out[2] .INIT=16'hF0D8;
// @10:309
  CFG3 \p_reg_ctrl.i2c_reg_ctrl_5[4]  (
	.A(trigger_seq_c),
	.B(trigger_seq_last_Z),
	.C(i2c_reg_ctrl_2[4]),
	.Y(i2c_reg_ctrl_5[4])
);
defparam \p_reg_ctrl.i2c_reg_ctrl_5[4] .INIT=8'hF2;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[6]  (
	.A(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.B(PRDATA_sig_13_sn_N_8),
	.C(N_408),
	.D(N_398),
	.Y(PRDATA_sig_13[6])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[6] .INIT=16'h3120;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[2]  (
	.A(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.B(PRDATA_sig_13_sn_N_8),
	.C(N_404),
	.D(N_394),
	.Y(PRDATA_sig_13[2])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[2] .INIT=16'h3120;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[3]  (
	.A(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.B(PRDATA_sig_13_sn_N_8),
	.C(N_405),
	.D(N_395),
	.Y(PRDATA_sig_13[3])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[3] .INIT=16'h3120;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[4]  (
	.A(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.B(PRDATA_sig_13_sn_N_8),
	.C(N_406),
	.D(N_396),
	.Y(PRDATA_sig_13[4])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[4] .INIT=16'h3120;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[5]  (
	.A(PRDATA_sig_13_sn_N_8),
	.B(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.C(PRDATA_sig_13_4_i_m2[5]),
	.D(N_407),
	.Y(PRDATA_sig_13[5])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[5] .INIT=16'h5410;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[7]  (
	.A(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.B(PRDATA_sig_13_sn_N_8),
	.C(N_409),
	.D(N_399),
	.Y(PRDATA_sig_13[7])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[7] .INIT=16'h3120;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[1]  (
	.A(i2c_seq_regs[0]),
	.B(N_413),
	.C(PRDATA_sig_13_sn_N_8),
	.D(PRDATA_sig_8_sqmuxa),
	.Y(PRDATA_sig_13[1])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[1] .INIT=16'hAC0C;
// @10:249
  CFG4 \gen_seq_APB_read_logic.PRDATA_sig_13[0]  (
	.A(i2c_seq_regs[1]),
	.B(N_768),
	.C(PRDATA_sig_13_sn_N_8),
	.D(PRDATA_sig_8_sqmuxa),
	.Y(PRDATA_sig_13[0])
);
defparam \gen_seq_APB_read_logic.PRDATA_sig_13[0] .INIT=16'hA303;
// @10:80
  CFG4 \i2c_seq_regs_2.awe35_0  (
	.A(PADDR_c[6]),
	.B(PADDR_c[1]),
	.C(PADDR_c[0]),
	.D(un3_psel_0_o2_RNI18UI_0),
	.Y(awe35_0)
);
defparam \i2c_seq_regs_2.awe35_0 .INIT=16'h8000;
// @10:486
  CFG2 un1_sequence_cnt_ac0_7 (
	.A(un1_N_7),
	.B(sequence_cnt[4]),
	.Y(un1_sequence_cnt_ac0_7_Z)
);
defparam un1_sequence_cnt_ac0_7.INIT=4'h4;
// @10:486
  CFG4 un1_sequence_cnt_ac0_3 (
	.A(sequence_cnt_Z[0]),
	.B(sequence_cnt_Z[2]),
	.C(un25_seq_enable_RNIJR7DB61),
	.D(sequence_cnt_Z[1]),
	.Y(un1_sequence_cnt_c3)
);
defparam un1_sequence_cnt_ac0_3.INIT=16'h0800;
// @10:80
  CFG2 \i2c_seq_regs_2.awe19_1_0  (
	.A(PADDR_c[4]),
	.B(awe35_0),
	.Y(awe19_1_0)
);
defparam \i2c_seq_regs_2.awe19_1_0 .INIT=4'h8;
// @10:486
  CFG3 un1_sequence_cnt_ac0_1 (
	.A(sequence_cnt_Z[0]),
	.B(sequence_cnt_Z[1]),
	.C(un25_seq_enable_RNIJR7DB61),
	.Y(un1_sequence_cnt_c2)
);
defparam un1_sequence_cnt_ac0_1.INIT=8'h08;
// @10:486
  CFG2 un1_sequence_cnt_ac0 (
	.A(un25_seq_enable_RNIJR7DB61),
	.B(sequence_cnt_Z[0]),
	.Y(un1_sequence_cnt_c1)
);
defparam un1_sequence_cnt_ac0.INIT=4'h4;
// @10:80
  CFG4 \i2c_seq_regs_2.awe21_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(m29_0_a2_0),
	.Y(awe21)
);
defparam \i2c_seq_regs_2.awe21_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe17_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(m82_0_a2_0),
	.Y(awe17)
);
defparam \i2c_seq_regs_2.awe17_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe35  (
	.A(awe35_0),
	.B(un16_pwrite_1),
	.C(PADDR_c[5]),
	.D(PADDR_c[4]),
	.Y(awe35)
);
defparam \i2c_seq_regs_2.awe35 .INIT=16'h0080;
// @10:80
  CFG4 \i2c_seq_regs_2.awe27_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(m119_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe27)
);
defparam \i2c_seq_regs_2.awe27_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe29_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(m29_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe29)
);
defparam \i2c_seq_regs_2.awe29_0_a3_0_a2 .INIT=16'h4000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe51  (
	.A(awe19_1_0),
	.B(PADDR_c[5]),
	.C(PADDR_c[3]),
	.D(PADDR_c[2]),
	.Y(awe51)
);
defparam \i2c_seq_regs_2.awe51 .INIT=16'h0008;
// @10:80
  CFG4 \i2c_seq_regs_2.awe53_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(m29_0_a2_0),
	.Y(awe53)
);
defparam \i2c_seq_regs_2.awe53_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe37_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(m29_0_a2_0),
	.Y(awe37)
);
defparam \i2c_seq_regs_2.awe37_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe33_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(un3_psel_0_o2_RNIIT6T_0),
	.D(m82_0_a2_0),
	.Y(awe33)
);
defparam \i2c_seq_regs_2.awe33_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe59_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(m119_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe59)
);
defparam \i2c_seq_regs_2.awe59_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe61_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(m29_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe61)
);
defparam \i2c_seq_regs_2.awe61_0_a3_0_a2 .INIT=16'h8000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe43_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(m119_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe43)
);
defparam \i2c_seq_regs_2.awe43_0_a3_0_a2 .INIT=16'h2000;
// @10:80
  CFG4 \i2c_seq_regs_2.awe45_0_a3_0_a2  (
	.A(PADDR_c[5]),
	.B(PADDR_c[4]),
	.C(m29_0_a2_0),
	.D(un3_psel_0_o2_RNIIT6T),
	.Y(awe45)
);
defparam \i2c_seq_regs_2.awe45_0_a3_0_a2 .INIT=16'h2000;
// @10:167
  I2C_Core2 I2C_Core2_0 (
	.sequence_cnt_6(sequence_cnt_6[5:0]),
	.i2c_reg_ctrl_8_0(i2c_reg_ctrl_8[0]),
	.i2c_status_out_last_0(i2c_status_out_last[1]),
	.un1_i2c_data_out_0(un1_i2c_data_out[0]),
	.un1_i2c_data_out_4(un1_i2c_data_out[4]),
	.un1_i2c_data_out_7(un1_i2c_data_out[7]),
	.PWDATA_c_0(PWDATA_c[0]),
	.PWDATA_c_4(PWDATA_c[4]),
	.PWDATA_c_1(PWDATA_c[1]),
	.PWDATA_c_7(PWDATA_c[7]),
	.un1_sequence_cnt(un1_sequence_cnt[5:0]),
	.sequence_cnt({sequence_cnt[5:3], sequence_cnt_Z[2:0]}),
	.un1_i2c_data_out_i_m2_0(un1_i2c_data_out_i_m2[1]),
	.i2c_reg_ctrl_2_0(i2c_reg_ctrl_2[4]),
	.i2c_seq_regs(i2c_seq_regs[7:6]),
	.i2c_reg_ctrl({i2c_reg_ctrl[4], N_637, i2c_reg_ctrl[2:0]}),
	.i2c_seq_regs_1_0(i2c_seq_regs_1[0]),
	.i2c_seq_regs_1_7(i2c_seq_regs_1[7]),
	.i2c_seq_regs_1_6(i2c_seq_regs_1[6]),
	.i2c_reg_clk(i2c_reg_clk[15:0]),
	.status_sig_RNI5H371_0(status_sig_RNI5H371[1]),
	.PRDATA_sig_13_4_i_m2_0(PRDATA_sig_13_4_i_m2[5]),
	.i2c_seq_regs_2(i2c_seq_regs_2[1:0]),
	.PADDR_c(PADDR_c[7:0]),
	.PRDATA_sig_13_6_i_m2_i_o2_0(PRDATA_sig_13_6_i_m2_i_o2[0]),
	.i2c_ready_0(i2c_ready[1]),
	.i2c_reg_datI(i2c_reg_datI[7:0]),
	.i2c_data_out(i2c_data_out[6:2]),
	.i2c_instruct_0(i2c_instruct[2]),
	.un1_sequence_cnt_c1(un1_sequence_cnt_c1),
	.un1_sequence_cnt_c2(un1_sequence_cnt_c2),
	.un1_sequence_cnt_c3(un1_sequence_cnt_c3),
	.un1_sequence_cnt_ac0_7(un1_sequence_cnt_ac0_7_Z),
	.awe41(awe41),
	.awe47(awe47),
	.awe63(awe63),
	.awe57(awe57),
	.awe49(awe49),
	.awe55(awe55),
	.awe39(awe39),
	.awe31(awe31),
	.awe25(awe25),
	.awe23(awe23),
	.un25_seq_enable_RNIJR7DB61(un25_seq_enable_RNIJR7DB61),
	.un1_N_7(un1_N_7),
	.un1_m3_i_1(un1_m3_i_1_Z),
	.seq_run_1_sqmuxa_i_1z(seq_run_1_sqmuxa_i),
	.N_768(N_768),
	.PRDATA_sig_13_sn_m4(PRDATA_sig_13_sn_m4),
	.un5_psel(un5_psel),
	.seq_finished_0_sqmuxa_1z(seq_finished_0_sqmuxa),
	.seq_finished_1_sqmuxa_1z(seq_finished_1_sqmuxa),
	.ra63_2(ra63_2),
	.i2c_reg_clk_18(i2c_reg_clk_18),
	.PRDATA_sig_8_sqmuxa(PRDATA_sig_8_sqmuxa),
	.PENABLE_c(PENABLE_c),
	.un16_pwrite_1(un16_pwrite_1),
	.N_604(N_604),
	.N_399(N_399),
	.un2_i2c_instruct_i(un2_i2c_instruct_i),
	.un1_rstn_1(un1_rstn_1),
	.un9_i2c_ready(un9_i2c_ready),
	.PWRITE_c(PWRITE_c),
	.PSEL_c(PSEL_c),
	.awe5(awe5),
	.m29_0_a2_0_1z(m29_0_a2_0),
	.awe3(awe3),
	.m119_0_a2_0_1z(m119_0_a2_0),
	.awe1(awe1),
	.m82_0_a2_0_1z(m82_0_a2_0),
	.N_665_i(N_665_i),
	.awe15(awe15),
	.awe7(awe7),
	.awe6(awe6),
	.awe30(awe30),
	.awe62(awe62),
	.N_409(N_409),
	.PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2_1z(PRDATA_sig_7_sqmuxa_0_a3_0_a2_RNIVSKJ2),
	.PRDATA_sig_7_sqmuxa(PRDATA_sig_7_sqmuxa),
	.awe4(awe4),
	.awe20(awe20),
	.un31_psel(un31_psel),
	.awe56(awe56),
	.awe0(awe0),
	.un8_pwrite(un8_pwrite),
	.seq_run(seq_run_Z),
	.i2c_reg_clk_10(i2c_reg_clk_10),
	.awe2(awe2),
	.awe14_0_a3_0_a2_0(awe14_0_a3_0_a2_0),
	.un3_psel_0_o2_RNIQEPP_0(un3_psel_0_o2_RNIQEPP_0),
	.awe58(awe58),
	.m74_0_a2_0_1z(m74_0_a2_0),
	.awe26(awe26),
	.m66_0_a2_0_1z(m66_0_a2_0),
	.awe42(awe42),
	.m84_0_a2_0_1z(m84_0_a2_0),
	.un3_psel_0_o2_RNIQEPP(un3_psel_0_o2_RNIQEPP),
	.un3_psel_0_o2(un3_psel_0_o2),
	.un3_psel_0_o2_RNIIT6T(un3_psel_0_o2_RNIIT6T),
	.un3_psel_0_o2_RNIIT6T_0(un3_psel_0_o2_RNIIT6T_0),
	.un3_psel_0_o2_RNI18UI_0(un3_psel_0_o2_RNI18UI_0),
	.i2c_int(i2c_int),
	.SDAI_c(SDAI_c),
	.PCLK_c(PCLK_c),
	.RSTn_c(RSTn_c),
	.SDAO_sig_i(SDAO_sig_i),
	.SCLO_sig_i(SCLO_sig_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core2_APB3 */

module Optical_Sensor_Block (
  PADDR,
  PCLK,
  PENABLE,
  PSEL,
  PWDATA,
  PWRITE,
  RSTn,
  SCLI,
  SDAI,
  trigger_seq,
  INT,
  PRDATA,
  PREADY,
  PSLVERR,
  SCLE,
  SCLO,
  SDAE,
  SDAO
)
;
input [7:0] PADDR ;
input PCLK ;
input PENABLE ;
input PSEL ;
input [7:0] PWDATA ;
input PWRITE ;
input RSTn ;
input SCLI ;
input SDAI ;
input trigger_seq ;
output INT ;
output [7:0] PRDATA ;
output PREADY ;
output PSLVERR ;
output SCLE ;
output SCLO ;
output SDAE ;
output SDAO ;
wire PCLK ;
wire PENABLE ;
wire PSEL ;
wire PWRITE ;
wire RSTn ;
wire SCLI ;
wire SDAI ;
wire trigger_seq ;
wire INT ;
wire PREADY ;
wire PSLVERR ;
wire SCLE ;
wire SCLO ;
wire SDAE ;
wire SDAO ;
wire [5:3] \I2C_Core2_APB3_0.sequence_cnt ;
wire [7:0] PADDR_c;
wire [7:0] PWDATA_c;
wire [7:0] PRDATA_c;
wire GND ;
wire VCC ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram5_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram5_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram13_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram13_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram21_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram21_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram29_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram29_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram37_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram37_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram45_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram45_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram53_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram53_1  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram61_0  ;
wire \I2C_Core2_APB3_0.i2c_seq_regs_2.ram61_1  ;
wire \I2C_Core2_APB3_0.N_195  ;
wire \I2C_Core2_APB3_0.N_194  ;
wire PCLK_c ;
wire PENABLE_c ;
wire PSEL_c ;
wire PWRITE_c ;
wire RSTn_c ;
wire SDAI_c ;
wire trigger_seq_c ;
wire INT_c ;
wire \I2C_Core2_APB3_0.I2C_Core2_0.SDAO_sig_i  ;
wire \I2C_Core2_APB3_0.I2C_Core2_0.SCLO_sig_i  ;
wire N_5 ;
wire N_6 ;
wire N_7 ;
wire N_8 ;
wire N_9 ;
wire N_10 ;
wire N_5_0 ;
wire N_6_0 ;
wire N_7_0 ;
wire N_8_0 ;
wire N_9_0 ;
wire N_10_0 ;
wire PCLK_ibuf_Z ;
wire RSTn_ibuf_Z ;
  CLKINT RSTn_ibuf_RNICUT3 (
	.Y(RSTn_c),
	.A(RSTn_ibuf_Z)
);
  CLKINT PCLK_ibuf_RNIFTKA (
	.Y(PCLK_c),
	.A(PCLK_ibuf_Z)
);
// @11:21
  INBUF \PADDR_ibuf[0]  (
	.Y(PADDR_c[0]),
	.PAD(PADDR[0])
);
// @11:21
  INBUF \PADDR_ibuf[1]  (
	.Y(PADDR_c[1]),
	.PAD(PADDR[1])
);
// @11:21
  INBUF \PADDR_ibuf[2]  (
	.Y(PADDR_c[2]),
	.PAD(PADDR[2])
);
// @11:21
  INBUF \PADDR_ibuf[3]  (
	.Y(PADDR_c[3]),
	.PAD(PADDR[3])
);
// @11:21
  INBUF \PADDR_ibuf[4]  (
	.Y(PADDR_c[4]),
	.PAD(PADDR[4])
);
// @11:21
  INBUF \PADDR_ibuf[5]  (
	.Y(PADDR_c[5]),
	.PAD(PADDR[5])
);
// @11:21
  INBUF \PADDR_ibuf[6]  (
	.Y(PADDR_c[6]),
	.PAD(PADDR[6])
);
// @11:21
  INBUF \PADDR_ibuf[7]  (
	.Y(PADDR_c[7]),
	.PAD(PADDR[7])
);
// @11:22
  INBUF PCLK_ibuf (
	.Y(PCLK_ibuf_Z),
	.PAD(PCLK)
);
// @11:23
  INBUF PENABLE_ibuf (
	.Y(PENABLE_c),
	.PAD(PENABLE)
);
// @11:24
  INBUF PSEL_ibuf (
	.Y(PSEL_c),
	.PAD(PSEL)
);
// @11:25
  INBUF \PWDATA_ibuf[0]  (
	.Y(PWDATA_c[0]),
	.PAD(PWDATA[0])
);
// @11:25
  INBUF \PWDATA_ibuf[1]  (
	.Y(PWDATA_c[1]),
	.PAD(PWDATA[1])
);
// @11:25
  INBUF \PWDATA_ibuf[2]  (
	.Y(PWDATA_c[2]),
	.PAD(PWDATA[2])
);
// @11:25
  INBUF \PWDATA_ibuf[3]  (
	.Y(PWDATA_c[3]),
	.PAD(PWDATA[3])
);
// @11:25
  INBUF \PWDATA_ibuf[4]  (
	.Y(PWDATA_c[4]),
	.PAD(PWDATA[4])
);
// @11:25
  INBUF \PWDATA_ibuf[5]  (
	.Y(PWDATA_c[5]),
	.PAD(PWDATA[5])
);
// @11:25
  INBUF \PWDATA_ibuf[6]  (
	.Y(PWDATA_c[6]),
	.PAD(PWDATA[6])
);
// @11:25
  INBUF \PWDATA_ibuf[7]  (
	.Y(PWDATA_c[7]),
	.PAD(PWDATA[7])
);
// @11:26
  INBUF PWRITE_ibuf (
	.Y(PWRITE_c),
	.PAD(PWRITE)
);
// @11:27
  INBUF RSTn_ibuf (
	.Y(RSTn_ibuf_Z),
	.PAD(RSTn)
);
// @11:29
  INBUF SDAI_ibuf (
	.Y(SDAI_c),
	.PAD(SDAI)
);
// @11:30
  INBUF trigger_seq_ibuf (
	.Y(trigger_seq_c),
	.PAD(trigger_seq)
);
// @11:32
  OUTBUF INT_obuf (
	.PAD(INT),
	.D(INT_c)
);
// @11:33
  OUTBUF \PRDATA_obuf[0]  (
	.PAD(PRDATA[0]),
	.D(PRDATA_c[0])
);
// @11:33
  OUTBUF \PRDATA_obuf[1]  (
	.PAD(PRDATA[1]),
	.D(PRDATA_c[1])
);
// @11:33
  OUTBUF \PRDATA_obuf[2]  (
	.PAD(PRDATA[2]),
	.D(PRDATA_c[2])
);
// @11:33
  OUTBUF \PRDATA_obuf[3]  (
	.PAD(PRDATA[3]),
	.D(PRDATA_c[3])
);
// @11:33
  OUTBUF \PRDATA_obuf[4]  (
	.PAD(PRDATA[4]),
	.D(PRDATA_c[4])
);
// @11:33
  OUTBUF \PRDATA_obuf[5]  (
	.PAD(PRDATA[5]),
	.D(PRDATA_c[5])
);
// @11:33
  OUTBUF \PRDATA_obuf[6]  (
	.PAD(PRDATA[6]),
	.D(PRDATA_c[6])
);
// @11:33
  OUTBUF \PRDATA_obuf[7]  (
	.PAD(PRDATA[7]),
	.D(PRDATA_c[7])
);
// @11:34
  OUTBUF PREADY_obuf (
	.PAD(PREADY),
	.D(VCC)
);
// @11:35
  OUTBUF PSLVERR_obuf (
	.PAD(PSLVERR),
	.D(GND)
);
// @11:36
  OUTBUF SCLE_obuf (
	.PAD(SCLE),
	.D(\I2C_Core2_APB3_0.I2C_Core2_0.SCLO_sig_i )
);
// @11:37
  OUTBUF SCLO_obuf (
	.PAD(SCLO),
	.D(GND)
);
// @11:38
  OUTBUF SDAE_obuf (
	.PAD(SDAE),
	.D(\I2C_Core2_APB3_0.I2C_Core2_0.SDAO_sig_i )
);
// @11:39
  OUTBUF SDAO_obuf (
	.PAD(SDAO),
	.D(GND)
);
  CFG3 G_7_i_m4_10 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram5_0 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram13_0 ),
	.Y(N_8_0)
);
defparam G_7_i_m4_10.INIT=8'hE2;
  CFG3 G_7_i_m4_9 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram21_0 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram29_0 ),
	.Y(N_7_0)
);
defparam G_7_i_m4_9.INIT=8'hE2;
  CFG3 G_7_i_m4_8 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram37_0 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram45_0 ),
	.Y(N_6_0)
);
defparam G_7_i_m4_8.INIT=8'hE2;
  CFG3 G_7_i_m4_7 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram53_0 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram61_0 ),
	.Y(N_5_0)
);
defparam G_7_i_m4_7.INIT=8'hE2;
  CFG3 G_7_i_m4_6 (
	.A(N_6_0),
	.B(N_5_0),
	.C(\I2C_Core2_APB3_0.sequence_cnt [4]),
	.Y(N_10_0)
);
defparam G_7_i_m4_6.INIT=8'hCA;
  CFG3 G_7_i_m4_5 (
	.A(N_8_0),
	.B(N_7_0),
	.C(\I2C_Core2_APB3_0.sequence_cnt [4]),
	.Y(N_9_0)
);
defparam G_7_i_m4_5.INIT=8'hCA;
  CFG3 G_7_i_m2_0 (
	.A(N_9_0),
	.B(\I2C_Core2_APB3_0.sequence_cnt [5]),
	.C(N_10_0),
	.Y(\I2C_Core2_APB3_0.N_194 )
);
defparam G_7_i_m2_0.INIT=8'hE2;
  CFG3 G_7_i_m4_4 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram5_1 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram13_1 ),
	.Y(N_8)
);
defparam G_7_i_m4_4.INIT=8'hE2;
  CFG3 G_7_i_m4_3 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram21_1 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram29_1 ),
	.Y(N_7)
);
defparam G_7_i_m4_3.INIT=8'hE2;
  CFG3 G_7_i_m4_2 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram37_1 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram45_1 ),
	.Y(N_6)
);
defparam G_7_i_m4_2.INIT=8'hE2;
  CFG3 G_7_i_m4_1 (
	.A(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram53_1 ),
	.B(\I2C_Core2_APB3_0.sequence_cnt [3]),
	.C(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram61_1 ),
	.Y(N_5)
);
defparam G_7_i_m4_1.INIT=8'hE2;
  CFG3 G_7_i_m4_0 (
	.A(N_6),
	.B(N_5),
	.C(\I2C_Core2_APB3_0.sequence_cnt [4]),
	.Y(N_10)
);
defparam G_7_i_m4_0.INIT=8'hCA;
  CFG3 G_7_i_m4 (
	.A(N_8),
	.B(N_7),
	.C(\I2C_Core2_APB3_0.sequence_cnt [4]),
	.Y(N_9)
);
defparam G_7_i_m4.INIT=8'hCA;
  CFG3 G_7_i_m2 (
	.A(N_9),
	.B(\I2C_Core2_APB3_0.sequence_cnt [5]),
	.C(N_10),
	.Y(\I2C_Core2_APB3_0.N_195 )
);
defparam G_7_i_m2.INIT=8'hE2;
// @11:95
  I2C_Core2_APB3 I2C_Core2_APB3_0 (
	.PADDR_c(PADDR_c[7:0]),
	.PRDATA_c(PRDATA_c[7:0]),
	.PWDATA_c(PWDATA_c[7:0]),
	.sequence_cnt(\I2C_Core2_APB3_0.sequence_cnt [5:3]),
	.SCLO_sig_i(\I2C_Core2_APB3_0.I2C_Core2_0.SCLO_sig_i ),
	.SDAO_sig_i(\I2C_Core2_APB3_0.I2C_Core2_0.SDAO_sig_i ),
	.SDAI_c(SDAI_c),
	.INT_c(INT_c),
	.PWRITE_c(PWRITE_c),
	.PSEL_c(PSEL_c),
	.PENABLE_c(PENABLE_c),
	.N_195(\I2C_Core2_APB3_0.N_195 ),
	.N_194(\I2C_Core2_APB3_0.N_194 ),
	.trigger_seq_c(trigger_seq_c),
	.RSTn_c(RSTn_c),
	.ram5_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram5_1 ),
	.ram5_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram5_0 ),
	.ram13_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram13_1 ),
	.ram13_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram13_0 ),
	.ram21_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram21_0 ),
	.ram21_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram21_1 ),
	.ram29_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram29_1 ),
	.ram29_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram29_0 ),
	.ram37_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram37_1 ),
	.ram37_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram37_0 ),
	.ram45_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram45_1 ),
	.ram45_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram45_0 ),
	.ram53_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram53_1 ),
	.ram53_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram53_0 ),
	.ram61_1(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram61_1 ),
	.ram61_0(\I2C_Core2_APB3_0.i2c_seq_regs_2.ram61_0 ),
	.PCLK_c(PCLK_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Optical_Sensor_Block */

