{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542677485932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542677485940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 21:31:25 2018 " "Processing started: Mon Nov 19 21:31:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542677485940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677485940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677485940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542677486917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542677486918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavior " "Found design unit 1: ula-behavior" {  } { { "ula.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498187 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QAnd-behavior " "Found design unit 1: QAnd-behavior" {  } { { "QAnd.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QAnd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498211 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAnd " "Found entity 1: QAnd" {  } { { "QAnd.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QOr-behavior " "Found design unit 1: QOr-behavior" {  } { { "QOr.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QOr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498222 ""} { "Info" "ISGN_ENTITY_NAME" "1 QOr " "Found entity 1: QOr" {  } { { "QOr.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QOr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNot-behavior " "Found design unit 1: QNot-behavior" {  } { { "QNot.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QNot.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498230 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNot " "Found entity 1: QNot" {  } { { "QNot.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QNot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNor-behavior " "Found design unit 1: QNor-behavior" {  } { { "QNor.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QNor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498238 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNor " "Found entity 1: QNor" {  } { { "QNor.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QNor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qnand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qnand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QNand-behavior " "Found design unit 1: QNand-behavior" {  } { { "QNand.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QNand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498245 ""} { "Info" "ISGN_ENTITY_NAME" "1 QNand " "Found entity 1: QNand" {  } { { "QNand.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QNand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QXor-behavior " "Found design unit 1: QXor-behavior" {  } { { "QXor.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QXor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498253 ""} { "Info" "ISGN_ENTITY_NAME" "1 QXor " "Found entity 1: QXor" {  } { { "QXor.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum-behavior " "Found design unit 1: Sum-behavior" {  } { { "Sum.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/Sum.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum " "Found entity 1: Sum" {  } { { "Sum.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/Sum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub-behavior " "Found design unit 1: Sub-behavior" {  } { { "Sub.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/Sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "Sub.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/Sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qshiftd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qshiftd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QShiftd-behavior " "Found design unit 1: QShiftd-behavior" {  } { { "QShiftd.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QShiftd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498274 ""} { "Info" "ISGN_ENTITY_NAME" "1 QShiftd " "Found entity 1: QShiftd" {  } { { "QShiftd.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QShiftd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qshifte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qshifte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QShifte-behavior " "Found design unit 1: QShifte-behavior" {  } { { "QShifte.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QShifte.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498282 ""} { "Info" "ISGN_ENTITY_NAME" "1 QShifte " "Found entity 1: QShifte" {  } { { "QShifte.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/QShifte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador12x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador12x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador9x1-Multiplexador9x1 " "Found design unit 1: Multiplexador9x1-Multiplexador9x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/Multiplexador12x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498289 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador9x1 " "Found entity 1: Multiplexador9x1" {  } { { "Multiplexador12x1.vhd" "" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/Multiplexador12x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542677498289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677498289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542677498402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAnd QAnd:G1 " "Elaborating entity \"QAnd\" for hierarchy \"QAnd:G1\"" {  } { { "ula.vhd" "G1" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QOr QOr:G2 " "Elaborating entity \"QOr\" for hierarchy \"QOr:G2\"" {  } { { "ula.vhd" "G2" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QNot QNot:G3 " "Elaborating entity \"QNot\" for hierarchy \"QNot:G3\"" {  } { { "ula.vhd" "G3" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QXor QXor:G4 " "Elaborating entity \"QXor\" for hierarchy \"QXor:G4\"" {  } { { "ula.vhd" "G4" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QNand QNand:G5 " "Elaborating entity \"QNand\" for hierarchy \"QNand:G5\"" {  } { { "ula.vhd" "G5" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QShiftd QShiftd:G6 " "Elaborating entity \"QShiftd\" for hierarchy \"QShiftd:G6\"" {  } { { "ula.vhd" "G6" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QShifte QShifte:G7 " "Elaborating entity \"QShifte\" for hierarchy \"QShifte:G7\"" {  } { { "ula.vhd" "G7" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum Sum:G8 " "Elaborating entity \"Sum\" for hierarchy \"Sum:G8\"" {  } { { "ula.vhd" "G8" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub Sub:G9 " "Elaborating entity \"Sub\" for hierarchy \"Sub:G9\"" {  } { { "ula.vhd" "G9" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador9x1 Multiplexador9x1:G10 " "Elaborating entity \"Multiplexador9x1\" for hierarchy \"Multiplexador9x1:G10\"" {  } { { "ula.vhd" "G10" { Text "C:/lab_vhdl_MillerMonteiro_aoc2018/ULA/ula.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677498942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542677501281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542677502647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542677502647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542677505648 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542677505648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542677505648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542677505648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542677505752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 21:31:45 2018 " "Processing ended: Mon Nov 19 21:31:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542677505752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542677505752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542677505752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542677505752 ""}
