Oh no...

Cycle: 8
MARS instruction number: 4	Instruction: srav $8,$8,$10
Expected:	Register Write to Reg: 0x08 Val: 0x00007FFF
Got     :	Register Write to Reg: 0x14 Val: 0x80017FFF
Incorrect write

Cycle: 10
MARS instruction number: 5	Instruction: sub $20,$9,$8
Expected:	Register Write to Reg: 0x14 Val: 0x00000000
Got     :	Register Write to Reg: 0x14 Val: 0x80017FFF
Incorrect write

Cycle: 12
MARS instruction number: 6	Instruction: srav $8,$8,$0
Expected:	Register Write to Reg: 0x08 Val: 0x00007FFF
Got     :	Register Write to Reg: 0x14 Val: 0x80017FFF
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


