<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>
defines: 
time_elapsed: 2.268s
ram usage: 41796 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7_l295xv/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v:5</a>: Compile module &#34;work@ram&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v:20</a>: Compile module &#34;work@ram_test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v:10</a>: Implicit port type (wire) for &#34;read_bus&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v:20</a>: Top level module &#34;work@ram_test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp7_l295xv/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ram
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7_l295xv/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7_l295xv/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ram_test)
 |vpiName:work@ram_test
 |uhdmallPackages:
 \_package: builtin, parent:work@ram_test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ram, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>, line:5, parent:work@ram_test
   |vpiDefName:work@ram
   |vpiFullName:work@ram
   |vpiProcess:
   \_always: , line:15
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:15
       |vpiCondition:
       \_operation: , line:15
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:15
           |vpiName:clk
           |vpiFullName:work@ram.clk
       |vpiStmt:
       \_if_stmt: , line:15
         |vpiCondition:
         \_ref_obj: (we), line:15
           |vpiName:we
           |vpiFullName:work@ram.we
         |vpiStmt:
         \_assignment: , line:16
           |vpiOpType:82
           |vpiLhs:
           \_bit_select: (ram), line:16
             |vpiName:ram
             |vpiFullName:work@ram.ram
             |vpiIndex:
             \_part_select: , line:16, parent:addr
               |vpiConstantSelect:1
               |vpiParent:
               \_ref_obj: (addr)
               |vpiLeftRange:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
               |vpiRightRange:
               \_constant: , line:16
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiRhs:
           \_ref_obj: (data), line:16
             |vpiName:data
             |vpiFullName:work@ram.data
   |vpiPort:
   \_port: (clk), line:6
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:6
         |vpiName:clk
         |vpiFullName:work@ram.clk
   |vpiPort:
   \_port: (we), line:7
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:7
         |vpiName:we
         |vpiFullName:work@ram.we
   |vpiPort:
   \_port: (addr), line:8
     |vpiName:addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:8
         |vpiName:addr
         |vpiFullName:work@ram.addr
   |vpiPort:
   \_port: (data), line:9
     |vpiName:data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:9
         |vpiName:data
         |vpiFullName:work@ram.data
   |vpiPort:
   \_port: (read_bus), line:10
     |vpiName:read_bus
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (read_bus), line:10
         |vpiName:read_bus
         |vpiFullName:work@ram.read_bus
   |vpiContAssign:
   \_cont_assign: , line:14
     |vpiRhs:
     \_bit_select: (ram), line:14
       |vpiName:ram
       |vpiFullName:work@ram.ram
       |vpiIndex:
       \_part_select: , line:14, parent:addr
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (addr)
         |vpiLeftRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:14
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_ref_obj: (read_bus), line:14
       |vpiName:read_bus
       |vpiFullName:work@ram.read_bus
   |vpiNet:
   \_logic_net: (clk), line:6
   |vpiNet:
   \_logic_net: (we), line:7
   |vpiNet:
   \_logic_net: (addr), line:8
   |vpiNet:
   \_logic_net: (data), line:9
   |vpiNet:
   \_logic_net: (read_bus), line:10
   |vpiNet:
   \_logic_net: (ram), line:13
     |vpiName:ram
     |vpiFullName:work@ram.ram
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@ram_test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>, line:20, parent:work@ram_test
   |vpiDefName:work@ram_test
   |vpiFullName:work@ram_test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:25
       |vpiFullName:work@ram_test
       |vpiStmt:
       \_for_stmt: , line:26
         |vpiFullName:work@ram_test
         |vpiCondition:
         \_operation: , line:26
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (cc), line:26
             |vpiName:cc
             |vpiFullName:work@ram_test.cc
           |vpiOperand:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:33
             |vpiSize:32
             |INT:33
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:26
             |vpiFullName:work@ram_test
         |vpiForIncStmt:
         \_operation: , line:26
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (cc), line:26
             |vpiName:cc
         |vpiStmt:
         \_begin: , line:26
           |vpiFullName:work@ram_test
           |vpiStmt:
           \_assignment: , line:27
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk), line:27
               |vpiName:clk
               |vpiFullName:work@ram_test.clk
             |vpiRhs:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiStmt:
           \_delay_control: , line:27
             |#5
           |vpiStmt:
           \_assignment: , line:28
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk), line:28
               |vpiName:clk
               |vpiFullName:work@ram_test.clk
             |vpiRhs:
             \_constant: , line:28
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiStmt:
           \_delay_control: , line:28
             |#5
       |vpiStmt:
       \_if_else: , line:30
         |vpiCondition:
         \_ref_obj: (fail), line:30
           |vpiName:fail
           |vpiFullName:work@ram_test.fail
         |vpiStmt:
         \_sys_func_call: ($display), line:30
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:30
             |vpiConstType:6
             |vpiDecompile:&#34;FAIL&#34;
             |vpiSize:6
             |STRING:&#34;FAIL&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:31
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:31
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiProcess:
   \_always: , line:38
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:38
       |vpiCondition:
       \_operation: , line:38
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:38
           |vpiName:clk
           |vpiFullName:work@ram_test.clk
       |vpiStmt:
       \_begin: , line:38
         |vpiFullName:work@ram_test
         |vpiStmt:
         \_assignment: , line:39
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (addr), line:39
             |vpiName:addr
             |vpiFullName:work@ram_test.addr
           |vpiRhs:
           \_ref_obj: (cc), line:39
             |vpiName:cc
             |vpiFullName:work@ram_test.cc
         |vpiStmt:
         \_assignment: , line:40
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (data), line:40
             |vpiName:data
             |vpiFullName:work@ram_test.data
           |vpiRhs:
           \_operation: , line:40
             |vpiOpType:25
             |vpiOperand:
             \_ref_obj: (cc), line:40
               |vpiName:cc
               |vpiFullName:work@ram_test.cc
             |vpiOperand:
             \_ref_obj: (cc), line:40
               |vpiName:cc
               |vpiFullName:work@ram_test.cc
         |vpiStmt:
         \_assignment: , line:41
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (we), line:41
             |vpiName:we
             |vpiFullName:work@ram_test.we
           |vpiRhs:
           \_operation: , line:41
             |vpiOpType:20
             |vpiOperand:
             \_ref_obj: (cc), line:41
               |vpiName:cc
               |vpiFullName:work@ram_test.cc
             |vpiOperand:
             \_constant: , line:41
               |vpiConstType:7
               |vpiDecompile:16
               |vpiSize:32
               |INT:16
   |vpiProcess:
   \_always: , line:47
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:47
       |vpiCondition:
       \_operation: , line:47
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clk), line:47
           |vpiName:clk
           |vpiFullName:work@ram_test.clk
       |vpiStmt:
       \_if_stmt: , line:47
         |vpiCondition:
         \_operation: , line:47
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (we), line:47
             |vpiName:we
             |vpiFullName:work@ram_test.we
         |vpiStmt:
         \_begin: , line:47
           |vpiFullName:work@ram_test
           |vpiStmt:
           \_sys_func_call: ($display), line:48
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:48
               |vpiConstType:6
               |vpiDecompile:&#34;%d %d&#34;
               |vpiSize:7
               |STRING:&#34;%d %d&#34;
             |vpiArgument:
             \_ref_obj: (addr), line:48
               |vpiName:addr
             |vpiArgument:
             \_ref_obj: (read_bus), line:48
               |vpiName:read_bus
           |vpiStmt:
           \_if_stmt: , line:49
             |vpiCondition:
             \_operation: , line:49
               |vpiOpType:17
               |vpiOperand:
               \_ref_obj: (read_bus), line:49
                 |vpiName:read_bus
                 |vpiFullName:work@ram_test.read_bus
               |vpiOperand:
               \_operation: , line:49
                 |vpiOpType:25
                 |vpiOperand:
                 \_part_select: , line:49, parent:addr
                   |vpiConstantSelect:1
                   |vpiParent:
                   \_ref_obj: (addr)
                   |vpiLeftRange:
                   \_constant: , line:49
                     |vpiConstType:7
                     |vpiDecompile:3
                     |vpiSize:32
                     |INT:3
                   |vpiRightRange:
                   \_constant: , line:49
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
                 |vpiOperand:
                 \_part_select: , line:49, parent:addr
                   |vpiConstantSelect:1
                   |vpiParent:
                   \_ref_obj: (addr)
                   |vpiLeftRange:
                   \_constant: , line:49
                     |vpiConstType:7
                     |vpiDecompile:3
                     |vpiSize:32
                     |INT:3
                   |vpiRightRange:
                   \_constant: , line:49
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiStmt:
             \_assignment: , line:49
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (fail), line:49
                 |vpiName:fail
                 |vpiFullName:work@ram_test.fail
               |vpiRhs:
               \_constant: , line:49
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
   |vpiNet:
   \_logic_net: (clk), line:22
     |vpiName:clk
     |vpiFullName:work@ram_test.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (fail), line:23
     |vpiName:fail
     |vpiFullName:work@ram_test.fail
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (cc), line:24
     |vpiName:cc
     |vpiFullName:work@ram_test.cc
   |vpiNet:
   \_logic_net: (we), line:34
     |vpiName:we
     |vpiFullName:work@ram_test.we
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (addr), line:35
     |vpiName:addr
     |vpiFullName:work@ram_test.addr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data), line:36
     |vpiName:data
     |vpiFullName:work@ram_test.data
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (read_bus), line:44
     |vpiName:read_bus
     |vpiFullName:work@ram_test.read_bus
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@ram_test (work@ram_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>, line:20
   |vpiDefName:work@ram_test
   |vpiName:work@ram_test
   |vpiModule:
   \_module: work@ram (ram), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>, line:45, parent:work@ram_test
     |vpiDefName:work@ram
     |vpiName:ram
     |vpiFullName:work@ram_test.ram
     |vpiPort:
     \_port: (clk), line:6, parent:ram
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:22, parent:work@ram_test
           |vpiName:clk
           |vpiFullName:work@ram_test.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:6, parent:ram
           |vpiName:clk
           |vpiFullName:work@ram_test.ram.clk
     |vpiPort:
     \_port: (we), line:7, parent:ram
       |vpiName:we
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (we)
         |vpiName:we
         |vpiActual:
         \_logic_net: (we), line:34, parent:work@ram_test
           |vpiName:we
           |vpiFullName:work@ram_test.we
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (we), line:7, parent:ram
           |vpiName:we
           |vpiFullName:work@ram_test.ram.we
     |vpiPort:
     \_port: (addr), line:8, parent:ram
       |vpiName:addr
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (addr)
         |vpiName:addr
         |vpiActual:
         \_logic_net: (addr), line:35, parent:work@ram_test
           |vpiName:addr
           |vpiFullName:work@ram_test.addr
           |vpiNetType:48
           |vpiRange:
           \_range: , line:35
             |vpiLeftRange:
             \_constant: , line:35
               |vpiConstType:7
               |vpiDecompile:9
               |vpiSize:32
               |INT:9
             |vpiRightRange:
             \_constant: , line:35
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (addr), line:8, parent:ram
           |vpiName:addr
           |vpiFullName:work@ram_test.ram.addr
           |vpiRange:
           \_range: , line:8
             |vpiLeftRange:
             \_constant: , line:8
               |vpiConstType:7
               |vpiDecompile:9
               |vpiSize:32
               |INT:9
             |vpiRightRange:
             \_constant: , line:8
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (data), line:9, parent:ram
       |vpiName:data
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data)
         |vpiName:data
         |vpiActual:
         \_logic_net: (data), line:36, parent:work@ram_test
           |vpiName:data
           |vpiFullName:work@ram_test.data
           |vpiNetType:48
           |vpiRange:
           \_range: , line:36
             |vpiLeftRange:
             \_constant: , line:36
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:36
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (data), line:9, parent:ram
           |vpiName:data
           |vpiFullName:work@ram_test.ram.data
           |vpiRange:
           \_range: , line:9
             |vpiLeftRange:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (read_bus), line:10, parent:ram
       |vpiName:read_bus
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (read_bus)
         |vpiName:read_bus
         |vpiActual:
         \_logic_net: (read_bus), line:44, parent:work@ram_test
           |vpiName:read_bus
           |vpiFullName:work@ram_test.read_bus
           |vpiNetType:1
           |vpiRange:
           \_range: , line:44
             |vpiLeftRange:
             \_constant: , line:44
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:44
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (read_bus), line:10, parent:ram
           |vpiName:read_bus
           |vpiFullName:work@ram_test.ram.read_bus
           |vpiRange:
           \_range: , line:10
             |vpiLeftRange:
             \_constant: , line:10
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:10
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (clk), line:6, parent:ram
     |vpiNet:
     \_logic_net: (we), line:7, parent:ram
     |vpiNet:
     \_logic_net: (addr), line:8, parent:ram
     |vpiNet:
     \_logic_net: (data), line:9, parent:ram
     |vpiNet:
     \_logic_net: (read_bus), line:10, parent:ram
     |vpiInstance:
     \_module: work@ram_test (work@ram_test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>, line:20
     |vpiArrayNet:
     \_array_net: (ram), line:13, parent:ram
       |vpiName:ram
       |vpiFullName:work@ram_test.ram.ram
       |vpiSize:32
       |vpiNet:
       \_logic_net: , parent:ram
         |vpiFullName:work@ram_test.ram.ram
         |vpiNetType:48
         |vpiRange:
         \_range: , line:13
           |vpiLeftRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiRange:
       \_range: , line:13
         |vpiLeftRange:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiNet:
   \_logic_net: (clk), line:22, parent:work@ram_test
   |vpiNet:
   \_logic_net: (fail), line:23, parent:work@ram_test
     |vpiName:fail
     |vpiFullName:work@ram_test.fail
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (cc), line:24, parent:work@ram_test
     |vpiName:cc
     |vpiFullName:work@ram_test.cc
   |vpiNet:
   \_logic_net: (we), line:34, parent:work@ram_test
   |vpiNet:
   \_logic_net: (addr), line:35, parent:work@ram_test
   |vpiNet:
   \_logic_net: (data), line:36, parent:work@ram_test
   |vpiNet:
   \_logic_net: (read_bus), line:44, parent:work@ram_test
Object: \work_ram_test of type 3000
Object: \work_ram_test of type 32
Object: \ram of type 32
Object: \clk of type 44
Object: \we of type 44
Object: \addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \read_bus of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \we of type 36
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \read_bus of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ram of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \fail of type 36
Object: \cc of type 36
Object: \we of type 36
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \read_bus of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ram of type 32
Object: \clk of type 44
Object: \we of type 44
Object: \addr of type 44
Object: \data of type 44
Object: \read_bus of type 44
Object:  of type 8
Object: \read_bus of type 608
Object: \ram of type 106
Object:  of type 42
Object: \addr of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 22
Object: \we of type 608
Object:  of type 3
Object: \ram of type 106
Object:  of type 42
Object: \addr of type 608
Object:  of type 7
Object:  of type 7
Object: \data of type 608
Object: \clk of type 36
Object: \we of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \read_bus of type 36
Object: \ram of type 36
Object: \work_ram_test of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \cc of type 608
Object:  of type 7
Object:  of type 39
Object: \cc of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>