WORK_RAM_BASE_EC		equ 1
EC_WORK_RAM_ADDRESS		equ WORK_RAM_BASE_EC
EC_WORK_RAM_DATA_LOWER		equ WORK_RAM_BASE_EC + 1
EC_WORK_RAM_DATA_UPPER		equ WORK_RAM_BASE_EC + 2
EC_WORK_RAM_DATA_BOTH		equ WORK_RAM_BASE_EC + 3
EC_WORK_RAM_MARCH_LOWER		equ WORK_RAM_BASE_EC + 4
EC_WORK_RAM_MARCH_UPPER		equ WORK_RAM_BASE_EC + 5
EC_WORK_RAM_MARCH_BOTH		equ WORK_RAM_BASE_EC + 6
EC_WORK_RAM_OUTPUT_LOWER	equ WORK_RAM_BASE_EC + 7
EC_WORK_RAM_OUTPUT_UPPER	equ WORK_RAM_BASE_EC + 8
EC_WORK_RAM_OUTPUT_BOTH		equ WORK_RAM_BASE_EC + 9
EC_WORK_RAM_WRITE_LOWER		equ WORK_RAM_BASE_EC + 10
EC_WORK_RAM_WRITE_UPPER		equ WORK_RAM_BASE_EC + 11
EC_WORK_RAM_WRITE_BOTH		equ WORK_RAM_BASE_EC + 12

BG_RAM_BASE_EC			equ EC_WORK_RAM_WRITE_BOTH + 1
EC_BG_RAM_ADDRESS		equ BG_RAM_BASE_EC
EC_BG_RAM_DATA_LOWER		equ BG_RAM_BASE_EC + 1
EC_BG_RAM_DATA_UPPER		equ BG_RAM_BASE_EC + 2
EC_BG_RAM_DATA_BOTH		equ BG_RAM_BASE_EC + 3
EC_BG_RAM_MARCH_LOWER		equ BG_RAM_BASE_EC + 4
EC_BG_RAM_MARCH_UPPER		equ BG_RAM_BASE_EC + 5
EC_BG_RAM_MARCH_BOTH		equ BG_RAM_BASE_EC + 6
EC_BG_RAM_OUTPUT_LOWER		equ BG_RAM_BASE_EC + 7
EC_BG_RAM_OUTPUT_UPPER		equ BG_RAM_BASE_EC + 8
EC_BG_RAM_OUTPUT_BOTH		equ BG_RAM_BASE_EC + 9
EC_BG_RAM_WRITE_LOWER		equ BG_RAM_BASE_EC + 10
EC_BG_RAM_WRITE_UPPER		equ BG_RAM_BASE_EC + 11
EC_BG_RAM_WRITE_BOTH		equ BG_RAM_BASE_EC + 12

; For FG/SPRITE ram we need to leave
; gaps in the error codes so the errors
; align with whats returned from mt handler.
; They only have a lower byte chip so mt
; handler should never trigger a high/both
; error code
FG_SPRITE_RAM_BASE_EC		equ EC_BG_RAM_WRITE_BOTH + 1
EC_FG_SPRITE_RAM_ADDRESS	equ FG_SPRITE_RAM_BASE_EC
EC_FG_SPRITE_RAM_DATA		equ FG_SPRITE_RAM_BASE_EC + 1
EC_FG_SPRITE_RAM_MARCH		equ FG_SPRITE_RAM_BASE_EC + 4
EC_FG_SPRITE_RAM_OUTPUT		equ FG_SPRITE_RAM_BASE_EC + 7
EC_FG_SPRITE_RAM_WRITE		equ FG_SPRITE_RAM_BASE_EC + 10

PALETTE_RAM_BASE_EC		equ EC_FG_SPRITE_RAM_WRITE + 3
EC_PALETTE_RAM_ADDRESS		equ PALETTE_RAM_BASE_EC
EC_PALETTE_RAM_DATA_LOWER	equ PALETTE_RAM_BASE_EC + 1
EC_PALETTE_RAM_DATA_UPPER	equ PALETTE_RAM_BASE_EC + 2
EC_PALETTE_RAM_DATA_BOTH	equ PALETTE_RAM_BASE_EC + 3
EC_PALETTE_RAM_MARCH_LOWER	equ PALETTE_RAM_BASE_EC + 4
EC_PALETTE_RAM_MARCH_UPPER	equ PALETTE_RAM_BASE_EC + 5
EC_PALETTE_RAM_MARCH_BOTH	equ PALETTE_RAM_BASE_EC + 6
EC_PALETTE_RAM_OUTPUT_LOWER	equ PALETTE_RAM_BASE_EC + 7
EC_PALETTE_RAM_OUTPUT_UPPER	equ PALETTE_RAM_BASE_EC + 8
EC_PALETTE_RAM_OUTPUT_BOTH	equ PALETTE_RAM_BASE_EC + 9
EC_PALETTE_RAM_WRITE_LOWER	equ PALETTE_RAM_BASE_EC + 10
EC_PALETTE_RAM_WRITE_UPPER	equ PALETTE_RAM_BASE_EC + 11
EC_PALETTE_RAM_WRITE_BOTH	equ PALETTE_RAM_BASE_EC + 12
