

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sat Oct 21 15:48:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       76|       76|        19|          -|          -|     4|        no|
        | + L1     |       16|       16|         4|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_b"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln6 = store i3 0, i3 %j" [./source/lab4_z1.cpp:6]   --->   Operation 16 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab4_z1.cpp:6]   --->   Operation 17 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [./source/lab4_z1.cpp:6]   --->   Operation 18 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i3 %j_1" [./source/lab4_z1.cpp:6]   --->   Operation 19 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.18ns)   --->   "%icmp_ln6 = icmp_eq  i3 %j_1, i3 4" [./source/lab4_z1.cpp:6]   --->   Operation 20 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.68ns)   --->   "%add_ln6 = add i3 %j_1, i3 1" [./source/lab4_z1.cpp:6]   --->   Operation 22 'add' 'add_ln6' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split2, void" [./source/lab4_z1.cpp:6]   --->   Operation 23 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_a_addr = getelementptr i32 %in_a, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:7]   --->   Operation 24 'getelementptr' 'in_a_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.15ns)   --->   "%temp_a = load i2 %in_a_addr" [./source/lab4_z1.cpp:7]   --->   Operation 25 'load' 'temp_a' <Predicate = (!icmp_ln6)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [./source/lab4_z1.cpp:14]   --->   Operation 26 'ret' 'ret_ln14' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab4_z1.cpp:6]   --->   Operation 27 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (2.15ns)   --->   "%temp_a = load i2 %in_a_addr" [./source/lab4_z1.cpp:7]   --->   Operation 28 'load' 'temp_a' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 29 [1/1] (1.61ns)   --->   "%br_ln9 = br void" [./source/lab4_z1.cpp:9]   --->   Operation 29 'br' 'br_ln9' <Predicate = true> <Delay = 1.61>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln9, void %.split, i3 0, void %.split2" [./source/lab4_z1.cpp:9]   --->   Operation 30 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%product = phi i32 %product_1, void %.split, i32 0, void %.split2"   --->   Operation 31 'phi' 'product' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i3 %i" [./source/lab4_z1.cpp:9]   --->   Operation 32 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.18ns)   --->   "%icmp_ln9 = icmp_eq  i3 %i, i3 4" [./source/lab4_z1.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 34 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.68ns)   --->   "%add_ln9 = add i3 %i, i3 1" [./source/lab4_z1.cpp:9]   --->   Operation 35 'add' 'add_ln9' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split, void" [./source/lab4_z1.cpp:9]   --->   Operation 36 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i32 %in_b, i64 0, i64 %zext_ln9" [./source/lab4_z1.cpp:10]   --->   Operation 37 'getelementptr' 'in_b_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (2.15ns)   --->   "%in_b_load = load i2 %in_b_addr" [./source/lab4_z1.cpp:10]   --->   Operation 38 'load' 'in_b_load' <Predicate = (!icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:12]   --->   Operation 39 'getelementptr' 'res_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.15ns)   --->   "%store_ln12 = store i32 %product, i2 %res_addr" [./source/lab4_z1.cpp:12]   --->   Operation 40 'store' 'store_ln12' <Predicate = (icmp_ln9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln6 = store i3 %add_ln6, i3 %j" [./source/lab4_z1.cpp:6]   --->   Operation 41 'store' 'store_ln6' <Predicate = (icmp_ln9)> <Delay = 1.61>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 43 [1/2] (2.15ns)   --->   "%in_b_load = load i2 %in_b_addr" [./source/lab4_z1.cpp:10]   --->   Operation 43 'load' 'in_b_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 8.47>
ST_6 : Operation 44 [1/1] (8.47ns)   --->   "%mul_ln10 = mul i32 %in_b_load, i32 %temp_a" [./source/lab4_z1.cpp:10]   --->   Operation 44 'mul' 'mul_ln10' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.70>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.cpp:4]   --->   Operation 45 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (2.70ns)   --->   "%product_1 = add i32 %mul_ln10, i32 %product" [./source/lab4_z1.cpp:10]   --->   Operation 46 'add' 'product_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'store' operation ('store_ln6', ./source/lab4_z1.cpp:6) of constant 0 on local variable 'j' [12]  (1.61 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'load' operation ('j', ./source/lab4_z1.cpp:6) on local variable 'j' [15]  (0 ns)
	'getelementptr' operation ('in_a_addr', ./source/lab4_z1.cpp:7) [23]  (0 ns)
	'load' operation ('temp_a', ./source/lab4_z1.cpp:7) on array 'in_a' [24]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('temp_a', ./source/lab4_z1.cpp:7) on array 'in_a' [24]  (2.15 ns)

 <State 4>: 3.34ns
The critical path consists of the following:
	'phi' operation ('product') with incoming values : ('product', ./source/lab4_z1.cpp:10) [28]  (0 ns)
	'store' operation ('store_ln12', ./source/lab4_z1.cpp:12) of variable 'product' on array 'res' [43]  (2.15 ns)
	blocking operation 1.19 ns on control path)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load', ./source/lab4_z1.cpp:10) on array 'in_b' [37]  (2.15 ns)

 <State 6>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln10', ./source/lab4_z1.cpp:10) [38]  (8.47 ns)

 <State 7>: 2.7ns
The critical path consists of the following:
	'add' operation ('product', ./source/lab4_z1.cpp:10) [39]  (2.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
