{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602384473377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602384473382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 23:47:52 2020 " "Processing started: Sat Oct 10 23:47:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602384473382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384473382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MBCORE -c MBCORE " "Command: quartus_sta MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384473382 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602384473606 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384474699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384474699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384474746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384474746 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MBCORE.sdc " "Synopsys Design Constraints File file not found: 'MBCORE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475530 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name physical_clock physical_clock " "create_clock -period 1.000 -name physical_clock physical_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT " "create_clock -period 1.000 -name core:core_a\|Temporizador:temp\|clockT core:core_a\|Temporizador:temp\|clockT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_B clock_B " "create_clock -period 1.000 -name clock_B clock_B" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " "create_clock -period 1.000 -name UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602384475569 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475569 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602384475604 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475604 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384475629 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602384475631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602384475647 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602384483081 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384483081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -159.420 " "Worst-case setup slack is -159.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -159.420          -21829.438 physical_clock  " " -159.420          -21829.438 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -158.966         -347183.627 core:core_a\|Temporizador:temp\|clockT  " " -158.966         -347183.627 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.248            -178.750 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -13.248            -178.750 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.026             -85.710 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -8.026             -85.710 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.890             -76.047 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.890             -76.047 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.639           -3640.299 clock_B  " "   -5.639           -3640.299 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.935             -30.835 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.935             -30.835 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936             -21.976 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.936             -21.976 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384483088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.334 " "Worst-case hold slack is -3.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.334             -31.395 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.334             -31.395 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -1.816 core:core_a\|Temporizador:temp\|clockT  " "   -0.153              -1.816 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.402               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 physical_clock  " "    0.402               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.405               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.405               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.406               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 clock_B  " "    0.619               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384483313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384483320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384483325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1339.523 clock_B  " "   -3.000           -1339.523 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -567.769 physical_clock  " "   -3.000            -567.769 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -4528.923 core:core_a\|Temporizador:temp\|clockT  " "   -2.693           -4528.923 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -49.199 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -49.199 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -49.199 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.693             -49.199 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.424               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384483333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384483333 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602384485858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384485890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384486849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602384487237 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487239 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602384487625 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -144.658 " "Worst-case setup slack is -144.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -144.658          -19709.369 physical_clock  " " -144.658          -19709.369 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -144.240         -315422.071 core:core_a\|Temporizador:temp\|clockT  " " -144.240         -315422.071 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.349            -166.732 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -12.349            -166.732 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.274             -75.623 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.274             -75.623 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.145             -66.607 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -7.145             -66.607 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.090           -3262.163 clock_B  " "   -5.090           -3262.163 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.648             -27.222 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -2.648             -27.222 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649             -18.921 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.649             -18.921 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.176 " "Worst-case hold slack is -3.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176             -30.375 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.176             -30.375 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.372 core:core_a\|Temporizador:temp\|clockT  " "   -0.076              -0.372 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 physical_clock  " "    0.353               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.354               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.354               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.355               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.355               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 clock_B  " "    0.570               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1339.479 clock_B  " "   -3.000           -1339.479 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -564.777 physical_clock  " "   -3.000            -564.777 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -4522.279 core:core_a\|Temporizador:temp\|clockT  " "   -2.649           -4522.279 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -49.067 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -49.067 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -49.067 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -2.649             -49.067 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.285             -15.420 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.302               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384487899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384487899 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602384496532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\] " "From: core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  to: core_a\|bios\|bios_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602384496787 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384496787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384496789 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602384496996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384496996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -79.493 " "Worst-case setup slack is -79.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.493          -10674.645 physical_clock  " "  -79.493          -10674.645 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.358         -172997.002 core:core_a\|Temporizador:temp\|clockT  " "  -79.358         -172997.002 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.507             -87.144 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.507             -87.144 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.554             -21.654 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.554             -21.654 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534             -26.045 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -3.534             -26.045 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264           -1276.650 clock_B  " "   -2.264           -1276.650 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084             -10.414 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.084             -10.414 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -5.147 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -0.487              -5.147 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384497009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.879 " "Worst-case hold slack is -1.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879             -18.289 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.879             -18.289 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -1.059 core:core_a\|Temporizador:temp\|clockT  " "   -0.482              -1.059 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.181               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 physical_clock  " "    0.181               0.000 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.183               0.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "    0.183               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "    0.184               0.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 clock_B  " "    0.274               0.000 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384497259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384497273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384497287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1147.058 clock_B  " "   -3.000           -1147.058 clock_B " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -395.126 physical_clock  " "   -3.000            -395.126 physical_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -3359.000 core:core_a\|Temporizador:temp\|clockT  " "   -1.000           -3359.000 core:core_a\|Temporizador:temp\|clockT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -35.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock  " "   -1.000             -35.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|custom_uart_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_A\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock  " "   -1.000             -12.000 UARTModule:Module_B\|UARTClockGenerator:clock_gen\|sampling_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.117               0.000 core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\|altsyncram_ub61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602384497307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384497307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384506464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384506526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602384506826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 23:48:26 2020 " "Processing ended: Sat Oct 10 23:48:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602384506826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602384506826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602384506826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602384506826 ""}
