;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #20, <72
	SPL 0, @111
	SPL 801, 113
	SUB @121, 106
	SUB #72, @200
	SPL 801, 113
	SLT #-20, 9
	MOV -1, <-20
	SUB -107, <-120
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SUB @121, 506
	SUB @121, 506
	JMN 12, <10
	DJN @-81, 239
	SUB 12, @10
	SUB -2, 7
	SPL 12, <10
	SUB @127, 106
	SUB 12, @10
	SUB 12, @10
	SUB #0, -80
	SLT #270, <700
	SUB #72, @200
	MOV -7, <-20
	SPL 0, <802
	MOV -7, <-20
	SUB -207, <-120
	SUB -207, <-120
	ADD 30, 9
	SLT #270, <0
	SLT #270, <0
	ADD 30, 9
	JMP <18, 130
	SUB #72, @207
	SUB #0, 11
	SPL <300, @-90
	SLT 828, @13
	SUB #20, <72
	SPL 0, <802
	SPL 0, <802
	SPL 0, <802
	MOV -7, <-20
	CMP -207, <-120
	SUB #20, <72
