FIRRTL version 1.2.0
circuit Add :
  module Add :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip a : UInt<8>, flip b : UInt<8>, c : UInt<8>} @[src/main/scala/empty/Add.scala 13:14]

    reg reg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[src/main/scala/empty/Add.scala 19:20]
    node _reg_T = add(io.a, io.b) @[src/main/scala/empty/Add.scala 20:15]
    node _reg_T_1 = tail(_reg_T, 1) @[src/main/scala/empty/Add.scala 20:15]
    reg <= _reg_T_1 @[src/main/scala/empty/Add.scala 20:7]
    io.c <= reg @[src/main/scala/empty/Add.scala 22:8]

