% Encoding: UTF-8
@inproceedings{birrittella2015intel,
  title={Intel{\textregistered} Omni-path architecture: Enabling scalable, high performance fabrics},
  author={Birrittella, Mark S and Debbage, Mark and Huggahalli, Ram and Kunz, James and Lovett, Tom and Rimmer, Todd and Underwood, Keith D and Zak, Robert C},
  booktitle={2015 IEEE 23rd Annual Symposium on High-Performance Interconnects},
  pages={1--9},
  year={2015},
  organization={IEEE}
}

@InProceedings{Dai2017HighRadixCrossbar,
  author    = {Y. Dai and K. Wang and G. Qu and L. Xiao and D. Dong and X. Qi},
  title     = {{A Scalable and Resilient Microarchitecture Based on Multiport Binding for High-Radix Router Design}},
  booktitle = {Proceedings of the IEEE IPDPS},
  year      = {2017},
  pages     = {429-438},
  month     = {May},
  doi       = {10.1109/IPDPS.2017.15},
  keywords  = {application specific integrated circuits;computer architecture;digital arithmetic;logic circuits;logic design;high-radix router design;multiport binding tile-based router;scalable router microarchitecture;tile-based crossbar approach;Bandwidth;Complexity theory;Microarchitecture;Multiprocessor interconnection;Ports (Computers);Switches;Throughput;ASIC implementation;arbitration logic;high-radix router architecture;scalability},
}

@article{kim2007flattened,
  title={Flattened butterfly: a cost-efficient topology for high-radix networks},
  author={Kim, John and Dally, William J and Abts, Dennis},
  journal={ACM SIGARCH Computer Architecture News},
  volume={35},
  number={2},
  pages={126--137},
  year={2007},
  publisher={ACM}
}

@article{liao2015high,
  title={High performance interconnect network for Tianhe system},
  author={Liao, Xiang-Ke and Pang, Zheng-Bin and Wang, Ke-Fei and Lu, Yu-Tong and Xie, Min and Xia, Jun and Dong, De-Zun and Suo, Guang},
  journal={Journal of Computer Science and Technology},
  volume={30},
  number={2},
  pages={259--272},
  year={2015},
  publisher={Springer}
}

@article{dai2018cost,
  title={A Cost-Efficient Router Architecture for HPC Inter-Connection Networks: Design and Implementation},
  author={Dai, Yi and Lu, Kai and Xiao, Liquan and Su, Jinshu},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={30},
  number={4},
  pages={738--753},
  year={2018},
  publisher={IEEE}
}

@Misc{Sankar_BroadcomShipsTomahawk_2017,
  author       = {Rochan Sankar},
  title        = {{Broadcom Ships Tomahawk 3: Industryâ€™s Highest Bandwidth Ethernet Switch Chip at 12.8 Terabits per Second}},
  howpublished = {\url{https://people.ucsc.edu/~warner/Bufs/StrataXGS-Tomahawk3-Briefing-Deck-FINAL-DS.pdf}},
  year         = {2017},
}

@InProceedings{Chrysos_SCOCHighradix_2015,
  author    = {N. {Chrysos} and C. {Minkenberg} and M. {Rudquist} and C. {Basso} and B. {Vanderpool}},
  title     = {SCOC: High-radix switches made of bufferless clos networks},
  booktitle = {2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)},
  year      = {2015},
  pages     = {402-414},
  month     = {Feb},
  doi       = {10.1109/HPCA.2015.7056050},
  keywords  = {application specific integrated circuits;circuit complexity;hypercube networks;multistage interconnection networks;processor scheduling;switches;SCOC;bufferless Clos networks;datacenters;big data handling;exascale computers;computing resources;storage resources;switch architecture;economical IC implementation;high-radix switch nodes;multistage bufferless network;design parameter;fairness violations;hierarchical scheduling;flat crossbars;computer simulations;hierarchical switches;ASIC implementation;shallow buffers;server-rack fat-tree network;fall-through latency;Clocks;Ports (Computers);Wires;Scheduling;System-on-chip;Topology;Computer architecture},
}

@Misc{Corporation_NVLinkNVSwitchBuilding_2018,
  author       = {NVIDIA Corporation},
  title        = {{NVLink and NVSwitch: The Building Blocks of Advanced Multi-GPU Communication}},
  howpublished = {\url{https://www.nvidia.com/en-us/data-center/nvlink/}},
  year         = {2018},
}

@InProceedings{Abeyratne_Scalingtowardskilo_2013,
  author    = {N. {Abeyratne} and R. {Das} and Q. {Li} and K. {Sewell} and B. {Giridhar} and R. G. {Dreslinski} and D. {Blaauw} and T. {Mudge}},
  title     = {Scaling towards kilo-core processors with asymmetric high-radix topologies},
  booktitle = {2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)},
  year      = {2013},
  pages     = {496-507},
  month     = {Feb},
  doi       = {10.1109/HPCA.2013.6522344},
  keywords  = {digital arithmetic;integrated circuit design;microprocessor chips;multiprocessor interconnection networks;network routing;network topology;optimisation;performance evaluation;power aware computing;system-on-chip;power efficiency;network throughput;power consumption reduction;network latency;superimposed mesh;Super-StarX topologies;asymmetric folded Clos topologies;Super-Star topologies;power budgets;performance scalability;asymmetric high-radix designs;Swizzle switches;hop count reduction;high-radix routers;fast medium-radix routers;router speed;interconnect design;global communication optimization;symmetric high-radix topologies;network routers;fast local communication;kilo-core processors;on-chip network scaling;asymmetric high-radix topologies;Topology;Network topology;Wires;Global communication;Program processors;Throughput;Delays},
}

@Article{Zhao_CDXbarConverge_2019,
  author   = {X. {Zhao} and S. {Ma} and Z. {Wang} and N. E. {Jerger} and L. {Eeckhout}},
  title    = {{CD-Xbar: A Converge-Diverge Crossbar Network for High-Performance GPUs}},
  journal  = {IEEE Transactions on Computers},
  year     = {2019},
  volume   = {68},
  number   = {9},
  pages    = {1283-1296},
  month    = {Sep.},
  doi      = {10.1109/TC.2019.2906869},
  keywords = {cache storage;graphics processing units;multiprocessing systems;network-on-chip;scheduling;telecommunication network routing;telecommunication network topology;telecommunication traffic;simplicity reasons;crossbar NoC;round-robin routing;topology;balance network traffic;NoC active silicon area;flexibility;high-performance GPU;CD-Xbar;global crossbar;converged ports;GPU NoC;local crossbar;mesh network;network-on-chip;converge-diverge crossbar network;Topology;Network topology;Graphics processing units;Routing;Switches;Mesh networks;Silicon;Graphics processing unit (GPU);network-on-chip (NoC);crossbar},
}

@InProceedings{Cakir_ModelingDesignHigh_2015,
  author    = {Cakir, Cagla and Ho, Ron and Lexau, Jon and Mai, Ken},
  title     = {{Modeling and Design of High-Radix On-Chip Crossbar Switches}},
  booktitle = {Proceedings of the 9th International Symposium on Networks-on-Chip},
  year      = {2015},
  series    = {NOCS '15},
  pages     = {20:1--20:8},
  address   = {New York, NY, USA},
  publisher = {ACM},
  acmid     = {2786579},
  articleno = {20},
  doi       = {10.1145/2786572.2786579},
  isbn      = {978-1-4503-3396-2},
  keywords  = {Crossbar, Modeling, Network on Chip},
  location  = {Vancouver, BC, Canada},
  numpages  = {8},
  url       = {http://doi.acm.org/10.1145/2786572.2786579},
}

@ARTICLE{GongLiuYangEtAl2018,
   author = {{Gong}, Long and {Liu}, Liang and {Yang}, Sen and {Xu}, Jun and
  {Xie}, Yi and {Wang}, Xinbing},
    title = {SERENADE: A Parallel Randomized Algorithm Suite for Crossbar Scheduling in Input-Queued Switches},
  journal = {ArXiv e-prints},
archivePrefix = "arXiv",
   eprint = {1710.07234},
 primaryClass = "cs.PF",
 keywords = {Computer Science - Performance, Computer Science - Distributed, Parallel, and Cluster Computing},
     year = {2017},
    month = {Oct},
   adsurl = {http://adsabs.harvard.edu/abs/2017arXiv171007234G},
  adsnote = {Provided by the SAO/NASA Astrophysics Data System}
}

@Article{Gong_QPSrCost_2019,
  author        = {Long Gong and Jun Xu and Liang Liu and Siva Theja Maguluri},
  title         = {QPS-r: {A} Cost-Effective Crossbar Scheduling Algorithm and Its Stability and Delay Analysis},
  journal       = {CoRR},
  year          = {2019},
  volume        = {abs/1905.05392},
  archiveprefix = {arXiv},
  bibsource     = {dblp computer science bibliography, https://dblp.org},
  biburl        = {https://dblp.org/rec/bib/journals/corr/abs-1905-05392},
  eprint        = {1905.05392},
  timestamp     = {Tue, 28 May 2019 12:48:08 +0200},
  url           = {http://arxiv.org/abs/1905.05392},
}

@Book{Asratian_BipartiteGraphs_1998,
  title     = {{Bipartite Graphs and Their Applications}},
  publisher = {Cambridge University Press},
  year      = {1998},
  author    = {Asratian, Armen S. and Denley, Tristan M. J. and H\"{a}ggkvist, Roland},
  address   = {USA},
  isbn      = {052159345X},
}

@Comment{jabref-meta: databaseType:bibtex;}
