INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'counter' [D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sources_1/new/counter.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_counter'
ERROR: [VRFC 10-719] formal port/generic <g_max> is not declared in <counter> [D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:44]
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <counter> [D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:48]
ERROR: [VRFC 10-3353] formal port 'ce_o' has no actual or default value [D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:42]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/xdrapa10/digital-electronics-1/labs/project/project_morse/project_morse.srcs/sim_1/new/tb_clock_enable.vhd' ignored due to errors
