Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/shifter_unit_10.v" into library work
Parsing module <shifter_unit_10>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/compare_unit_9.v" into library work
Parsing module <compare_unit_9>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/boolean_unit_12.v" into library work
Parsing module <boolean_unit_12>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/adder_unit_11.v" into library work
Parsing module <adder_unit_11>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/register_6.v" into library work
Parsing module <register_6>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/register_5.v" into library work
Parsing module <register_5>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/pipeline_8.v" into library work
Parsing module <pipeline_8>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/alu16_unit_7.v" into library work
Parsing module <alu16_unit_7>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" into library work
Parsing module <missile_fsm_2>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/edge_detector_4.v" into library work
Parsing module <edge_detector_4>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/button_conditioner_3.v" into library work
Parsing module <button_conditioner_3>.
Analyzing Verilog file "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <missile_fsm_2>.

Elaborating module <register_5>.

Elaborating module <register_6>.
WARNING:HDLCompiler:1127 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 44: Assignment to M_score_counter_out ignored, since the identifier is never used

Elaborating module <alu16_unit_7>.

Elaborating module <compare_unit_9>.

Elaborating module <shifter_unit_10>.

Elaborating module <adder_unit_11>.

Elaborating module <boolean_unit_12>.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 72: Result of 16-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 95: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 98: Result of 16-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 102: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 105: Result of 16-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 112: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 115: Result of 16-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 119: Result of 17-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" Line 122: Result of 16-bit expression is truncated to fit in 7-bit target.

Elaborating module <button_conditioner_3>.

Elaborating module <pipeline_8>.

Elaborating module <edge_detector_4>.
WARNING:Xst:2972 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" line 39. All outputs of instance <score_counter> of block <register_6> are unconnected in block <missile_fsm_2>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 63
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 63
    Found 1-bit tristate buffer for signal <avr_rx> created at line 63
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <missile_fsm_2>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v".
INFO:Xst:3210 - "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/missile_fsm_2.v" line 39: Output port <out> of the instance <score_counter> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_main_controller_q>.
    Found 1-bit register for signal <M_missile_controller_q>.
    Found 25-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_main_controller_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <M_counter_q[24]_GND_3_o_add_13_OUT> created at line 128.
    Found 1-bit 4-to-1 multiplexer for signal <M_missile_en> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <missile_fsm_2> synthesized.

Synthesizing Unit <register_5>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/register_5.v".
    Found 7-bit register for signal <M_regs_q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <register_5> synthesized.

Synthesizing Unit <alu16_unit_7>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/alu16_unit_7.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 83.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu16_unit_7> synthesized.

Synthesizing Unit <compare_unit_9>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/compare_unit_9.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <compare_unit_9> synthesized.

Synthesizing Unit <shifter_unit_10>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/shifter_unit_10.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_unit_10> synthesized.

Synthesizing Unit <adder_unit_11>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/adder_unit_11.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_2_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <adder_unit_11> synthesized.

Synthesizing Unit <boolean_unit_12>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/boolean_unit_12.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 16-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
Unit <boolean_unit_12> synthesized.

Synthesizing Unit <button_conditioner_3>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/button_conditioner_3.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_11_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_3> synthesized.

Synthesizing Unit <pipeline_8>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/pipeline_8.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_8> synthesized.

Synthesizing Unit <edge_detector_4>.
    Related source file is "C:/Users/wooge/OneDrive/Documents/mojo/DestroyTheReactorCore/work/planAhead/DestroyTheReactorCore/DestroyTheReactorCore.srcs/sources_1/imports/verilog/edge_detector_4.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 20-bit adder                                          : 1
 25-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 2
 2-bit register                                        : 1
 20-bit register                                       : 1
 25-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_3> synthesized (advanced).

Synthesizing (advanced) Unit <missile_fsm_2>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <missile_fsm_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <missile_fsm/FSM_0> on signal <M_main_controller_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2973 - All outputs of instance <alu16/boolean> of block <boolean_unit_12> are unconnected in block <missile_fsm_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <alu16/adder> of block <adder_unit_11> are unconnected in block <missile_fsm_2>. Underlying logic will be removed.

Optimizing unit <mojo_top_0> ...

Optimizing unit <missile_fsm_2> ...

Optimizing unit <adder_unit_11> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 1.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <shoot_conditioner/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 176
#      GND                         : 5
#      INV                         : 5
#      LUT1                        : 43
#      LUT2                        : 1
#      LUT3                        : 8
#      LUT4                        : 2
#      LUT5                        : 5
#      LUT6                        : 15
#      MUXCY                       : 43
#      VCC                         : 4
#      XORCY                       : 45
# FlipFlops/Latches                : 61
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 10
#      FDRE                        : 45
#      FDS                         : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 2
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  11440     0%  
 Number of Slice LUTs:                   80  out of   5720     1%  
    Number used as Logic:                79  out of   5720     1%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      24  out of     85    28%  
   Number with an unused LUT:             5  out of     85     5%  
   Number of fully used LUT-FF pairs:    56  out of     85    65%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.494ns (Maximum Frequency: 182.017MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 5.736ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.494ns (frequency: 182.017MHz)
  Total number of paths / destination ports: 1569 / 160
-------------------------------------------------------------------------
Delay:               5.494ns (Levels of Logic = 5)
  Source:            missile_fsm/M_counter_q_19 (FF)
  Destination:       missile_fsm/missile/M_regs_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: missile_fsm/M_counter_q_19 to missile_fsm/missile/M_regs_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_counter_q_19 (M_counter_q_19)
     LUT6:I0->O            1   0.254   0.958  M_counter_q[24]_GND_3_o_equal_3_o<24>4 (M_counter_q[24]_GND_3_o_equal_3_o<24>3)
     LUT5:I1->O            2   0.254   0.834  M_counter_q[24]_GND_3_o_equal_3_o<24>5 (M_counter_q[24]_GND_3_o_equal_3_o)
     LUT5:I3->O            7   0.250   0.910  Mmux_M_missile_en11 (M_missile_en)
     begin scope: 'missile_fsm/missile:en'
     LUT6:I5->O            1   0.254   0.000  M_regs_q_1_rstpot (M_regs_q_1_rstpot)
     FDR:D                     0.074          M_regs_q_1
    ----------------------------------------
    Total                      5.494ns (1.611ns logic, 3.883ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 27 / 13
-------------------------------------------------------------------------
Offset:              5.736ns (Levels of Logic = 3)
  Source:            missile_fsm/M_main_controller_q_FSM_FFd2 (FF)
  Destination:       io_led<6> (PAD)
  Source Clock:      clk rising

  Data Path: missile_fsm/M_main_controller_q_FSM_FFd2 to io_led<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.383  M_main_controller_q_FSM_FFd2 (M_main_controller_q_FSM_FFd2)
     LUT3:I0->O            1   0.235   0.681  Mmux_out11 (out<0>)
     end scope: 'missile_fsm:out<0>'
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                      5.736ns (3.672ns logic, 2.064ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.494|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.02 secs
 
--> 

Total memory usage is 247572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    2 (   0 filtered)

