   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_rcc.c"
  23              	.Ltext0:
  24              		.file 1 "../target/stm32/stdperiph/src/stm32f10x_rcc.c"
 16353              		.align	2
 16356              	APBAHBPrescTable:
 16357 0000 00       		.byte	0
 16358 0001 00       		.byte	0
 16359 0002 00       		.byte	0
 16360 0003 00       		.byte	0
 16361 0004 01       		.byte	1
 16362 0005 02       		.byte	2
 16363 0006 03       		.byte	3
 16364 0007 04       		.byte	4
 16365 0008 01       		.byte	1
 16366 0009 02       		.byte	2
 16367 000a 03       		.byte	3
 16368 000b 04       		.byte	4
 16369 000c 06       		.byte	6
 16370 000d 07       		.byte	7
 16371 000e 08       		.byte	8
 16372 000f 09       		.byte	9
 16373              		.section	.data.ADCPrescTable,"aw",%progbits
 16374              		.align	2
 16377              	ADCPrescTable:
 16378 0000 02       		.byte	2
 16379 0001 04       		.byte	4
 16380 0002 06       		.byte	6
 16381 0003 08       		.byte	8
 16382              		.section	.text.RCC_DeInit,"ax",%progbits
 16383              		.align	2
 16384              		.global	RCC_DeInit
 16385              		.thumb
 16386              		.thumb_func
 16388              	RCC_DeInit:
 16389              	.LFB29:
   1:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
   2:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @version V3.4.0
   6:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @date    10/15/2010
   7:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @copy
  10:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *
  11:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *
  18:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */ 
  20:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  21:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  22:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  23:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  24:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
  26:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
  27:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  28:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  29:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  30:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
  31:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */ 
  32:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  33:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  34:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
  35:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
  36:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  37:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
  38:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @}
  39:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
  40:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  41:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  42:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
  43:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
  44:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  45:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  46:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  47:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  48:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  49:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  50:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  51:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  52:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  53:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  54:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  55:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  56:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  57:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  58:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  59:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  60:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  61:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  62:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  63:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  64:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  65:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  66:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  67:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  68:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  69:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  70:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  71:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  72:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  73:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  74:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  75:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  76:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  77:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  78:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  79:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  80:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  81:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #else
  82:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  83:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  84:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  85:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  86:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  87:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  88:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  89:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  90:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  91:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  92:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  93:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  94:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  95:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  96:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  97:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  98:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
  99:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 100:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 101:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 102:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 103:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 104:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 105:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 106:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 107:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 108:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 109:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 110:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 111:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 112:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 113:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 114:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 115:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 116:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 117:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 118:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 119:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CR register bit mask */
 120:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 121:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 122:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 123:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 124:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 125:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 126:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 127:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 128:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 129:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #else
 130:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 131:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 132:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 133:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 134:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 135:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 136:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 137:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 138:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 139:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 140:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 141:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 142:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 143:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 144:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 145:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 146:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 147:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 148:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 149:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 150:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 151:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 152:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 153:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 154:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif
 155:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 156:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 157:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 158:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 159:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 160:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 161:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 162:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 163:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 164:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 165:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 166:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 167:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 168:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 169:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 170:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 171:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 172:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 173:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /* BDCR register base address */
 174:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 175:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 176:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 177:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @}
 178:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */ 
 179:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 180:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 181:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
 182:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */ 
 183:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 184:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 185:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @}
 186:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */ 
 187:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 188:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 189:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
 190:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */ 
 191:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 192:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 193:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 194:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 195:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 196:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @}
 197:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 198:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 199:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 200:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
 201:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 202:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 203:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 204:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @}
 205:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 206:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 207:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 208:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @{
 209:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 210:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 211:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 212:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 213:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  None
 214:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 215:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 216:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 217:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16390              		.loc 1 217 0
 16391              		.cfi_startproc
 16392              		@ args = 0, pretend = 0, frame = 0
 16393              		@ frame_needed = 1, uses_anonymous_args = 0
 16394              		@ link register save eliminated.
 16395 0000 80B4     		push	{r7}
 16396              	.LCFI0:
 16397              		.cfi_def_cfa_offset 4
 16398 0002 00AF     		add	r7, sp, #0
 16399              		.cfi_offset 7, -4
 16400              	.LCFI1:
 16401              		.cfi_def_cfa_register 7
 218:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 219:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
 16402              		.loc 1 219 0
 16403 0004 4FF48053 		mov	r3, #4096
 16404 0008 C4F20203 		movt	r3, 16386
 16405 000c 4FF48052 		mov	r2, #4096
 16406 0010 C4F20202 		movt	r2, 16386
 16407 0014 1268     		ldr	r2, [r2, #0]
 16408 0016 42F00102 		orr	r2, r2, #1
 16409 001a 1A60     		str	r2, [r3, #0]
 220:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 221:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 222:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 223:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 16410              		.loc 1 223 0
 16411 001c 4FF48052 		mov	r2, #4096
 16412 0020 C4F20202 		movt	r2, 16386
 16413 0024 4FF48053 		mov	r3, #4096
 16414 0028 C4F20203 		movt	r3, 16386
 16415 002c 5B68     		ldr	r3, [r3, #4]
 16416 002e 1946     		mov	r1, r3
 16417 0030 4FF00003 		mov	r3, #0
 16418 0034 CFF6FF03 		movt	r3, 63743
 16419 0038 01EA0303 		and	r3, r1, r3
 16420 003c 5360     		str	r3, [r2, #4]
 224:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #else
 225:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 226:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 227:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   
 228:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 229:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 16421              		.loc 1 229 0
 16422 003e 4FF48053 		mov	r3, #4096
 16423 0042 C4F20203 		movt	r3, 16386
 16424 0046 4FF48052 		mov	r2, #4096
 16425 004a C4F20202 		movt	r2, 16386
 16426 004e 1268     		ldr	r2, [r2, #0]
 16427 0050 22F08472 		bic	r2, r2, #17301504
 16428 0054 22F48032 		bic	r2, r2, #65536
 16429 0058 1A60     		str	r2, [r3, #0]
 230:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 231:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 232:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 16430              		.loc 1 232 0
 16431 005a 4FF48053 		mov	r3, #4096
 16432 005e C4F20203 		movt	r3, 16386
 16433 0062 4FF48052 		mov	r2, #4096
 16434 0066 C4F20202 		movt	r2, 16386
 16435 006a 1268     		ldr	r2, [r2, #0]
 16436 006c 22F48022 		bic	r2, r2, #262144
 16437 0070 1A60     		str	r2, [r3, #0]
 233:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 234:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 235:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 16438              		.loc 1 235 0
 16439 0072 4FF48053 		mov	r3, #4096
 16440 0076 C4F20203 		movt	r3, 16386
 16441 007a 4FF48052 		mov	r2, #4096
 16442 007e C4F20202 		movt	r2, 16386
 16443 0082 5268     		ldr	r2, [r2, #4]
 16444 0084 22F4FE02 		bic	r2, r2, #8323072
 16445 0088 5A60     		str	r2, [r3, #4]
 236:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 237:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 238:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 239:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 240:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 241:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 242:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 243:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 244:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 245:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 246:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 247:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 248:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 249:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 250:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 251:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 252:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #else
 253:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 254:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 16446              		.loc 1 254 0
 16447 008a 4FF48053 		mov	r3, #4096
 16448 008e C4F20203 		movt	r3, 16386
 16449 0092 4FF41F02 		mov	r2, #10420224
 16450 0096 9A60     		str	r2, [r3, #8]
 255:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 256:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 257:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16451              		.loc 1 257 0
 16452 0098 BD46     		mov	sp, r7
 16453 009a 80BC     		pop	{r7}
 16454 009c 7047     		bx	lr
 16455              		.cfi_endproc
 16456              	.LFE29:
 16458 009e 00BF     		.section	.text.RCC_HSEConfig,"ax",%progbits
 16459              		.align	2
 16460              		.global	RCC_HSEConfig
 16461              		.thumb
 16462              		.thumb_func
 16464              	RCC_HSEConfig:
 16465              	.LFB30:
 258:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 259:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 260:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 261:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 262:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 263:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 264:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 265:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 266:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 267:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 268:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 269:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 270:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16466              		.loc 1 270 0
 16467              		.cfi_startproc
 16468              		@ args = 0, pretend = 0, frame = 8
 16469              		@ frame_needed = 1, uses_anonymous_args = 0
 16470              		@ link register save eliminated.
 16471 0000 80B4     		push	{r7}
 16472              	.LCFI2:
 16473              		.cfi_def_cfa_offset 4
 16474 0002 83B0     		sub	sp, sp, #12
 16475              	.LCFI3:
 16476              		.cfi_def_cfa_offset 16
 16477 0004 00AF     		add	r7, sp, #0
 16478              		.cfi_offset 7, -4
 16479              	.LCFI4:
 16480              		.cfi_def_cfa_register 7
 16481 0006 7860     		str	r0, [r7, #4]
 271:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 272:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 273:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 274:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 275:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 16482              		.loc 1 275 0
 16483 0008 4FF48053 		mov	r3, #4096
 16484 000c C4F20203 		movt	r3, 16386
 16485 0010 4FF48052 		mov	r2, #4096
 16486 0014 C4F20202 		movt	r2, 16386
 16487 0018 1268     		ldr	r2, [r2, #0]
 16488 001a 22F48032 		bic	r2, r2, #65536
 16489 001e 1A60     		str	r2, [r3, #0]
 276:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 277:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 16490              		.loc 1 277 0
 16491 0020 4FF48053 		mov	r3, #4096
 16492 0024 C4F20203 		movt	r3, 16386
 16493 0028 4FF48052 		mov	r2, #4096
 16494 002c C4F20202 		movt	r2, 16386
 16495 0030 1268     		ldr	r2, [r2, #0]
 16496 0032 22F48022 		bic	r2, r2, #262144
 16497 0036 1A60     		str	r2, [r3, #0]
 278:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 279:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 16498              		.loc 1 279 0
 16499 0038 7B68     		ldr	r3, [r7, #4]
 16500 003a B3F5803F 		cmp	r3, #65536
 16501 003e 03D0     		beq	.L4
 16502 0040 B3F5802F 		cmp	r3, #262144
 16503 0044 0DD0     		beq	.L5
 280:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 281:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 282:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 283:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 284:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 285:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 286:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 287:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 288:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 289:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 290:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 291:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     default:
 292:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 16504              		.loc 1 292 0
 16505 0046 19E0     		b	.L2
 16506              	.L4:
 283:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 16507              		.loc 1 283 0
 16508 0048 4FF48053 		mov	r3, #4096
 16509 004c C4F20203 		movt	r3, 16386
 16510 0050 4FF48052 		mov	r2, #4096
 16511 0054 C4F20202 		movt	r2, 16386
 16512 0058 1268     		ldr	r2, [r2, #0]
 16513 005a 42F48032 		orr	r2, r2, #65536
 16514 005e 1A60     		str	r2, [r3, #0]
 284:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 16515              		.loc 1 284 0
 16516 0060 0CE0     		b	.L2
 16517              	.L5:
 288:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 16518              		.loc 1 288 0
 16519 0062 4FF48053 		mov	r3, #4096
 16520 0066 C4F20203 		movt	r3, 16386
 16521 006a 4FF48052 		mov	r2, #4096
 16522 006e C4F20202 		movt	r2, 16386
 16523 0072 1268     		ldr	r2, [r2, #0]
 16524 0074 42F4A022 		orr	r2, r2, #327680
 16525 0078 1A60     		str	r2, [r3, #0]
 289:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 16526              		.loc 1 289 0
 16527 007a 00BF     		nop
 16528              	.L2:
 293:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
 294:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16529              		.loc 1 294 0
 16530 007c 07F10C07 		add	r7, r7, #12
 16531 0080 BD46     		mov	sp, r7
 16532 0082 80BC     		pop	{r7}
 16533 0084 7047     		bx	lr
 16534              		.cfi_endproc
 16535              	.LFE30:
 16537 0086 00BF     		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 16538              		.align	2
 16539              		.global	RCC_WaitForHSEStartUp
 16540              		.thumb
 16541              		.thumb_func
 16543              	RCC_WaitForHSEStartUp:
 16544              	.LFB31:
 295:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 296:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 297:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 298:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  None
 299:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 300:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 301:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 302:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 303:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 304:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16545              		.loc 1 304 0
 16546              		.cfi_startproc
 16547              		@ args = 0, pretend = 0, frame = 8
 16548              		@ frame_needed = 1, uses_anonymous_args = 0
 16549 0000 80B5     		push	{r7, lr}
 16550              	.LCFI5:
 16551              		.cfi_def_cfa_offset 8
 16552 0002 82B0     		sub	sp, sp, #8
 16553              	.LCFI6:
 16554              		.cfi_def_cfa_offset 16
 16555 0004 00AF     		add	r7, sp, #0
 16556              		.cfi_offset 14, -4
 16557              		.cfi_offset 7, -8
 16558              	.LCFI7:
 16559              		.cfi_def_cfa_register 7
 305:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 16560              		.loc 1 305 0
 16561 0006 4FF00003 		mov	r3, #0
 16562 000a 3B60     		str	r3, [r7, #0]
 306:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 16563              		.loc 1 306 0
 16564 000c 4FF00003 		mov	r3, #0
 16565 0010 FB71     		strb	r3, [r7, #7]
 307:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 16566              		.loc 1 307 0
 16567 0012 4FF00003 		mov	r3, #0
 16568 0016 BB71     		strb	r3, [r7, #6]
 16569              	.L9:
 308:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   
 309:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 310:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   do
 311:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 312:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 16570              		.loc 1 312 0 discriminator 1
 16571 0018 4FF03100 		mov	r0, #49
 16572 001c FFF7FEFF 		bl	RCC_GetFlagStatus
 16573 0020 0346     		mov	r3, r0
 16574 0022 BB71     		strb	r3, [r7, #6]
 313:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 16575              		.loc 1 313 0 discriminator 1
 16576 0024 3B68     		ldr	r3, [r7, #0]
 16577 0026 03F10103 		add	r3, r3, #1
 16578 002a 3B60     		str	r3, [r7, #0]
 314:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 16579              		.loc 1 314 0 discriminator 1
 16580 002c 3B68     		ldr	r3, [r7, #0]
 16581 002e B3F5A06F 		cmp	r3, #1280
 16582 0032 02D0     		beq	.L8
 16583 0034 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 16584 0036 002B     		cmp	r3, #0
 16585 0038 EED0     		beq	.L9
 16586              	.L8:
 315:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   
 316:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 16587              		.loc 1 316 0
 16588 003a 4FF03100 		mov	r0, #49
 16589 003e FFF7FEFF 		bl	RCC_GetFlagStatus
 16590 0042 0346     		mov	r3, r0
 16591 0044 002B     		cmp	r3, #0
 16592 0046 03D0     		beq	.L10
 317:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 318:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     status = SUCCESS;
 16593              		.loc 1 318 0
 16594 0048 4FF00103 		mov	r3, #1
 16595 004c FB71     		strb	r3, [r7, #7]
 16596 004e 02E0     		b	.L11
 16597              	.L10:
 319:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
 320:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
 321:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 322:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     status = ERROR;
 16598              		.loc 1 322 0
 16599 0050 4FF00003 		mov	r3, #0
 16600 0054 FB71     		strb	r3, [r7, #7]
 16601              	.L11:
 323:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }  
 324:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   return (status);
 16602              		.loc 1 324 0
 16603 0056 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 325:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16604              		.loc 1 325 0
 16605 0058 1846     		mov	r0, r3
 16606 005a 07F10807 		add	r7, r7, #8
 16607 005e BD46     		mov	sp, r7
 16608 0060 80BD     		pop	{r7, pc}
 16609              		.cfi_endproc
 16610              	.LFE31:
 16612 0062 00BF     		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 16613              		.align	2
 16614              		.global	RCC_AdjustHSICalibrationValue
 16615              		.thumb
 16616              		.thumb_func
 16618              	RCC_AdjustHSICalibrationValue:
 16619              	.LFB32:
 326:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 327:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 328:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 329:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 330:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 331:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 332:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 333:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 334:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16620              		.loc 1 334 0
 16621              		.cfi_startproc
 16622              		@ args = 0, pretend = 0, frame = 16
 16623              		@ frame_needed = 1, uses_anonymous_args = 0
 16624              		@ link register save eliminated.
 16625 0000 80B4     		push	{r7}
 16626              	.LCFI8:
 16627              		.cfi_def_cfa_offset 4
 16628 0002 85B0     		sub	sp, sp, #20
 16629              	.LCFI9:
 16630              		.cfi_def_cfa_offset 24
 16631 0004 00AF     		add	r7, sp, #0
 16632              		.cfi_offset 7, -4
 16633              	.LCFI10:
 16634              		.cfi_def_cfa_register 7
 16635 0006 0346     		mov	r3, r0
 16636 0008 FB71     		strb	r3, [r7, #7]
 335:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 16637              		.loc 1 335 0
 16638 000a 4FF00003 		mov	r3, #0
 16639 000e FB60     		str	r3, [r7, #12]
 336:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 337:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 338:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 16640              		.loc 1 338 0
 16641 0010 4FF48053 		mov	r3, #4096
 16642 0014 C4F20203 		movt	r3, 16386
 16643 0018 1B68     		ldr	r3, [r3, #0]
 16644 001a FB60     		str	r3, [r7, #12]
 339:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 340:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 16645              		.loc 1 340 0
 16646 001c FB68     		ldr	r3, [r7, #12]
 16647 001e 23F0F803 		bic	r3, r3, #248
 16648 0022 FB60     		str	r3, [r7, #12]
 341:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 342:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 16649              		.loc 1 342 0
 16650 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 16651 0026 4FEAC303 		lsl	r3, r3, #3
 16652 002a FA68     		ldr	r2, [r7, #12]
 16653 002c 42EA0303 		orr	r3, r2, r3
 16654 0030 FB60     		str	r3, [r7, #12]
 343:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 344:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 16655              		.loc 1 344 0
 16656 0032 4FF48053 		mov	r3, #4096
 16657 0036 C4F20203 		movt	r3, 16386
 16658 003a FA68     		ldr	r2, [r7, #12]
 16659 003c 1A60     		str	r2, [r3, #0]
 345:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16660              		.loc 1 345 0
 16661 003e 07F11407 		add	r7, r7, #20
 16662 0042 BD46     		mov	sp, r7
 16663 0044 80BC     		pop	{r7}
 16664 0046 7047     		bx	lr
 16665              		.cfi_endproc
 16666              	.LFE32:
 16668              		.section	.text.RCC_HSICmd,"ax",%progbits
 16669              		.align	2
 16670              		.global	RCC_HSICmd
 16671              		.thumb
 16672              		.thumb_func
 16674              	RCC_HSICmd:
 16675              	.LFB33:
 346:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 347:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 348:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 349:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 350:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 351:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 352:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 353:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 354:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16676              		.loc 1 354 0
 16677              		.cfi_startproc
 16678              		@ args = 0, pretend = 0, frame = 8
 16679              		@ frame_needed = 1, uses_anonymous_args = 0
 16680              		@ link register save eliminated.
 16681 0000 80B4     		push	{r7}
 16682              	.LCFI11:
 16683              		.cfi_def_cfa_offset 4
 16684 0002 83B0     		sub	sp, sp, #12
 16685              	.LCFI12:
 16686              		.cfi_def_cfa_offset 16
 16687 0004 00AF     		add	r7, sp, #0
 16688              		.cfi_offset 7, -4
 16689              	.LCFI13:
 16690              		.cfi_def_cfa_register 7
 16691 0006 0346     		mov	r3, r0
 16692 0008 FB71     		strb	r3, [r7, #7]
 355:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 356:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 357:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 16693              		.loc 1 357 0
 16694 000a 4FF00003 		mov	r3, #0
 16695 000e C4F24223 		movt	r3, 16962
 16696 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 16697 0014 1A60     		str	r2, [r3, #0]
 358:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16698              		.loc 1 358 0
 16699 0016 07F10C07 		add	r7, r7, #12
 16700 001a BD46     		mov	sp, r7
 16701 001c 80BC     		pop	{r7}
 16702 001e 7047     		bx	lr
 16703              		.cfi_endproc
 16704              	.LFE33:
 16706              		.section	.text.RCC_PLLConfig,"ax",%progbits
 16707              		.align	2
 16708              		.global	RCC_PLLConfig
 16709              		.thumb
 16710              		.thumb_func
 16712              	RCC_PLLConfig:
 16713              	.LFB34:
 359:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 360:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 361:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 362:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 363:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 364:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 365:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 366:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 367:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 368:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 369:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 370:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 371:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 372:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 373:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 374:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 375:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 376:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 377:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 378:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16714              		.loc 1 378 0
 16715              		.cfi_startproc
 16716              		@ args = 0, pretend = 0, frame = 16
 16717              		@ frame_needed = 1, uses_anonymous_args = 0
 16718              		@ link register save eliminated.
 16719 0000 80B4     		push	{r7}
 16720              	.LCFI14:
 16721              		.cfi_def_cfa_offset 4
 16722 0002 85B0     		sub	sp, sp, #20
 16723              	.LCFI15:
 16724              		.cfi_def_cfa_offset 24
 16725 0004 00AF     		add	r7, sp, #0
 16726              		.cfi_offset 7, -4
 16727              	.LCFI16:
 16728              		.cfi_def_cfa_register 7
 16729 0006 7860     		str	r0, [r7, #4]
 16730 0008 3960     		str	r1, [r7, #0]
 379:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 16731              		.loc 1 379 0
 16732 000a 4FF00003 		mov	r3, #0
 16733 000e FB60     		str	r3, [r7, #12]
 380:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 381:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 382:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 383:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 384:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 385:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 16734              		.loc 1 385 0
 16735 0010 4FF48053 		mov	r3, #4096
 16736 0014 C4F20203 		movt	r3, 16386
 16737 0018 5B68     		ldr	r3, [r3, #4]
 16738 001a FB60     		str	r3, [r7, #12]
 386:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 387:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 16739              		.loc 1 387 0
 16740 001c FB68     		ldr	r3, [r7, #12]
 16741 001e 23F47C13 		bic	r3, r3, #4128768
 16742 0022 FB60     		str	r3, [r7, #12]
 388:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 389:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 16743              		.loc 1 389 0
 16744 0024 7A68     		ldr	r2, [r7, #4]
 16745 0026 3B68     		ldr	r3, [r7, #0]
 16746 0028 42EA0303 		orr	r3, r2, r3
 16747 002c FA68     		ldr	r2, [r7, #12]
 16748 002e 42EA0303 		orr	r3, r2, r3
 16749 0032 FB60     		str	r3, [r7, #12]
 390:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 391:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 16750              		.loc 1 391 0
 16751 0034 4FF48053 		mov	r3, #4096
 16752 0038 C4F20203 		movt	r3, 16386
 16753 003c FA68     		ldr	r2, [r7, #12]
 16754 003e 5A60     		str	r2, [r3, #4]
 392:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16755              		.loc 1 392 0
 16756 0040 07F11407 		add	r7, r7, #20
 16757 0044 BD46     		mov	sp, r7
 16758 0046 80BC     		pop	{r7}
 16759 0048 7047     		bx	lr
 16760              		.cfi_endproc
 16761              	.LFE34:
 16763 004a 00BF     		.section	.text.RCC_PLLCmd,"ax",%progbits
 16764              		.align	2
 16765              		.global	RCC_PLLCmd
 16766              		.thumb
 16767              		.thumb_func
 16769              	RCC_PLLCmd:
 16770              	.LFB35:
 393:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 394:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 395:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 396:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 397:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 398:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 399:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 400:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 401:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16771              		.loc 1 401 0
 16772              		.cfi_startproc
 16773              		@ args = 0, pretend = 0, frame = 8
 16774              		@ frame_needed = 1, uses_anonymous_args = 0
 16775              		@ link register save eliminated.
 16776 0000 80B4     		push	{r7}
 16777              	.LCFI17:
 16778              		.cfi_def_cfa_offset 4
 16779 0002 83B0     		sub	sp, sp, #12
 16780              	.LCFI18:
 16781              		.cfi_def_cfa_offset 16
 16782 0004 00AF     		add	r7, sp, #0
 16783              		.cfi_offset 7, -4
 16784              	.LCFI19:
 16785              		.cfi_def_cfa_register 7
 16786 0006 0346     		mov	r3, r0
 16787 0008 FB71     		strb	r3, [r7, #7]
 402:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 403:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 404:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 405:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 16788              		.loc 1 405 0
 16789 000a 4FF06003 		mov	r3, #96
 16790 000e C4F24223 		movt	r3, 16962
 16791 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 16792 0014 1A60     		str	r2, [r3, #0]
 406:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16793              		.loc 1 406 0
 16794 0016 07F10C07 		add	r7, r7, #12
 16795 001a BD46     		mov	sp, r7
 16796 001c 80BC     		pop	{r7}
 16797 001e 7047     		bx	lr
 16798              		.cfi_endproc
 16799              	.LFE35:
 16801              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 16802              		.align	2
 16803              		.global	RCC_SYSCLKConfig
 16804              		.thumb
 16805              		.thumb_func
 16807              	RCC_SYSCLKConfig:
 16808              	.LFB36:
 407:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 408:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 409:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 410:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 411:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note 
 412:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 413:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 414:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     devices.
 415:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 416:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 417:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 418:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 419:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note 
 420:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 421:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 422:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 423:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 424:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 425:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 426:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 427:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 428:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   
 429:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 430:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 431:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 432:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 433:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 434:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 435:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 436:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 437:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 438:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 439:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 440:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 441:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif
 442:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 443:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 444:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 445:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 446:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note 
 447:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 448:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 449:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 450:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 451:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 452:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 453:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 454:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 455:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 456:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 457:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 458:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 459:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 460:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 461:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 462:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 463:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 464:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 465:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 466:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 467:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 468:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 469:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 470:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 471:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note
 472:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 473:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 474:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 475:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 476:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 477:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 478:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 479:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 480:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 481:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 482:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 483:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 484:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 485:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 486:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 487:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 488:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 489:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 490:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 491:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 492:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 493:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 494:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 495:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 496:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 497:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note 
 498:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 499:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 500:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 501:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 502:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 503:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 504:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 505:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 506:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 507:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 508:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 509:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 510:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 511:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 512:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 513:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 514:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 515:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note 
 516:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 517:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 518:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 519:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 520:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 521:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 522:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 523:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 524:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 525:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 526:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 527:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 528:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 529:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 530:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 531:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 532:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 533:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 534:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 535:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 536:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 537:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 538:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 539:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 540:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 541:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 542:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 543:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 544:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 545:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 546:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 547:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 548:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 549:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 550:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 551:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 552:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 553:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 554:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 555:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 556:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 557:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 558:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 559:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 560:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 561:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 562:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 563:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 564:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16809              		.loc 1 564 0
 16810              		.cfi_startproc
 16811              		@ args = 0, pretend = 0, frame = 16
 16812              		@ frame_needed = 1, uses_anonymous_args = 0
 16813              		@ link register save eliminated.
 16814 0000 80B4     		push	{r7}
 16815              	.LCFI20:
 16816              		.cfi_def_cfa_offset 4
 16817 0002 85B0     		sub	sp, sp, #20
 16818              	.LCFI21:
 16819              		.cfi_def_cfa_offset 24
 16820 0004 00AF     		add	r7, sp, #0
 16821              		.cfi_offset 7, -4
 16822              	.LCFI22:
 16823              		.cfi_def_cfa_register 7
 16824 0006 7860     		str	r0, [r7, #4]
 565:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 16825              		.loc 1 565 0
 16826 0008 4FF00003 		mov	r3, #0
 16827 000c FB60     		str	r3, [r7, #12]
 566:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 567:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 568:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 16828              		.loc 1 568 0
 16829 000e 4FF48053 		mov	r3, #4096
 16830 0012 C4F20203 		movt	r3, 16386
 16831 0016 5B68     		ldr	r3, [r3, #4]
 16832 0018 FB60     		str	r3, [r7, #12]
 569:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 570:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 16833              		.loc 1 570 0
 16834 001a FB68     		ldr	r3, [r7, #12]
 16835 001c 23F00303 		bic	r3, r3, #3
 16836 0020 FB60     		str	r3, [r7, #12]
 571:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 572:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 16837              		.loc 1 572 0
 16838 0022 FA68     		ldr	r2, [r7, #12]
 16839 0024 7B68     		ldr	r3, [r7, #4]
 16840 0026 42EA0303 		orr	r3, r2, r3
 16841 002a FB60     		str	r3, [r7, #12]
 573:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 574:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 16842              		.loc 1 574 0
 16843 002c 4FF48053 		mov	r3, #4096
 16844 0030 C4F20203 		movt	r3, 16386
 16845 0034 FA68     		ldr	r2, [r7, #12]
 16846 0036 5A60     		str	r2, [r3, #4]
 575:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16847              		.loc 1 575 0
 16848 0038 07F11407 		add	r7, r7, #20
 16849 003c BD46     		mov	sp, r7
 16850 003e 80BC     		pop	{r7}
 16851 0040 7047     		bx	lr
 16852              		.cfi_endproc
 16853              	.LFE36:
 16855 0042 00BF     		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 16856              		.align	2
 16857              		.global	RCC_GetSYSCLKSource
 16858              		.thumb
 16859              		.thumb_func
 16861              	RCC_GetSYSCLKSource:
 16862              	.LFB37:
 576:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 577:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 578:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 579:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  None
 580:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 581:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   be one of the following:
 582:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 583:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 584:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 585:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 586:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 587:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16863              		.loc 1 587 0
 16864              		.cfi_startproc
 16865              		@ args = 0, pretend = 0, frame = 0
 16866              		@ frame_needed = 1, uses_anonymous_args = 0
 16867              		@ link register save eliminated.
 16868 0000 80B4     		push	{r7}
 16869              	.LCFI23:
 16870              		.cfi_def_cfa_offset 4
 16871 0002 00AF     		add	r7, sp, #0
 16872              		.cfi_offset 7, -4
 16873              	.LCFI24:
 16874              		.cfi_def_cfa_register 7
 588:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 16875              		.loc 1 588 0
 16876 0004 4FF48053 		mov	r3, #4096
 16877 0008 C4F20203 		movt	r3, 16386
 16878 000c 5B68     		ldr	r3, [r3, #4]
 16879 000e DBB2     		uxtb	r3, r3
 16880 0010 03F00C03 		and	r3, r3, #12
 16881 0014 DBB2     		uxtb	r3, r3
 589:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16882              		.loc 1 589 0
 16883 0016 1846     		mov	r0, r3
 16884 0018 BD46     		mov	sp, r7
 16885 001a 80BC     		pop	{r7}
 16886 001c 7047     		bx	lr
 16887              		.cfi_endproc
 16888              	.LFE37:
 16890 001e 00BF     		.section	.text.RCC_HCLKConfig,"ax",%progbits
 16891              		.align	2
 16892              		.global	RCC_HCLKConfig
 16893              		.thumb
 16894              		.thumb_func
 16896              	RCC_HCLKConfig:
 16897              	.LFB38:
 590:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 591:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 592:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 593:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 594:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 595:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 596:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 597:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 598:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 599:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 600:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 601:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 602:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 603:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 604:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 605:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 606:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 607:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 608:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16898              		.loc 1 608 0
 16899              		.cfi_startproc
 16900              		@ args = 0, pretend = 0, frame = 16
 16901              		@ frame_needed = 1, uses_anonymous_args = 0
 16902              		@ link register save eliminated.
 16903 0000 80B4     		push	{r7}
 16904              	.LCFI25:
 16905              		.cfi_def_cfa_offset 4
 16906 0002 85B0     		sub	sp, sp, #20
 16907              	.LCFI26:
 16908              		.cfi_def_cfa_offset 24
 16909 0004 00AF     		add	r7, sp, #0
 16910              		.cfi_offset 7, -4
 16911              	.LCFI27:
 16912              		.cfi_def_cfa_register 7
 16913 0006 7860     		str	r0, [r7, #4]
 609:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 16914              		.loc 1 609 0
 16915 0008 4FF00003 		mov	r3, #0
 16916 000c FB60     		str	r3, [r7, #12]
 610:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 611:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 612:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 16917              		.loc 1 612 0
 16918 000e 4FF48053 		mov	r3, #4096
 16919 0012 C4F20203 		movt	r3, 16386
 16920 0016 5B68     		ldr	r3, [r3, #4]
 16921 0018 FB60     		str	r3, [r7, #12]
 613:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 614:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 16922              		.loc 1 614 0
 16923 001a FB68     		ldr	r3, [r7, #12]
 16924 001c 23F0F003 		bic	r3, r3, #240
 16925 0020 FB60     		str	r3, [r7, #12]
 615:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 616:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 16926              		.loc 1 616 0
 16927 0022 FA68     		ldr	r2, [r7, #12]
 16928 0024 7B68     		ldr	r3, [r7, #4]
 16929 0026 42EA0303 		orr	r3, r2, r3
 16930 002a FB60     		str	r3, [r7, #12]
 617:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 618:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 16931              		.loc 1 618 0
 16932 002c 4FF48053 		mov	r3, #4096
 16933 0030 C4F20203 		movt	r3, 16386
 16934 0034 FA68     		ldr	r2, [r7, #12]
 16935 0036 5A60     		str	r2, [r3, #4]
 619:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16936              		.loc 1 619 0
 16937 0038 07F11407 		add	r7, r7, #20
 16938 003c BD46     		mov	sp, r7
 16939 003e 80BC     		pop	{r7}
 16940 0040 7047     		bx	lr
 16941              		.cfi_endproc
 16942              	.LFE38:
 16944 0042 00BF     		.section	.text.RCC_PCLK1Config,"ax",%progbits
 16945              		.align	2
 16946              		.global	RCC_PCLK1Config
 16947              		.thumb
 16948              		.thumb_func
 16950              	RCC_PCLK1Config:
 16951              	.LFB39:
 620:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 621:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 622:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 623:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 624:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 625:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 626:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 627:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 628:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 629:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 630:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 631:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 632:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 633:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 634:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 16952              		.loc 1 634 0
 16953              		.cfi_startproc
 16954              		@ args = 0, pretend = 0, frame = 16
 16955              		@ frame_needed = 1, uses_anonymous_args = 0
 16956              		@ link register save eliminated.
 16957 0000 80B4     		push	{r7}
 16958              	.LCFI28:
 16959              		.cfi_def_cfa_offset 4
 16960 0002 85B0     		sub	sp, sp, #20
 16961              	.LCFI29:
 16962              		.cfi_def_cfa_offset 24
 16963 0004 00AF     		add	r7, sp, #0
 16964              		.cfi_offset 7, -4
 16965              	.LCFI30:
 16966              		.cfi_def_cfa_register 7
 16967 0006 7860     		str	r0, [r7, #4]
 635:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 16968              		.loc 1 635 0
 16969 0008 4FF00003 		mov	r3, #0
 16970 000c FB60     		str	r3, [r7, #12]
 636:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 637:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 638:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 16971              		.loc 1 638 0
 16972 000e 4FF48053 		mov	r3, #4096
 16973 0012 C4F20203 		movt	r3, 16386
 16974 0016 5B68     		ldr	r3, [r3, #4]
 16975 0018 FB60     		str	r3, [r7, #12]
 639:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 640:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 16976              		.loc 1 640 0
 16977 001a FB68     		ldr	r3, [r7, #12]
 16978 001c 23F4E063 		bic	r3, r3, #1792
 16979 0020 FB60     		str	r3, [r7, #12]
 641:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 642:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 16980              		.loc 1 642 0
 16981 0022 FA68     		ldr	r2, [r7, #12]
 16982 0024 7B68     		ldr	r3, [r7, #4]
 16983 0026 42EA0303 		orr	r3, r2, r3
 16984 002a FB60     		str	r3, [r7, #12]
 643:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 644:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 16985              		.loc 1 644 0
 16986 002c 4FF48053 		mov	r3, #4096
 16987 0030 C4F20203 		movt	r3, 16386
 16988 0034 FA68     		ldr	r2, [r7, #12]
 16989 0036 5A60     		str	r2, [r3, #4]
 645:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 16990              		.loc 1 645 0
 16991 0038 07F11407 		add	r7, r7, #20
 16992 003c BD46     		mov	sp, r7
 16993 003e 80BC     		pop	{r7}
 16994 0040 7047     		bx	lr
 16995              		.cfi_endproc
 16996              	.LFE39:
 16998 0042 00BF     		.section	.text.RCC_PCLK2Config,"ax",%progbits
 16999              		.align	2
 17000              		.global	RCC_PCLK2Config
 17001              		.thumb
 17002              		.thumb_func
 17004              	RCC_PCLK2Config:
 17005              	.LFB40:
 646:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 647:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 648:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 649:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 650:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 651:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 652:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 653:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 654:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 655:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 656:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 657:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 658:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 659:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 660:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17006              		.loc 1 660 0
 17007              		.cfi_startproc
 17008              		@ args = 0, pretend = 0, frame = 16
 17009              		@ frame_needed = 1, uses_anonymous_args = 0
 17010              		@ link register save eliminated.
 17011 0000 80B4     		push	{r7}
 17012              	.LCFI31:
 17013              		.cfi_def_cfa_offset 4
 17014 0002 85B0     		sub	sp, sp, #20
 17015              	.LCFI32:
 17016              		.cfi_def_cfa_offset 24
 17017 0004 00AF     		add	r7, sp, #0
 17018              		.cfi_offset 7, -4
 17019              	.LCFI33:
 17020              		.cfi_def_cfa_register 7
 17021 0006 7860     		str	r0, [r7, #4]
 661:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 17022              		.loc 1 661 0
 17023 0008 4FF00003 		mov	r3, #0
 17024 000c FB60     		str	r3, [r7, #12]
 662:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 663:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 664:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 17025              		.loc 1 664 0
 17026 000e 4FF48053 		mov	r3, #4096
 17027 0012 C4F20203 		movt	r3, 16386
 17028 0016 5B68     		ldr	r3, [r3, #4]
 17029 0018 FB60     		str	r3, [r7, #12]
 665:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 666:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 17030              		.loc 1 666 0
 17031 001a FB68     		ldr	r3, [r7, #12]
 17032 001c 23F46053 		bic	r3, r3, #14336
 17033 0020 FB60     		str	r3, [r7, #12]
 667:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 668:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 17034              		.loc 1 668 0
 17035 0022 7B68     		ldr	r3, [r7, #4]
 17036 0024 4FEAC303 		lsl	r3, r3, #3
 17037 0028 FA68     		ldr	r2, [r7, #12]
 17038 002a 42EA0303 		orr	r3, r2, r3
 17039 002e FB60     		str	r3, [r7, #12]
 669:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 670:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 17040              		.loc 1 670 0
 17041 0030 4FF48053 		mov	r3, #4096
 17042 0034 C4F20203 		movt	r3, 16386
 17043 0038 FA68     		ldr	r2, [r7, #12]
 17044 003a 5A60     		str	r2, [r3, #4]
 671:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17045              		.loc 1 671 0
 17046 003c 07F11407 		add	r7, r7, #20
 17047 0040 BD46     		mov	sp, r7
 17048 0042 80BC     		pop	{r7}
 17049 0044 7047     		bx	lr
 17050              		.cfi_endproc
 17051              	.LFE40:
 17053 0046 00BF     		.section	.text.RCC_ITConfig,"ax",%progbits
 17054              		.align	2
 17055              		.global	RCC_ITConfig
 17056              		.thumb
 17057              		.thumb_func
 17059              	RCC_ITConfig:
 17060              	.LFB41:
 672:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 673:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 674:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 675:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 676:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
 677:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 678:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   of the following values        
 679:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 680:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 681:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 682:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 683:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 684:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 685:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 686:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
 687:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 688:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   following values        
 689:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 690:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 691:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 692:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 693:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 694:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *       
 695:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 696:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 697:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 698:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 699:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 700:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17061              		.loc 1 700 0
 17062              		.cfi_startproc
 17063              		@ args = 0, pretend = 0, frame = 8
 17064              		@ frame_needed = 1, uses_anonymous_args = 0
 17065              		@ link register save eliminated.
 17066 0000 80B4     		push	{r7}
 17067              	.LCFI34:
 17068              		.cfi_def_cfa_offset 4
 17069 0002 83B0     		sub	sp, sp, #12
 17070              	.LCFI35:
 17071              		.cfi_def_cfa_offset 16
 17072 0004 00AF     		add	r7, sp, #0
 17073              		.cfi_offset 7, -4
 17074              	.LCFI36:
 17075              		.cfi_def_cfa_register 7
 17076 0006 0246     		mov	r2, r0
 17077 0008 0B46     		mov	r3, r1
 17078 000a FA71     		strb	r2, [r7, #7]
 17079 000c BB71     		strb	r3, [r7, #6]
 701:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 702:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 703:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 704:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 17080              		.loc 1 704 0
 17081 000e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 17082 0010 002B     		cmp	r3, #0
 17083 0012 0FD0     		beq	.L22
 705:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 706:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 707:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 17084              		.loc 1 707 0
 17085 0014 41F20903 		movw	r3, #4105
 17086 0018 C4F20203 		movt	r3, 16386
 17087 001c 41F20902 		movw	r2, #4105
 17088 0020 C4F20202 		movt	r2, 16386
 17089 0024 1278     		ldrb	r2, [r2, #0]
 17090 0026 D1B2     		uxtb	r1, r2
 17091 0028 FA79     		ldrb	r2, [r7, #7]
 17092 002a 41EA0202 		orr	r2, r1, r2
 17093 002e D2B2     		uxtb	r2, r2
 17094 0030 1A70     		strb	r2, [r3, #0]
 17095 0032 11E0     		b	.L21
 17096              	.L22:
 708:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
 709:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
 710:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 711:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 712:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 17097              		.loc 1 712 0
 17098 0034 41F20903 		movw	r3, #4105
 17099 0038 C4F20203 		movt	r3, 16386
 17100 003c 41F20902 		movw	r2, #4105
 17101 0040 C4F20202 		movt	r2, 16386
 17102 0044 1278     		ldrb	r2, [r2, #0]
 17103 0046 D1B2     		uxtb	r1, r2
 17104 0048 FA79     		ldrb	r2, [r7, #7]
 17105 004a 6FEA0202 		mvn	r2, r2
 17106 004e D2B2     		uxtb	r2, r2
 17107 0050 01EA0202 		and	r2, r1, r2
 17108 0054 D2B2     		uxtb	r2, r2
 17109 0056 1A70     		strb	r2, [r3, #0]
 17110              	.L21:
 713:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
 714:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17111              		.loc 1 714 0
 17112 0058 07F10C07 		add	r7, r7, #12
 17113 005c BD46     		mov	sp, r7
 17114 005e 80BC     		pop	{r7}
 17115 0060 7047     		bx	lr
 17116              		.cfi_endproc
 17117              	.LFE41:
 17119 0062 00BF     		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 17120              		.align	2
 17121              		.global	RCC_USBCLKConfig
 17122              		.thumb
 17123              		.thumb_func
 17125              	RCC_USBCLKConfig:
 17126              	.LFB42:
 715:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 716:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 717:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 718:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 719:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 720:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 721:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 722:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 723:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *                                     clock source
 724:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 725:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 726:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 727:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 728:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17127              		.loc 1 728 0
 17128              		.cfi_startproc
 17129              		@ args = 0, pretend = 0, frame = 8
 17130              		@ frame_needed = 1, uses_anonymous_args = 0
 17131              		@ link register save eliminated.
 17132 0000 80B4     		push	{r7}
 17133              	.LCFI37:
 17134              		.cfi_def_cfa_offset 4
 17135 0002 83B0     		sub	sp, sp, #12
 17136              	.LCFI38:
 17137              		.cfi_def_cfa_offset 16
 17138 0004 00AF     		add	r7, sp, #0
 17139              		.cfi_offset 7, -4
 17140              	.LCFI39:
 17141              		.cfi_def_cfa_register 7
 17142 0006 7860     		str	r0, [r7, #4]
 729:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 730:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 731:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 732:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 17143              		.loc 1 732 0
 17144 0008 4FF0D803 		mov	r3, #216
 17145 000c C4F24223 		movt	r3, 16962
 17146 0010 7A68     		ldr	r2, [r7, #4]
 17147 0012 1A60     		str	r2, [r3, #0]
 733:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17148              		.loc 1 733 0
 17149 0014 07F10C07 		add	r7, r7, #12
 17150 0018 BD46     		mov	sp, r7
 17151 001a 80BC     		pop	{r7}
 17152 001c 7047     		bx	lr
 17153              		.cfi_endproc
 17154              	.LFE42:
 17156 001e 00BF     		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 17157              		.align	2
 17158              		.global	RCC_ADCCLKConfig
 17159              		.thumb
 17160              		.thumb_func
 17162              	RCC_ADCCLKConfig:
 17163              	.LFB43:
 734:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #else
 735:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 736:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 737:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 738:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 739:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 740:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 741:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 742:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 744:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 745:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 746:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 747:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 748:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 749:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 750:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 751:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 752:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 753:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 754:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 755:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 756:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 757:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 758:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 759:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 760:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 761:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 762:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 763:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 764:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 765:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 766:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17164              		.loc 1 766 0
 17165              		.cfi_startproc
 17166              		@ args = 0, pretend = 0, frame = 16
 17167              		@ frame_needed = 1, uses_anonymous_args = 0
 17168              		@ link register save eliminated.
 17169 0000 80B4     		push	{r7}
 17170              	.LCFI40:
 17171              		.cfi_def_cfa_offset 4
 17172 0002 85B0     		sub	sp, sp, #20
 17173              	.LCFI41:
 17174              		.cfi_def_cfa_offset 24
 17175 0004 00AF     		add	r7, sp, #0
 17176              		.cfi_offset 7, -4
 17177              	.LCFI42:
 17178              		.cfi_def_cfa_register 7
 17179 0006 7860     		str	r0, [r7, #4]
 767:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 17180              		.loc 1 767 0
 17181 0008 4FF00003 		mov	r3, #0
 17182 000c FB60     		str	r3, [r7, #12]
 768:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 769:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 770:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 17183              		.loc 1 770 0
 17184 000e 4FF48053 		mov	r3, #4096
 17185 0012 C4F20203 		movt	r3, 16386
 17186 0016 5B68     		ldr	r3, [r3, #4]
 17187 0018 FB60     		str	r3, [r7, #12]
 771:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 772:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 17188              		.loc 1 772 0
 17189 001a FB68     		ldr	r3, [r7, #12]
 17190 001c 23F44043 		bic	r3, r3, #49152
 17191 0020 FB60     		str	r3, [r7, #12]
 773:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 774:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 17192              		.loc 1 774 0
 17193 0022 FA68     		ldr	r2, [r7, #12]
 17194 0024 7B68     		ldr	r3, [r7, #4]
 17195 0026 42EA0303 		orr	r3, r2, r3
 17196 002a FB60     		str	r3, [r7, #12]
 775:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Store the new value */
 776:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 17197              		.loc 1 776 0
 17198 002c 4FF48053 		mov	r3, #4096
 17199 0030 C4F20203 		movt	r3, 16386
 17200 0034 FA68     		ldr	r2, [r7, #12]
 17201 0036 5A60     		str	r2, [r3, #4]
 777:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17202              		.loc 1 777 0
 17203 0038 07F11407 		add	r7, r7, #20
 17204 003c BD46     		mov	sp, r7
 17205 003e 80BC     		pop	{r7}
 17206 0040 7047     		bx	lr
 17207              		.cfi_endproc
 17208              	.LFE43:
 17210 0042 00BF     		.section	.text.RCC_LSEConfig,"ax",%progbits
 17211              		.align	2
 17212              		.global	RCC_LSEConfig
 17213              		.thumb
 17214              		.thumb_func
 17216              	RCC_LSEConfig:
 17217              	.LFB44:
 778:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 779:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 780:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 781:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 782:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note
 783:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 784:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 785:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 786:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 787:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 788:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 789:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 790:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 791:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 792:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 793:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 794:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 795:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 796:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 797:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 798:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 799:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 800:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 801:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note
 802:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 803:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 804:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 805:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 806:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 807:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 808:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 809:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 810:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 811:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 812:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 813:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 814:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 815:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 816:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 817:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 818:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 819:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 820:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 821:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 822:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 823:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 824:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 825:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 826:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 827:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 828:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 829:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17218              		.loc 1 829 0
 17219              		.cfi_startproc
 17220              		@ args = 0, pretend = 0, frame = 8
 17221              		@ frame_needed = 1, uses_anonymous_args = 0
 17222              		@ link register save eliminated.
 17223 0000 80B4     		push	{r7}
 17224              	.LCFI43:
 17225              		.cfi_def_cfa_offset 4
 17226 0002 83B0     		sub	sp, sp, #12
 17227              	.LCFI44:
 17228              		.cfi_def_cfa_offset 16
 17229 0004 00AF     		add	r7, sp, #0
 17230              		.cfi_offset 7, -4
 17231              	.LCFI45:
 17232              		.cfi_def_cfa_register 7
 17233 0006 0346     		mov	r3, r0
 17234 0008 FB71     		strb	r3, [r7, #7]
 830:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 831:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 832:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 833:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 834:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 17235              		.loc 1 834 0
 17236 000a 4FF48153 		mov	r3, #4128
 17237 000e C4F20203 		movt	r3, 16386
 17238 0012 4FF00002 		mov	r2, #0
 17239 0016 1A70     		strb	r2, [r3, #0]
 835:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 836:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 17240              		.loc 1 836 0
 17241 0018 4FF48153 		mov	r3, #4128
 17242 001c C4F20203 		movt	r3, 16386
 17243 0020 4FF00002 		mov	r2, #0
 17244 0024 1A70     		strb	r2, [r3, #0]
 837:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 838:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 17245              		.loc 1 838 0
 17246 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 17247 0028 012B     		cmp	r3, #1
 17248 002a 02D0     		beq	.L28
 17249 002c 042B     		cmp	r3, #4
 17250 002e 08D0     		beq	.L29
 839:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 840:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 841:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 842:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 843:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 844:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 845:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 846:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 847:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 848:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;            
 849:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 850:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     default:
 851:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;      
 17251              		.loc 1 851 0
 17252 0030 0FE0     		b	.L26
 17253              	.L28:
 842:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 17254              		.loc 1 842 0
 17255 0032 4FF48153 		mov	r3, #4128
 17256 0036 C4F20203 		movt	r3, 16386
 17257 003a 4FF00102 		mov	r2, #1
 17258 003e 1A70     		strb	r2, [r3, #0]
 843:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 17259              		.loc 1 843 0
 17260 0040 07E0     		b	.L26
 17261              	.L29:
 847:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 17262              		.loc 1 847 0
 17263 0042 4FF48153 		mov	r3, #4128
 17264 0046 C4F20203 		movt	r3, 16386
 17265 004a 4FF00502 		mov	r2, #5
 17266 004e 1A70     		strb	r2, [r3, #0]
 848:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;            
 17267              		.loc 1 848 0
 17268 0050 00BF     		nop
 17269              	.L26:
 852:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
 853:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17270              		.loc 1 853 0
 17271 0052 07F10C07 		add	r7, r7, #12
 17272 0056 BD46     		mov	sp, r7
 17273 0058 80BC     		pop	{r7}
 17274 005a 7047     		bx	lr
 17275              		.cfi_endproc
 17276              	.LFE44:
 17278              		.section	.text.RCC_LSICmd,"ax",%progbits
 17279              		.align	2
 17280              		.global	RCC_LSICmd
 17281              		.thumb
 17282              		.thumb_func
 17284              	RCC_LSICmd:
 17285              	.LFB45:
 854:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 855:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 856:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 857:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 858:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 859:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 860:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 861:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 862:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17286              		.loc 1 862 0
 17287              		.cfi_startproc
 17288              		@ args = 0, pretend = 0, frame = 8
 17289              		@ frame_needed = 1, uses_anonymous_args = 0
 17290              		@ link register save eliminated.
 17291 0000 80B4     		push	{r7}
 17292              	.LCFI46:
 17293              		.cfi_def_cfa_offset 4
 17294 0002 83B0     		sub	sp, sp, #12
 17295              	.LCFI47:
 17296              		.cfi_def_cfa_offset 16
 17297 0004 00AF     		add	r7, sp, #0
 17298              		.cfi_offset 7, -4
 17299              	.LCFI48:
 17300              		.cfi_def_cfa_register 7
 17301 0006 0346     		mov	r3, r0
 17302 0008 FB71     		strb	r3, [r7, #7]
 863:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 864:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 865:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 17303              		.loc 1 865 0
 17304 000a 4FF49063 		mov	r3, #1152
 17305 000e C4F24223 		movt	r3, 16962
 17306 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 17307 0014 1A60     		str	r2, [r3, #0]
 866:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17308              		.loc 1 866 0
 17309 0016 07F10C07 		add	r7, r7, #12
 17310 001a BD46     		mov	sp, r7
 17311 001c 80BC     		pop	{r7}
 17312 001e 7047     		bx	lr
 17313              		.cfi_endproc
 17314              	.LFE45:
 17316              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 17317              		.align	2
 17318              		.global	RCC_RTCCLKConfig
 17319              		.thumb
 17320              		.thumb_func
 17322              	RCC_RTCCLKConfig:
 17323              	.LFB46:
 867:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 868:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 869:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 870:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it cant be changed unless the Backup domain is reset.
 871:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 872:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 873:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 874:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 875:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 876:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 877:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 878:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 879:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17324              		.loc 1 879 0
 17325              		.cfi_startproc
 17326              		@ args = 0, pretend = 0, frame = 8
 17327              		@ frame_needed = 1, uses_anonymous_args = 0
 17328              		@ link register save eliminated.
 17329 0000 80B4     		push	{r7}
 17330              	.LCFI49:
 17331              		.cfi_def_cfa_offset 4
 17332 0002 83B0     		sub	sp, sp, #12
 17333              	.LCFI50:
 17334              		.cfi_def_cfa_offset 16
 17335 0004 00AF     		add	r7, sp, #0
 17336              		.cfi_offset 7, -4
 17337              	.LCFI51:
 17338              		.cfi_def_cfa_register 7
 17339 0006 7860     		str	r0, [r7, #4]
 880:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 881:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 882:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 883:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 17340              		.loc 1 883 0
 17341 0008 4FF48053 		mov	r3, #4096
 17342 000c C4F20203 		movt	r3, 16386
 17343 0010 4FF48052 		mov	r2, #4096
 17344 0014 C4F20202 		movt	r2, 16386
 17345 0018 126A     		ldr	r2, [r2, #32]
 17346 001a 1146     		mov	r1, r2
 17347 001c 7A68     		ldr	r2, [r7, #4]
 17348 001e 41EA0202 		orr	r2, r1, r2
 17349 0022 1A62     		str	r2, [r3, #32]
 884:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17350              		.loc 1 884 0
 17351 0024 07F10C07 		add	r7, r7, #12
 17352 0028 BD46     		mov	sp, r7
 17353 002a 80BC     		pop	{r7}
 17354 002c 7047     		bx	lr
 17355              		.cfi_endproc
 17356              	.LFE46:
 17358 002e 00BF     		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 17359              		.align	2
 17360              		.global	RCC_RTCCLKCmd
 17361              		.thumb
 17362              		.thumb_func
 17364              	RCC_RTCCLKCmd:
 17365              	.LFB47:
 885:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 886:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 887:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 888:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 889:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 890:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 891:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 892:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 893:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17366              		.loc 1 893 0
 17367              		.cfi_startproc
 17368              		@ args = 0, pretend = 0, frame = 8
 17369              		@ frame_needed = 1, uses_anonymous_args = 0
 17370              		@ link register save eliminated.
 17371 0000 80B4     		push	{r7}
 17372              	.LCFI52:
 17373              		.cfi_def_cfa_offset 4
 17374 0002 83B0     		sub	sp, sp, #12
 17375              	.LCFI53:
 17376              		.cfi_def_cfa_offset 16
 17377 0004 00AF     		add	r7, sp, #0
 17378              		.cfi_offset 7, -4
 17379              	.LCFI54:
 17380              		.cfi_def_cfa_register 7
 17381 0006 0346     		mov	r3, r0
 17382 0008 FB71     		strb	r3, [r7, #7]
 894:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
 895:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 896:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 17383              		.loc 1 896 0
 17384 000a 40F23C43 		movw	r3, #1084
 17385 000e C4F24223 		movt	r3, 16962
 17386 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 17387 0014 1A60     		str	r2, [r3, #0]
 897:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17388              		.loc 1 897 0
 17389 0016 07F10C07 		add	r7, r7, #12
 17390 001a BD46     		mov	sp, r7
 17391 001c 80BC     		pop	{r7}
 17392 001e 7047     		bx	lr
 17393              		.cfi_endproc
 17394              	.LFE47:
 17396              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 17397              		.align	2
 17398              		.global	RCC_GetClocksFreq
 17399              		.thumb
 17400              		.thumb_func
 17402              	RCC_GetClocksFreq:
 17403              	.LFB48:
 898:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 899:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
 900:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 901:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 902:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 903:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 904:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 905:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
 906:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
 907:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 908:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17404              		.loc 1 908 0
 17405              		.cfi_startproc
 17406              		@ args = 0, pretend = 0, frame = 24
 17407              		@ frame_needed = 1, uses_anonymous_args = 0
 17408              		@ link register save eliminated.
 17409 0000 80B4     		push	{r7}
 17410              	.LCFI55:
 17411              		.cfi_def_cfa_offset 4
 17412 0002 87B0     		sub	sp, sp, #28
 17413              	.LCFI56:
 17414              		.cfi_def_cfa_offset 32
 17415 0004 00AF     		add	r7, sp, #0
 17416              		.cfi_offset 7, -4
 17417              	.LCFI57:
 17418              		.cfi_def_cfa_register 7
 17419 0006 7860     		str	r0, [r7, #4]
 909:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 17420              		.loc 1 909 0
 17421 0008 4FF00003 		mov	r3, #0
 17422 000c 7B61     		str	r3, [r7, #20]
 17423 000e 4FF00003 		mov	r3, #0
 17424 0012 3B61     		str	r3, [r7, #16]
 17425 0014 4FF00003 		mov	r3, #0
 17426 0018 FB60     		str	r3, [r7, #12]
 17427 001a 4FF00003 		mov	r3, #0
 17428 001e BB60     		str	r3, [r7, #8]
 910:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 911:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 912:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 913:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 914:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 915:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 916:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 917:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif
 918:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     
 919:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 920:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 17429              		.loc 1 920 0
 17430 0020 4FF48053 		mov	r3, #4096
 17431 0024 C4F20203 		movt	r3, 16386
 17432 0028 5B68     		ldr	r3, [r3, #4]
 17433 002a 03F00C03 		and	r3, r3, #12
 17434 002e 7B61     		str	r3, [r7, #20]
 921:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   
 922:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   switch (tmp)
 17435              		.loc 1 922 0
 17436 0030 7B69     		ldr	r3, [r7, #20]
 17437 0032 042B     		cmp	r3, #4
 17438 0034 0AD0     		beq	.L37
 17439 0036 082B     		cmp	r3, #8
 17440 0038 0FD0     		beq	.L38
 17441 003a 002B     		cmp	r3, #0
 17442 003c 4DD1     		bne	.L43
 17443              	.L36:
 923:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
 924:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 925:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 17444              		.loc 1 925 0
 17445 003e 7A68     		ldr	r2, [r7, #4]
 17446 0040 4FF49053 		mov	r3, #4608
 17447 0044 C0F27A03 		movt	r3, 122
 17448 0048 1360     		str	r3, [r2, #0]
 926:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 17449              		.loc 1 926 0
 17450 004a 4DE0     		b	.L39
 17451              	.L37:
 927:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 928:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 17452              		.loc 1 928 0
 17453 004c 7A68     		ldr	r2, [r7, #4]
 17454 004e 4FF49053 		mov	r3, #4608
 17455 0052 C0F27A03 		movt	r3, 122
 17456 0056 1360     		str	r3, [r2, #0]
 929:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 17457              		.loc 1 929 0
 17458 0058 46E0     		b	.L39
 17459              	.L38:
 930:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 931:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
 932:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 933:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 17460              		.loc 1 933 0
 17461 005a 4FF48053 		mov	r3, #4096
 17462 005e C4F20203 		movt	r3, 16386
 17463 0062 5B68     		ldr	r3, [r3, #4]
 17464 0064 03F47013 		and	r3, r3, #3932160
 17465 0068 3B61     		str	r3, [r7, #16]
 934:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 17466              		.loc 1 934 0
 17467 006a 4FF48053 		mov	r3, #4096
 17468 006e C4F20203 		movt	r3, 16386
 17469 0072 5B68     		ldr	r3, [r3, #4]
 17470 0074 03F48033 		and	r3, r3, #65536
 17471 0078 FB60     		str	r3, [r7, #12]
 935:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 936:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 937:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 17472              		.loc 1 937 0
 17473 007a 3B69     		ldr	r3, [r7, #16]
 17474 007c 4FEA9343 		lsr	r3, r3, #18
 17475 0080 03F10203 		add	r3, r3, #2
 17476 0084 3B61     		str	r3, [r7, #16]
 938:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 939:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 17477              		.loc 1 939 0
 17478 0086 FB68     		ldr	r3, [r7, #12]
 17479 0088 002B     		cmp	r3, #0
 17480 008a 09D1     		bne	.L40
 940:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 941:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 17481              		.loc 1 941 0
 17482 008c 3A69     		ldr	r2, [r7, #16]
 17483 008e 4FF41063 		mov	r3, #2304
 17484 0092 C0F23D03 		movt	r3, 61
 17485 0096 03FB02F2 		mul	r2, r3, r2
 17486 009a 7B68     		ldr	r3, [r7, #4]
 17487 009c 1A60     		str	r2, [r3, #0]
 942:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       }
 943:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       else
 944:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       {
 945:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 946:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 947:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 948:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 949:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #else
 950:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 951:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 952:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 953:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 954:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         }
 955:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         else
 956:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         {
 957:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 958:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         }
 959:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****  #endif
 960:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       }
 961:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #else
 962:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 963:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       
 964:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 965:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       {
 966:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****          pllmull += 2;
 967:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       }
 968:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       else
 969:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 970:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 971:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       }
 972:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****             
 973:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 974:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 975:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 976:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       }
 977:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       else
 978:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 979:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         
 980:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 981:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 982:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 983:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         
 984:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 985:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 986:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 987:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         }
 988:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         else
 989:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 990:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           
 991:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 992:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 993:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 994:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 995:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         }
 996:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       }
 997:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 998:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 17488              		.loc 1 998 0
 17489 009e 23E0     		b	.L39
 17490              	.L40:
 951:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 17491              		.loc 1 951 0
 17492 00a0 4FF48053 		mov	r3, #4096
 17493 00a4 C4F20203 		movt	r3, 16386
 17494 00a8 5B68     		ldr	r3, [r3, #4]
 17495 00aa 03F40033 		and	r3, r3, #131072
 17496 00ae 002B     		cmp	r3, #0
 17497 00b0 09D0     		beq	.L42
 953:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 17498              		.loc 1 953 0
 17499 00b2 3A69     		ldr	r2, [r7, #16]
 17500 00b4 4FF41063 		mov	r3, #2304
 17501 00b8 C0F23D03 		movt	r3, 61
 17502 00bc 03FB02F2 		mul	r2, r3, r2
 17503 00c0 7B68     		ldr	r3, [r7, #4]
 17504 00c2 1A60     		str	r2, [r3, #0]
 17505              		.loc 1 998 0
 17506 00c4 10E0     		b	.L39
 17507              	.L42:
 957:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 17508              		.loc 1 957 0
 17509 00c6 3A69     		ldr	r2, [r7, #16]
 17510 00c8 4FF49053 		mov	r3, #4608
 17511 00cc C0F27A03 		movt	r3, 122
 17512 00d0 03FB02F2 		mul	r2, r3, r2
 17513 00d4 7B68     		ldr	r3, [r7, #4]
 17514 00d6 1A60     		str	r2, [r3, #0]
 17515              		.loc 1 998 0
 17516 00d8 06E0     		b	.L39
 17517              	.L43:
 999:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1000:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     default:
1001:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 17518              		.loc 1 1001 0
 17519 00da 7A68     		ldr	r2, [r7, #4]
 17520 00dc 4FF49053 		mov	r3, #4608
 17521 00e0 C0F27A03 		movt	r3, 122
 17522 00e4 1360     		str	r3, [r2, #0]
1002:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****       break;
 17523              		.loc 1 1002 0
 17524 00e6 00BF     		nop
 17525              	.L39:
1003:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1004:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1005:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1006:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1007:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 17526              		.loc 1 1007 0
 17527 00e8 4FF48053 		mov	r3, #4096
 17528 00ec C4F20203 		movt	r3, 16386
 17529 00f0 5B68     		ldr	r3, [r3, #4]
 17530 00f2 03F0F003 		and	r3, r3, #240
 17531 00f6 7B61     		str	r3, [r7, #20]
1008:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 17532              		.loc 1 1008 0
 17533 00f8 7B69     		ldr	r3, [r7, #20]
 17534 00fa 4FEA1313 		lsr	r3, r3, #4
 17535 00fe 7B61     		str	r3, [r7, #20]
1009:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 17536              		.loc 1 1009 0
 17537 0100 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 17538 0104 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 17539 0108 7A69     		ldr	r2, [r7, #20]
 17540 010a 9B18     		adds	r3, r3, r2
 17541 010c 1B78     		ldrb	r3, [r3, #0]
 17542 010e DBB2     		uxtb	r3, r3
 17543 0110 BB60     		str	r3, [r7, #8]
1010:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1011:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 17544              		.loc 1 1011 0
 17545 0112 7B68     		ldr	r3, [r7, #4]
 17546 0114 1A68     		ldr	r2, [r3, #0]
 17547 0116 BB68     		ldr	r3, [r7, #8]
 17548 0118 22FA03F2 		lsr	r2, r2, r3
 17549 011c 7B68     		ldr	r3, [r7, #4]
 17550 011e 5A60     		str	r2, [r3, #4]
1012:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1013:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 17551              		.loc 1 1013 0
 17552 0120 4FF48053 		mov	r3, #4096
 17553 0124 C4F20203 		movt	r3, 16386
 17554 0128 5B68     		ldr	r3, [r3, #4]
 17555 012a 03F4E063 		and	r3, r3, #1792
 17556 012e 7B61     		str	r3, [r7, #20]
1014:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 17557              		.loc 1 1014 0
 17558 0130 7B69     		ldr	r3, [r7, #20]
 17559 0132 4FEA1323 		lsr	r3, r3, #8
 17560 0136 7B61     		str	r3, [r7, #20]
1015:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 17561              		.loc 1 1015 0
 17562 0138 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 17563 013c C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 17564 0140 7A69     		ldr	r2, [r7, #20]
 17565 0142 9B18     		adds	r3, r3, r2
 17566 0144 1B78     		ldrb	r3, [r3, #0]
 17567 0146 DBB2     		uxtb	r3, r3
 17568 0148 BB60     		str	r3, [r7, #8]
1016:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1017:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 17569              		.loc 1 1017 0
 17570 014a 7B68     		ldr	r3, [r7, #4]
 17571 014c 5A68     		ldr	r2, [r3, #4]
 17572 014e BB68     		ldr	r3, [r7, #8]
 17573 0150 22FA03F2 		lsr	r2, r2, r3
 17574 0154 7B68     		ldr	r3, [r7, #4]
 17575 0156 9A60     		str	r2, [r3, #8]
1018:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1019:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 17576              		.loc 1 1019 0
 17577 0158 4FF48053 		mov	r3, #4096
 17578 015c C4F20203 		movt	r3, 16386
 17579 0160 5B68     		ldr	r3, [r3, #4]
 17580 0162 03F46053 		and	r3, r3, #14336
 17581 0166 7B61     		str	r3, [r7, #20]
1020:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 17582              		.loc 1 1020 0
 17583 0168 7B69     		ldr	r3, [r7, #20]
 17584 016a 4FEAD323 		lsr	r3, r3, #11
 17585 016e 7B61     		str	r3, [r7, #20]
1021:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 17586              		.loc 1 1021 0
 17587 0170 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 17588 0174 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 17589 0178 7A69     		ldr	r2, [r7, #20]
 17590 017a 9B18     		adds	r3, r3, r2
 17591 017c 1B78     		ldrb	r3, [r3, #0]
 17592 017e DBB2     		uxtb	r3, r3
 17593 0180 BB60     		str	r3, [r7, #8]
1022:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1023:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 17594              		.loc 1 1023 0
 17595 0182 7B68     		ldr	r3, [r7, #4]
 17596 0184 5A68     		ldr	r2, [r3, #4]
 17597 0186 BB68     		ldr	r3, [r7, #8]
 17598 0188 22FA03F2 		lsr	r2, r2, r3
 17599 018c 7B68     		ldr	r3, [r7, #4]
 17600 018e DA60     		str	r2, [r3, #12]
1024:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1025:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 17601              		.loc 1 1025 0
 17602 0190 4FF48053 		mov	r3, #4096
 17603 0194 C4F20203 		movt	r3, 16386
 17604 0198 5B68     		ldr	r3, [r3, #4]
 17605 019a 03F44043 		and	r3, r3, #49152
 17606 019e 7B61     		str	r3, [r7, #20]
1026:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 17607              		.loc 1 1026 0
 17608 01a0 7B69     		ldr	r3, [r7, #20]
 17609 01a2 4FEA9333 		lsr	r3, r3, #14
 17610 01a6 7B61     		str	r3, [r7, #20]
1027:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 17611              		.loc 1 1027 0
 17612 01a8 40F20003 		movw	r3, #:lower16:ADCPrescTable
 17613 01ac C0F20003 		movt	r3, #:upper16:ADCPrescTable
 17614 01b0 7A69     		ldr	r2, [r7, #20]
 17615 01b2 9B18     		adds	r3, r3, r2
 17616 01b4 1B78     		ldrb	r3, [r3, #0]
 17617 01b6 DBB2     		uxtb	r3, r3
 17618 01b8 BB60     		str	r3, [r7, #8]
1028:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1029:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 17619              		.loc 1 1029 0
 17620 01ba 7B68     		ldr	r3, [r7, #4]
 17621 01bc DA68     		ldr	r2, [r3, #12]
 17622 01be BB68     		ldr	r3, [r7, #8]
 17623 01c0 B2FBF3F2 		udiv	r2, r2, r3
 17624 01c4 7B68     		ldr	r3, [r7, #4]
 17625 01c6 1A61     		str	r2, [r3, #16]
1030:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17626              		.loc 1 1030 0
 17627 01c8 07F11C07 		add	r7, r7, #28
 17628 01cc BD46     		mov	sp, r7
 17629 01ce 80BC     		pop	{r7}
 17630 01d0 7047     		bx	lr
 17631              		.cfi_endproc
 17632              	.LFE48:
 17634 01d2 00BF     		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 17635              		.align	2
 17636              		.global	RCC_AHBPeriphClockCmd
 17637              		.thumb
 17638              		.thumb_func
 17640              	RCC_AHBPeriphClockCmd:
 17641              	.LFB49:
1031:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1032:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1033:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1034:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1035:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1036:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1037:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   of the following values:        
1038:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1039:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1040:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1041:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1042:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1043:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1044:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1045:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1046:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1047:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
1048:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1049:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   following values:        
1050:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1051:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1052:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1053:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1054:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1055:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1056:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1057:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1058:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1059:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1060:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1061:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1062:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1063:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1064:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17642              		.loc 1 1064 0
 17643              		.cfi_startproc
 17644              		@ args = 0, pretend = 0, frame = 8
 17645              		@ frame_needed = 1, uses_anonymous_args = 0
 17646              		@ link register save eliminated.
 17647 0000 80B4     		push	{r7}
 17648              	.LCFI58:
 17649              		.cfi_def_cfa_offset 4
 17650 0002 83B0     		sub	sp, sp, #12
 17651              	.LCFI59:
 17652              		.cfi_def_cfa_offset 16
 17653 0004 00AF     		add	r7, sp, #0
 17654              		.cfi_offset 7, -4
 17655              	.LCFI60:
 17656              		.cfi_def_cfa_register 7
 17657 0006 7860     		str	r0, [r7, #4]
 17658 0008 0B46     		mov	r3, r1
 17659 000a FB70     		strb	r3, [r7, #3]
1065:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1066:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1067:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1068:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1069:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 17660              		.loc 1 1069 0
 17661 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17662 000e 002B     		cmp	r3, #0
 17663 0010 0ED0     		beq	.L45
1070:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1071:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 17664              		.loc 1 1071 0
 17665 0012 4FF48053 		mov	r3, #4096
 17666 0016 C4F20203 		movt	r3, 16386
 17667 001a 4FF48052 		mov	r2, #4096
 17668 001e C4F20202 		movt	r2, 16386
 17669 0022 5269     		ldr	r2, [r2, #20]
 17670 0024 1146     		mov	r1, r2
 17671 0026 7A68     		ldr	r2, [r7, #4]
 17672 0028 41EA0202 		orr	r2, r1, r2
 17673 002c 5A61     		str	r2, [r3, #20]
 17674 002e 0FE0     		b	.L44
 17675              	.L45:
1072:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1073:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1074:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1075:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 17676              		.loc 1 1075 0
 17677 0030 4FF48053 		mov	r3, #4096
 17678 0034 C4F20203 		movt	r3, 16386
 17679 0038 4FF48052 		mov	r2, #4096
 17680 003c C4F20202 		movt	r2, 16386
 17681 0040 5269     		ldr	r2, [r2, #20]
 17682 0042 1146     		mov	r1, r2
 17683 0044 7A68     		ldr	r2, [r7, #4]
 17684 0046 6FEA0202 		mvn	r2, r2
 17685 004a 01EA0202 		and	r2, r1, r2
 17686 004e 5A61     		str	r2, [r3, #20]
 17687              	.L44:
1076:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1077:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17688              		.loc 1 1077 0
 17689 0050 07F10C07 		add	r7, r7, #12
 17690 0054 BD46     		mov	sp, r7
 17691 0056 80BC     		pop	{r7}
 17692 0058 7047     		bx	lr
 17693              		.cfi_endproc
 17694              	.LFE49:
 17696 005a 00BF     		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 17697              		.align	2
 17698              		.global	RCC_APB2PeriphClockCmd
 17699              		.thumb
 17700              		.thumb_func
 17702              	RCC_APB2PeriphClockCmd:
 17703              	.LFB50:
1078:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1079:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1080:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1081:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1082:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1083:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1084:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1085:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1086:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1087:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1088:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1089:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1090:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1091:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1092:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1093:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1094:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1095:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17704              		.loc 1 1095 0
 17705              		.cfi_startproc
 17706              		@ args = 0, pretend = 0, frame = 8
 17707              		@ frame_needed = 1, uses_anonymous_args = 0
 17708              		@ link register save eliminated.
 17709 0000 80B4     		push	{r7}
 17710              	.LCFI61:
 17711              		.cfi_def_cfa_offset 4
 17712 0002 83B0     		sub	sp, sp, #12
 17713              	.LCFI62:
 17714              		.cfi_def_cfa_offset 16
 17715 0004 00AF     		add	r7, sp, #0
 17716              		.cfi_offset 7, -4
 17717              	.LCFI63:
 17718              		.cfi_def_cfa_register 7
 17719 0006 7860     		str	r0, [r7, #4]
 17720 0008 0B46     		mov	r3, r1
 17721 000a FB70     		strb	r3, [r7, #3]
1096:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1097:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1098:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1099:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 17722              		.loc 1 1099 0
 17723 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17724 000e 002B     		cmp	r3, #0
 17725 0010 0ED0     		beq	.L48
1100:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1101:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 17726              		.loc 1 1101 0
 17727 0012 4FF48053 		mov	r3, #4096
 17728 0016 C4F20203 		movt	r3, 16386
 17729 001a 4FF48052 		mov	r2, #4096
 17730 001e C4F20202 		movt	r2, 16386
 17731 0022 9269     		ldr	r2, [r2, #24]
 17732 0024 1146     		mov	r1, r2
 17733 0026 7A68     		ldr	r2, [r7, #4]
 17734 0028 41EA0202 		orr	r2, r1, r2
 17735 002c 9A61     		str	r2, [r3, #24]
 17736 002e 0FE0     		b	.L47
 17737              	.L48:
1102:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1103:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1104:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1105:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 17738              		.loc 1 1105 0
 17739 0030 4FF48053 		mov	r3, #4096
 17740 0034 C4F20203 		movt	r3, 16386
 17741 0038 4FF48052 		mov	r2, #4096
 17742 003c C4F20202 		movt	r2, 16386
 17743 0040 9269     		ldr	r2, [r2, #24]
 17744 0042 1146     		mov	r1, r2
 17745 0044 7A68     		ldr	r2, [r7, #4]
 17746 0046 6FEA0202 		mvn	r2, r2
 17747 004a 01EA0202 		and	r2, r1, r2
 17748 004e 9A61     		str	r2, [r3, #24]
 17749              	.L47:
1106:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1107:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17750              		.loc 1 1107 0
 17751 0050 07F10C07 		add	r7, r7, #12
 17752 0054 BD46     		mov	sp, r7
 17753 0056 80BC     		pop	{r7}
 17754 0058 7047     		bx	lr
 17755              		.cfi_endproc
 17756              	.LFE50:
 17758 005a 00BF     		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 17759              		.align	2
 17760              		.global	RCC_APB1PeriphClockCmd
 17761              		.thumb
 17762              		.thumb_func
 17764              	RCC_APB1PeriphClockCmd:
 17765              	.LFB51:
1108:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1109:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1110:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1111:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1112:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1113:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1114:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1115:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1116:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1117:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1118:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1119:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1120:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1121:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1122:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1123:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1124:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1125:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1126:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17766              		.loc 1 1126 0
 17767              		.cfi_startproc
 17768              		@ args = 0, pretend = 0, frame = 8
 17769              		@ frame_needed = 1, uses_anonymous_args = 0
 17770              		@ link register save eliminated.
 17771 0000 80B4     		push	{r7}
 17772              	.LCFI64:
 17773              		.cfi_def_cfa_offset 4
 17774 0002 83B0     		sub	sp, sp, #12
 17775              	.LCFI65:
 17776              		.cfi_def_cfa_offset 16
 17777 0004 00AF     		add	r7, sp, #0
 17778              		.cfi_offset 7, -4
 17779              	.LCFI66:
 17780              		.cfi_def_cfa_register 7
 17781 0006 7860     		str	r0, [r7, #4]
 17782 0008 0B46     		mov	r3, r1
 17783 000a FB70     		strb	r3, [r7, #3]
1127:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1128:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1129:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1130:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 17784              		.loc 1 1130 0
 17785 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17786 000e 002B     		cmp	r3, #0
 17787 0010 0ED0     		beq	.L51
1131:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1132:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 17788              		.loc 1 1132 0
 17789 0012 4FF48053 		mov	r3, #4096
 17790 0016 C4F20203 		movt	r3, 16386
 17791 001a 4FF48052 		mov	r2, #4096
 17792 001e C4F20202 		movt	r2, 16386
 17793 0022 D269     		ldr	r2, [r2, #28]
 17794 0024 1146     		mov	r1, r2
 17795 0026 7A68     		ldr	r2, [r7, #4]
 17796 0028 41EA0202 		orr	r2, r1, r2
 17797 002c DA61     		str	r2, [r3, #28]
 17798 002e 0FE0     		b	.L50
 17799              	.L51:
1133:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1134:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1135:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1136:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 17800              		.loc 1 1136 0
 17801 0030 4FF48053 		mov	r3, #4096
 17802 0034 C4F20203 		movt	r3, 16386
 17803 0038 4FF48052 		mov	r2, #4096
 17804 003c C4F20202 		movt	r2, 16386
 17805 0040 D269     		ldr	r2, [r2, #28]
 17806 0042 1146     		mov	r1, r2
 17807 0044 7A68     		ldr	r2, [r7, #4]
 17808 0046 6FEA0202 		mvn	r2, r2
 17809 004a 01EA0202 		and	r2, r1, r2
 17810 004e DA61     		str	r2, [r3, #28]
 17811              	.L50:
1137:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1138:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17812              		.loc 1 1138 0
 17813 0050 07F10C07 		add	r7, r7, #12
 17814 0054 BD46     		mov	sp, r7
 17815 0056 80BC     		pop	{r7}
 17816 0058 7047     		bx	lr
 17817              		.cfi_endproc
 17818              	.LFE51:
 17820 005a 00BF     		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 17821              		.align	2
 17822              		.global	RCC_APB2PeriphResetCmd
 17823              		.thumb
 17824              		.thumb_func
 17826              	RCC_APB2PeriphResetCmd:
 17827              	.LFB52:
1139:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1140:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1141:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1142:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1143:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1144:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1145:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1146:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1147:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1148:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1149:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1150:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1151:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1152:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1153:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
1154:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1155:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1156:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1157:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1158:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1159:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1160:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1161:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1162:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1163:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1164:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1165:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1166:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
1167:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1168:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1169:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1170:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1171:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1172:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1173:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1174:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1175:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1176:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1177:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1178:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1179:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1180:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1181:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1182:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1183:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1184:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1185:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17828              		.loc 1 1185 0
 17829              		.cfi_startproc
 17830              		@ args = 0, pretend = 0, frame = 8
 17831              		@ frame_needed = 1, uses_anonymous_args = 0
 17832              		@ link register save eliminated.
 17833 0000 80B4     		push	{r7}
 17834              	.LCFI67:
 17835              		.cfi_def_cfa_offset 4
 17836 0002 83B0     		sub	sp, sp, #12
 17837              	.LCFI68:
 17838              		.cfi_def_cfa_offset 16
 17839 0004 00AF     		add	r7, sp, #0
 17840              		.cfi_offset 7, -4
 17841              	.LCFI69:
 17842              		.cfi_def_cfa_register 7
 17843 0006 7860     		str	r0, [r7, #4]
 17844 0008 0B46     		mov	r3, r1
 17845 000a FB70     		strb	r3, [r7, #3]
1186:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1187:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1188:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1189:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 17846              		.loc 1 1189 0
 17847 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17848 000e 002B     		cmp	r3, #0
 17849 0010 0ED0     		beq	.L54
1190:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1191:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 17850              		.loc 1 1191 0
 17851 0012 4FF48053 		mov	r3, #4096
 17852 0016 C4F20203 		movt	r3, 16386
 17853 001a 4FF48052 		mov	r2, #4096
 17854 001e C4F20202 		movt	r2, 16386
 17855 0022 D268     		ldr	r2, [r2, #12]
 17856 0024 1146     		mov	r1, r2
 17857 0026 7A68     		ldr	r2, [r7, #4]
 17858 0028 41EA0202 		orr	r2, r1, r2
 17859 002c DA60     		str	r2, [r3, #12]
 17860 002e 0FE0     		b	.L53
 17861              	.L54:
1192:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1193:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1194:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1195:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 17862              		.loc 1 1195 0
 17863 0030 4FF48053 		mov	r3, #4096
 17864 0034 C4F20203 		movt	r3, 16386
 17865 0038 4FF48052 		mov	r2, #4096
 17866 003c C4F20202 		movt	r2, 16386
 17867 0040 D268     		ldr	r2, [r2, #12]
 17868 0042 1146     		mov	r1, r2
 17869 0044 7A68     		ldr	r2, [r7, #4]
 17870 0046 6FEA0202 		mvn	r2, r2
 17871 004a 01EA0202 		and	r2, r1, r2
 17872 004e DA60     		str	r2, [r3, #12]
 17873              	.L53:
1196:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1197:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17874              		.loc 1 1197 0
 17875 0050 07F10C07 		add	r7, r7, #12
 17876 0054 BD46     		mov	sp, r7
 17877 0056 80BC     		pop	{r7}
 17878 0058 7047     		bx	lr
 17879              		.cfi_endproc
 17880              	.LFE52:
 17882 005a 00BF     		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 17883              		.align	2
 17884              		.global	RCC_APB1PeriphResetCmd
 17885              		.thumb
 17886              		.thumb_func
 17888              	RCC_APB1PeriphResetCmd:
 17889              	.LFB53:
1198:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1199:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1200:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1201:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1202:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1203:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1204:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1205:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1206:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1207:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1208:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1209:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1210:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1211:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1212:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1213:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1214:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1215:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1216:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17890              		.loc 1 1216 0
 17891              		.cfi_startproc
 17892              		@ args = 0, pretend = 0, frame = 8
 17893              		@ frame_needed = 1, uses_anonymous_args = 0
 17894              		@ link register save eliminated.
 17895 0000 80B4     		push	{r7}
 17896              	.LCFI70:
 17897              		.cfi_def_cfa_offset 4
 17898 0002 83B0     		sub	sp, sp, #12
 17899              	.LCFI71:
 17900              		.cfi_def_cfa_offset 16
 17901 0004 00AF     		add	r7, sp, #0
 17902              		.cfi_offset 7, -4
 17903              	.LCFI72:
 17904              		.cfi_def_cfa_register 7
 17905 0006 7860     		str	r0, [r7, #4]
 17906 0008 0B46     		mov	r3, r1
 17907 000a FB70     		strb	r3, [r7, #3]
1217:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1218:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1219:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1220:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 17908              		.loc 1 1220 0
 17909 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 17910 000e 002B     		cmp	r3, #0
 17911 0010 0ED0     		beq	.L57
1221:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1222:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 17912              		.loc 1 1222 0
 17913 0012 4FF48053 		mov	r3, #4096
 17914 0016 C4F20203 		movt	r3, 16386
 17915 001a 4FF48052 		mov	r2, #4096
 17916 001e C4F20202 		movt	r2, 16386
 17917 0022 1269     		ldr	r2, [r2, #16]
 17918 0024 1146     		mov	r1, r2
 17919 0026 7A68     		ldr	r2, [r7, #4]
 17920 0028 41EA0202 		orr	r2, r1, r2
 17921 002c 1A61     		str	r2, [r3, #16]
 17922 002e 0FE0     		b	.L56
 17923              	.L57:
1223:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1224:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1225:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1226:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 17924              		.loc 1 1226 0
 17925 0030 4FF48053 		mov	r3, #4096
 17926 0034 C4F20203 		movt	r3, 16386
 17927 0038 4FF48052 		mov	r2, #4096
 17928 003c C4F20202 		movt	r2, 16386
 17929 0040 1269     		ldr	r2, [r2, #16]
 17930 0042 1146     		mov	r1, r2
 17931 0044 7A68     		ldr	r2, [r7, #4]
 17932 0046 6FEA0202 		mvn	r2, r2
 17933 004a 01EA0202 		and	r2, r1, r2
 17934 004e 1A61     		str	r2, [r3, #16]
 17935              	.L56:
1227:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1228:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17936              		.loc 1 1228 0
 17937 0050 07F10C07 		add	r7, r7, #12
 17938 0054 BD46     		mov	sp, r7
 17939 0056 80BC     		pop	{r7}
 17940 0058 7047     		bx	lr
 17941              		.cfi_endproc
 17942              	.LFE53:
 17944 005a 00BF     		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 17945              		.align	2
 17946              		.global	RCC_BackupResetCmd
 17947              		.thumb
 17948              		.thumb_func
 17950              	RCC_BackupResetCmd:
 17951              	.LFB54:
1229:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1230:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1231:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1232:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1233:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1234:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1235:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1236:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1237:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17952              		.loc 1 1237 0
 17953              		.cfi_startproc
 17954              		@ args = 0, pretend = 0, frame = 8
 17955              		@ frame_needed = 1, uses_anonymous_args = 0
 17956              		@ link register save eliminated.
 17957 0000 80B4     		push	{r7}
 17958              	.LCFI73:
 17959              		.cfi_def_cfa_offset 4
 17960 0002 83B0     		sub	sp, sp, #12
 17961              	.LCFI74:
 17962              		.cfi_def_cfa_offset 16
 17963 0004 00AF     		add	r7, sp, #0
 17964              		.cfi_offset 7, -4
 17965              	.LCFI75:
 17966              		.cfi_def_cfa_register 7
 17967 0006 0346     		mov	r3, r0
 17968 0008 FB71     		strb	r3, [r7, #7]
1238:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1239:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1240:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 17969              		.loc 1 1240 0
 17970 000a 4FF48863 		mov	r3, #1088
 17971 000e C4F24223 		movt	r3, 16962
 17972 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 17973 0014 1A60     		str	r2, [r3, #0]
1241:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 17974              		.loc 1 1241 0
 17975 0016 07F10C07 		add	r7, r7, #12
 17976 001a BD46     		mov	sp, r7
 17977 001c 80BC     		pop	{r7}
 17978 001e 7047     		bx	lr
 17979              		.cfi_endproc
 17980              	.LFE54:
 17982              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 17983              		.align	2
 17984              		.global	RCC_ClockSecuritySystemCmd
 17985              		.thumb
 17986              		.thumb_func
 17988              	RCC_ClockSecuritySystemCmd:
 17989              	.LFB55:
1242:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1243:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1244:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1245:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1246:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1247:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1248:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1249:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1250:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 17990              		.loc 1 1250 0
 17991              		.cfi_startproc
 17992              		@ args = 0, pretend = 0, frame = 8
 17993              		@ frame_needed = 1, uses_anonymous_args = 0
 17994              		@ link register save eliminated.
 17995 0000 80B4     		push	{r7}
 17996              	.LCFI76:
 17997              		.cfi_def_cfa_offset 4
 17998 0002 83B0     		sub	sp, sp, #12
 17999              	.LCFI77:
 18000              		.cfi_def_cfa_offset 16
 18001 0004 00AF     		add	r7, sp, #0
 18002              		.cfi_offset 7, -4
 18003              	.LCFI78:
 18004              		.cfi_def_cfa_register 7
 18005 0006 0346     		mov	r3, r0
 18006 0008 FB71     		strb	r3, [r7, #7]
1251:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1252:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1253:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 18007              		.loc 1 1253 0
 18008 000a 4FF04C03 		mov	r3, #76
 18009 000e C4F24223 		movt	r3, 16962
 18010 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 18011 0014 1A60     		str	r2, [r3, #0]
1254:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 18012              		.loc 1 1254 0
 18013 0016 07F10C07 		add	r7, r7, #12
 18014 001a BD46     		mov	sp, r7
 18015 001c 80BC     		pop	{r7}
 18016 001e 7047     		bx	lr
 18017              		.cfi_endproc
 18018              	.LFE55:
 18020              		.section	.text.RCC_MCOConfig,"ax",%progbits
 18021              		.align	2
 18022              		.global	RCC_MCOConfig
 18023              		.thumb
 18024              		.thumb_func
 18026              	RCC_MCOConfig:
 18027              	.LFB56:
1255:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1256:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1257:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1258:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1259:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1260:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1261:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   following values:       
1262:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1263:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1264:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1265:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1266:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1267:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1268:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1269:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1270:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1271:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
1272:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1273:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1274:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1275:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1276:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1277:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1278:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1279:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1280:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1281:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1282:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 18028              		.loc 1 1282 0
 18029              		.cfi_startproc
 18030              		@ args = 0, pretend = 0, frame = 8
 18031              		@ frame_needed = 1, uses_anonymous_args = 0
 18032              		@ link register save eliminated.
 18033 0000 80B4     		push	{r7}
 18034              	.LCFI79:
 18035              		.cfi_def_cfa_offset 4
 18036 0002 83B0     		sub	sp, sp, #12
 18037              	.LCFI80:
 18038              		.cfi_def_cfa_offset 16
 18039 0004 00AF     		add	r7, sp, #0
 18040              		.cfi_offset 7, -4
 18041              	.LCFI81:
 18042              		.cfi_def_cfa_register 7
 18043 0006 0346     		mov	r3, r0
 18044 0008 FB71     		strb	r3, [r7, #7]
1283:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1284:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1285:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1286:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1287:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 18045              		.loc 1 1287 0
 18046 000a 41F20703 		movw	r3, #4103
 18047 000e C4F20203 		movt	r3, 16386
 18048 0012 FA79     		ldrb	r2, [r7, #7]
 18049 0014 1A70     		strb	r2, [r3, #0]
1288:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 18050              		.loc 1 1288 0
 18051 0016 07F10C07 		add	r7, r7, #12
 18052 001a BD46     		mov	sp, r7
 18053 001c 80BC     		pop	{r7}
 18054 001e 7047     		bx	lr
 18055              		.cfi_endproc
 18056              	.LFE56:
 18058              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 18059              		.align	2
 18060              		.global	RCC_GetFlagStatus
 18061              		.thumb
 18062              		.thumb_func
 18064              	RCC_GetFlagStatus:
 18065              	.LFB57:
1289:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1290:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1291:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1292:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1293:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1294:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1295:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   following values:
1296:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1297:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1298:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1299:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1300:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1301:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1302:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1303:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1304:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1305:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1306:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1307:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1308:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1309:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
1310:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1311:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1312:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1313:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1314:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1315:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1316:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1317:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1318:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1319:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1320:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1321:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1322:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1323:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1324:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1325:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1326:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 18066              		.loc 1 1326 0
 18067              		.cfi_startproc
 18068              		@ args = 0, pretend = 0, frame = 24
 18069              		@ frame_needed = 1, uses_anonymous_args = 0
 18070              		@ link register save eliminated.
 18071 0000 80B4     		push	{r7}
 18072              	.LCFI82:
 18073              		.cfi_def_cfa_offset 4
 18074 0002 87B0     		sub	sp, sp, #28
 18075              	.LCFI83:
 18076              		.cfi_def_cfa_offset 32
 18077 0004 00AF     		add	r7, sp, #0
 18078              		.cfi_offset 7, -4
 18079              	.LCFI84:
 18080              		.cfi_def_cfa_register 7
 18081 0006 0346     		mov	r3, r0
 18082 0008 FB71     		strb	r3, [r7, #7]
1327:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 18083              		.loc 1 1327 0
 18084 000a 4FF00003 		mov	r3, #0
 18085 000e FB60     		str	r3, [r7, #12]
1328:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 18086              		.loc 1 1328 0
 18087 0010 4FF00003 		mov	r3, #0
 18088 0014 7B61     		str	r3, [r7, #20]
1329:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 18089              		.loc 1 1329 0
 18090 0016 4FF00003 		mov	r3, #0
 18091 001a FB74     		strb	r3, [r7, #19]
1330:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1331:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1332:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1333:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1334:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 18092              		.loc 1 1334 0
 18093 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 18094 001e 4FEA5313 		lsr	r3, r3, #5
 18095 0022 DBB2     		uxtb	r3, r3
 18096 0024 FB60     		str	r3, [r7, #12]
1335:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 18097              		.loc 1 1335 0
 18098 0026 FB68     		ldr	r3, [r7, #12]
 18099 0028 012B     		cmp	r3, #1
 18100 002a 06D1     		bne	.L63
1336:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1337:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 18101              		.loc 1 1337 0
 18102 002c 4FF48053 		mov	r3, #4096
 18103 0030 C4F20203 		movt	r3, 16386
 18104 0034 1B68     		ldr	r3, [r3, #0]
 18105 0036 7B61     		str	r3, [r7, #20]
 18106 0038 0FE0     		b	.L64
 18107              	.L63:
1338:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1339:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 18108              		.loc 1 1339 0
 18109 003a FB68     		ldr	r3, [r7, #12]
 18110 003c 022B     		cmp	r3, #2
 18111 003e 06D1     		bne	.L65
1340:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1341:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 18112              		.loc 1 1341 0
 18113 0040 4FF48053 		mov	r3, #4096
 18114 0044 C4F20203 		movt	r3, 16386
 18115 0048 1B6A     		ldr	r3, [r3, #32]
 18116 004a 7B61     		str	r3, [r7, #20]
 18117 004c 05E0     		b	.L64
 18118              	.L65:
1342:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1343:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1344:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1345:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 18119              		.loc 1 1345 0
 18120 004e 4FF48053 		mov	r3, #4096
 18121 0052 C4F20203 		movt	r3, 16386
 18122 0056 5B6A     		ldr	r3, [r3, #36]
 18123 0058 7B61     		str	r3, [r7, #20]
 18124              	.L64:
1346:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1347:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1348:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Get the flag position */
1349:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 18125              		.loc 1 1349 0
 18126 005a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 18127 005c 03F01F03 		and	r3, r3, #31
 18128 0060 FB60     		str	r3, [r7, #12]
1350:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 18129              		.loc 1 1350 0
 18130 0062 FB68     		ldr	r3, [r7, #12]
 18131 0064 7A69     		ldr	r2, [r7, #20]
 18132 0066 22FA03F3 		lsr	r3, r2, r3
 18133 006a 03F00103 		and	r3, r3, #1
 18134 006e DBB2     		uxtb	r3, r3
 18135 0070 002B     		cmp	r3, #0
 18136 0072 03D0     		beq	.L66
1351:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1352:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     bitstatus = SET;
 18137              		.loc 1 1352 0
 18138 0074 4FF00103 		mov	r3, #1
 18139 0078 FB74     		strb	r3, [r7, #19]
 18140 007a 02E0     		b	.L67
 18141              	.L66:
1353:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1354:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1355:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1356:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 18142              		.loc 1 1356 0
 18143 007c 4FF00003 		mov	r3, #0
 18144 0080 FB74     		strb	r3, [r7, #19]
 18145              	.L67:
1357:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1358:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1359:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Return the flag status */
1360:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   return bitstatus;
 18146              		.loc 1 1360 0
 18147 0082 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1361:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 18148              		.loc 1 1361 0
 18149 0084 1846     		mov	r0, r3
 18150 0086 07F11C07 		add	r7, r7, #28
 18151 008a BD46     		mov	sp, r7
 18152 008c 80BC     		pop	{r7}
 18153 008e 7047     		bx	lr
 18154              		.cfi_endproc
 18155              	.LFE57:
 18157              		.section	.text.RCC_ClearFlag,"ax",%progbits
 18158              		.align	2
 18159              		.global	RCC_ClearFlag
 18160              		.thumb
 18161              		.thumb_func
 18163              	RCC_ClearFlag:
 18164              	.LFB58:
1362:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1363:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1364:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1365:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1366:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1367:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  None
1368:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1369:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1370:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1371:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 18165              		.loc 1 1371 0
 18166              		.cfi_startproc
 18167              		@ args = 0, pretend = 0, frame = 0
 18168              		@ frame_needed = 1, uses_anonymous_args = 0
 18169              		@ link register save eliminated.
 18170 0000 80B4     		push	{r7}
 18171              	.LCFI85:
 18172              		.cfi_def_cfa_offset 4
 18173 0002 00AF     		add	r7, sp, #0
 18174              		.cfi_offset 7, -4
 18175              	.LCFI86:
 18176              		.cfi_def_cfa_register 7
1372:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1373:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 18177              		.loc 1 1373 0
 18178 0004 4FF48053 		mov	r3, #4096
 18179 0008 C4F20203 		movt	r3, 16386
 18180 000c 4FF48052 		mov	r2, #4096
 18181 0010 C4F20202 		movt	r2, 16386
 18182 0014 526A     		ldr	r2, [r2, #36]
 18183 0016 42F08072 		orr	r2, r2, #16777216
 18184 001a 5A62     		str	r2, [r3, #36]
1374:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 18185              		.loc 1 1374 0
 18186 001c BD46     		mov	sp, r7
 18187 001e 80BC     		pop	{r7}
 18188 0020 7047     		bx	lr
 18189              		.cfi_endproc
 18190              	.LFE58:
 18192 0022 00BF     		.section	.text.RCC_GetITStatus,"ax",%progbits
 18193              		.align	2
 18194              		.global	RCC_GetITStatus
 18195              		.thumb
 18196              		.thumb_func
 18198              	RCC_GetITStatus:
 18199              	.LFB59:
1375:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1376:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1377:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1378:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1379:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1380:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1381:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   following values:
1382:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1383:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1384:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1385:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1386:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1387:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1388:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1389:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1390:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
1391:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1392:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1393:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1394:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1395:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1396:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1397:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1398:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1399:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1400:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1401:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1402:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 18200              		.loc 1 1402 0
 18201              		.cfi_startproc
 18202              		@ args = 0, pretend = 0, frame = 16
 18203              		@ frame_needed = 1, uses_anonymous_args = 0
 18204              		@ link register save eliminated.
 18205 0000 80B4     		push	{r7}
 18206              	.LCFI87:
 18207              		.cfi_def_cfa_offset 4
 18208 0002 85B0     		sub	sp, sp, #20
 18209              	.LCFI88:
 18210              		.cfi_def_cfa_offset 24
 18211 0004 00AF     		add	r7, sp, #0
 18212              		.cfi_offset 7, -4
 18213              	.LCFI89:
 18214              		.cfi_def_cfa_register 7
 18215 0006 0346     		mov	r3, r0
 18216 0008 FB71     		strb	r3, [r7, #7]
1403:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 18217              		.loc 1 1403 0
 18218 000a 4FF00003 		mov	r3, #0
 18219 000e FB73     		strb	r3, [r7, #15]
1404:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1405:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1406:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1407:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1408:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 18220              		.loc 1 1408 0
 18221 0010 4FF48053 		mov	r3, #4096
 18222 0014 C4F20203 		movt	r3, 16386
 18223 0018 9B68     		ldr	r3, [r3, #8]
 18224 001a 1A46     		mov	r2, r3
 18225 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 18226 001e 02EA0303 		and	r3, r2, r3
 18227 0022 002B     		cmp	r3, #0
 18228 0024 03D0     		beq	.L70
1409:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1410:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     bitstatus = SET;
 18229              		.loc 1 1410 0
 18230 0026 4FF00103 		mov	r3, #1
 18231 002a FB73     		strb	r3, [r7, #15]
 18232 002c 02E0     		b	.L71
 18233              	.L70:
1411:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1412:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   else
1413:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   {
1414:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 18234              		.loc 1 1414 0
 18235 002e 4FF00003 		mov	r3, #0
 18236 0032 FB73     		strb	r3, [r7, #15]
 18237              	.L71:
1415:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   }
1416:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1417:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1418:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   return  bitstatus;
 18238              		.loc 1 1418 0
 18239 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1419:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 18240              		.loc 1 1419 0
 18241 0036 1846     		mov	r0, r3
 18242 0038 07F11407 		add	r7, r7, #20
 18243 003c BD46     		mov	sp, r7
 18244 003e 80BC     		pop	{r7}
 18245 0040 7047     		bx	lr
 18246              		.cfi_endproc
 18247              	.LFE59:
 18249 0042 00BF     		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 18250              		.align	2
 18251              		.global	RCC_ClearITPendingBit
 18252              		.thumb
 18253              		.thumb_func
 18255              	RCC_ClearITPendingBit:
 18256              	.LFB60:
1420:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1421:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** /**
1422:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @brief  Clears the RCCs interrupt pending bits.
1423:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1424:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1425:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1426:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   of the following values:
1427:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1428:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1429:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1430:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1431:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1432:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1433:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1434:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1435:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * 
1436:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1437:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   following values:        
1438:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1439:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1440:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1441:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1442:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1443:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *   
1444:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1445:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   * @retval None
1446:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   */
1447:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1448:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** {
 18257              		.loc 1 1448 0
 18258              		.cfi_startproc
 18259              		@ args = 0, pretend = 0, frame = 8
 18260              		@ frame_needed = 1, uses_anonymous_args = 0
 18261              		@ link register save eliminated.
 18262 0000 80B4     		push	{r7}
 18263              	.LCFI90:
 18264              		.cfi_def_cfa_offset 4
 18265 0002 83B0     		sub	sp, sp, #12
 18266              	.LCFI91:
 18267              		.cfi_def_cfa_offset 16
 18268 0004 00AF     		add	r7, sp, #0
 18269              		.cfi_offset 7, -4
 18270              	.LCFI92:
 18271              		.cfi_def_cfa_register 7
 18272 0006 0346     		mov	r3, r0
 18273 0008 FB71     		strb	r3, [r7, #7]
1449:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Check the parameters */
1450:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1451:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** 
1452:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1453:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****      pending bits */
1454:../target/stm32/stdperiph/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 18274              		.loc 1 1454 0
 18275 000a 41F20A03 		movw	r3, #4106
 18276 000e C4F20203 		movt	r3, 16386
 18277 0012 FA79     		ldrb	r2, [r7, #7]
 18278 0014 1A70     		strb	r2, [r3, #0]
1455:../target/stm32/stdperiph/src/stm32f10x_rcc.c **** }
 18279              		.loc 1 1455 0
 18280 0016 07F10C07 		add	r7, r7, #12
 18281 001a BD46     		mov	sp, r7
 18282 001c 80BC     		pop	{r7}
 18283 001e 7047     		bx	lr
 18284              		.cfi_endproc
 18285              	.LFE60:
 18287              		.text
 18288              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
     /tmp/ccXtDgtK.s:16353  .data.APBAHBPrescTable:00000000 $d
     /tmp/ccXtDgtK.s:16356  .data.APBAHBPrescTable:00000000 APBAHBPrescTable
     /tmp/ccXtDgtK.s:16374  .data.ADCPrescTable:00000000 $d
     /tmp/ccXtDgtK.s:16377  .data.ADCPrescTable:00000000 ADCPrescTable
     /tmp/ccXtDgtK.s:16383  .text.RCC_DeInit:00000000 $t
     /tmp/ccXtDgtK.s:16388  .text.RCC_DeInit:00000000 RCC_DeInit
     /tmp/ccXtDgtK.s:16459  .text.RCC_HSEConfig:00000000 $t
     /tmp/ccXtDgtK.s:16464  .text.RCC_HSEConfig:00000000 RCC_HSEConfig
     /tmp/ccXtDgtK.s:16538  .text.RCC_WaitForHSEStartUp:00000000 $t
     /tmp/ccXtDgtK.s:16543  .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
     /tmp/ccXtDgtK.s:18064  .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
     /tmp/ccXtDgtK.s:16613  .text.RCC_AdjustHSICalibrationValue:00000000 $t
     /tmp/ccXtDgtK.s:16618  .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
     /tmp/ccXtDgtK.s:16669  .text.RCC_HSICmd:00000000 $t
     /tmp/ccXtDgtK.s:16674  .text.RCC_HSICmd:00000000 RCC_HSICmd
     /tmp/ccXtDgtK.s:16707  .text.RCC_PLLConfig:00000000 $t
     /tmp/ccXtDgtK.s:16712  .text.RCC_PLLConfig:00000000 RCC_PLLConfig
     /tmp/ccXtDgtK.s:16764  .text.RCC_PLLCmd:00000000 $t
     /tmp/ccXtDgtK.s:16769  .text.RCC_PLLCmd:00000000 RCC_PLLCmd
     /tmp/ccXtDgtK.s:16802  .text.RCC_SYSCLKConfig:00000000 $t
     /tmp/ccXtDgtK.s:16807  .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
     /tmp/ccXtDgtK.s:16856  .text.RCC_GetSYSCLKSource:00000000 $t
     /tmp/ccXtDgtK.s:16861  .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
     /tmp/ccXtDgtK.s:16891  .text.RCC_HCLKConfig:00000000 $t
     /tmp/ccXtDgtK.s:16896  .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
     /tmp/ccXtDgtK.s:16945  .text.RCC_PCLK1Config:00000000 $t
     /tmp/ccXtDgtK.s:16950  .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
     /tmp/ccXtDgtK.s:16999  .text.RCC_PCLK2Config:00000000 $t
     /tmp/ccXtDgtK.s:17004  .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
     /tmp/ccXtDgtK.s:17054  .text.RCC_ITConfig:00000000 $t
     /tmp/ccXtDgtK.s:17059  .text.RCC_ITConfig:00000000 RCC_ITConfig
     /tmp/ccXtDgtK.s:17120  .text.RCC_USBCLKConfig:00000000 $t
     /tmp/ccXtDgtK.s:17125  .text.RCC_USBCLKConfig:00000000 RCC_USBCLKConfig
     /tmp/ccXtDgtK.s:17157  .text.RCC_ADCCLKConfig:00000000 $t
     /tmp/ccXtDgtK.s:17162  .text.RCC_ADCCLKConfig:00000000 RCC_ADCCLKConfig
     /tmp/ccXtDgtK.s:17211  .text.RCC_LSEConfig:00000000 $t
     /tmp/ccXtDgtK.s:17216  .text.RCC_LSEConfig:00000000 RCC_LSEConfig
     /tmp/ccXtDgtK.s:17279  .text.RCC_LSICmd:00000000 $t
     /tmp/ccXtDgtK.s:17284  .text.RCC_LSICmd:00000000 RCC_LSICmd
     /tmp/ccXtDgtK.s:17317  .text.RCC_RTCCLKConfig:00000000 $t
     /tmp/ccXtDgtK.s:17322  .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
     /tmp/ccXtDgtK.s:17359  .text.RCC_RTCCLKCmd:00000000 $t
     /tmp/ccXtDgtK.s:17364  .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
     /tmp/ccXtDgtK.s:17397  .text.RCC_GetClocksFreq:00000000 $t
     /tmp/ccXtDgtK.s:17402  .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
     /tmp/ccXtDgtK.s:17635  .text.RCC_AHBPeriphClockCmd:00000000 $t
     /tmp/ccXtDgtK.s:17640  .text.RCC_AHBPeriphClockCmd:00000000 RCC_AHBPeriphClockCmd
     /tmp/ccXtDgtK.s:17697  .text.RCC_APB2PeriphClockCmd:00000000 $t
     /tmp/ccXtDgtK.s:17702  .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
     /tmp/ccXtDgtK.s:17759  .text.RCC_APB1PeriphClockCmd:00000000 $t
     /tmp/ccXtDgtK.s:17764  .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
     /tmp/ccXtDgtK.s:17821  .text.RCC_APB2PeriphResetCmd:00000000 $t
     /tmp/ccXtDgtK.s:17826  .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
     /tmp/ccXtDgtK.s:17883  .text.RCC_APB1PeriphResetCmd:00000000 $t
     /tmp/ccXtDgtK.s:17888  .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
     /tmp/ccXtDgtK.s:17945  .text.RCC_BackupResetCmd:00000000 $t
     /tmp/ccXtDgtK.s:17950  .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
     /tmp/ccXtDgtK.s:17983  .text.RCC_ClockSecuritySystemCmd:00000000 $t
     /tmp/ccXtDgtK.s:17988  .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
     /tmp/ccXtDgtK.s:18021  .text.RCC_MCOConfig:00000000 $t
     /tmp/ccXtDgtK.s:18026  .text.RCC_MCOConfig:00000000 RCC_MCOConfig
     /tmp/ccXtDgtK.s:18059  .text.RCC_GetFlagStatus:00000000 $t
     /tmp/ccXtDgtK.s:18158  .text.RCC_ClearFlag:00000000 $t
     /tmp/ccXtDgtK.s:18163  .text.RCC_ClearFlag:00000000 RCC_ClearFlag
     /tmp/ccXtDgtK.s:18193  .text.RCC_GetITStatus:00000000 $t
     /tmp/ccXtDgtK.s:18198  .text.RCC_GetITStatus:00000000 RCC_GetITStatus
     /tmp/ccXtDgtK.s:18250  .text.RCC_ClearITPendingBit:00000000 $t
     /tmp/ccXtDgtK.s:18255  .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
