<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>FGWTE3_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">FGWTE3_EL3, Fine-Grained Write Traps EL3</h1><p>The FGWTE3_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of <span class="instruction">MSR</span> and <span class="instruction">MSRR</span> writes to specified EL3 system registers.</p>
      <h2>Configuration</h2><p>This register is present only when EL3 is implemented, FEAT_FGWTE3 is implemented, and FEAT_AA64 is implemented. Otherwise, direct accesses to FGWTE3_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>FGWTE3_EL3 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_23">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="9"><a href="#fieldset_0-63_23">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22-1">GPCBW_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-21_21">VBAR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">TTBR0_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-19_19">TPIDR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18">TCR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17-1">SPMROOTCR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16-1">SCTLR2_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_15">SCTLR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-14_14-1">PIR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-13_13-1">MPAM3_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-12_12-1">MECID_RL_A_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-11_11">MDCR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-10_10-1">MAIR2_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-9_9">MAIR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-8_8-1">GPTBR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7-1">GPCCR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6-1">GCSPR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5-1">GCSCR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4-1">AMAIR2_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">AMAIR_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">AFSR1_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">AFSR0_EL3</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">ACTLR_EL3</a></td></tr></tbody></table><div class="text_before_fields"><p><span class="instruction">MSR</span> accesses are trapped to EL3 and reported with EC syndrome value <span class="hexnumber">0x18</span>.</p>
<p><span class="instruction">MSRR</span> accesses are trapped to EL3 and reported with EC syndrome value <span class="hexnumber">0x14</span>.</p>
<p>The bits in this register are sticky. Writes to these bits have the following properties:</p>
<ul>
<li>A write of <span class="binarynumber">0b0</span> is ignored.
</li><li>A write of <span class="binarynumber">0b1</span> updates the bit to <span class="binarynumber">0b1</span>.
</li></ul></div><h4 id="fieldset_0-63_23">Bits [63:23]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-22_22-1">GPCBW_EL3, bit [22]<span class="condition"><br/>When FEAT_RME_GPC3 is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-gpcbw_el3.html">GPCBW_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>GPCBW_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-22_22-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-21_21">VBAR_EL3, bit [21]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-vbar_el3.html">VBAR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>VBAR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-20_20">TTBR0_EL3, bit [20]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-ttbr0_el3.html">TTBR0_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>TTBR0_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-19_19">TPIDR_EL3, bit [19]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-tpidr_el3.html">TPIDR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>TPIDR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-18_18">TCR_EL3, bit [18]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-tcr_el3.html">TCR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>TCR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-17_17-1">SPMROOTCR_EL3, bit [17]<span class="condition"><br/>When FEAT_RME is implemented and FEAT_SPMU is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-spmrootcr_el3.html">SPMROOTCR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>SPMROOTCR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-17_17-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-16_16-1">SCTLR2_EL3, bit [16]<span class="condition"><br/>When FEAT_SCTLR2 is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-sctlr2_el3.html">SCTLR2_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>SCTLR2_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-16_16-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_15">SCTLR_EL3, bit [15]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-sctlr_el3.html">SCTLR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>SCTLR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-14_14-1">PIR_EL3, bit [14]<span class="condition"><br/>When FEAT_S1PIE is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-pir_el3.html">PIR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>PIR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-14_14-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-13_13-1">MPAM3_EL3, bit [13]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p0 is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-mpam3_el3.html">MPAM3_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>MPAM3_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-13_13-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_12-1">MECID_RL_A_EL3, bit [12]<span class="condition"><br/>When FEAT_MEC is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-mecid_rl_a_el3.html">MECID_RL_A_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>MECID_RL_A_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-12_12-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-11_11">MDCR_EL3, bit [11]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-mdcr_el3.html">MDCR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>MDCR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-10_10-1">MAIR2_EL3, bit [10]<span class="condition"><br/>When FEAT_AIE is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-mair2_el3.html">MAIR2_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>MAIR2_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-10_10-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-9_9">MAIR_EL3, bit [9]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-mair_el3.html">MAIR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>MAIR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-8_8-1">GPTBR_EL3, bit [8]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-gptbr_el3.html">GPTBR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>GPTBR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-8_8-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_7-1">GPCCR_EL3, bit [7]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-gpccr_el3.html">GPCCR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>GPCCR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-7_7-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-6_6-1">GCSPR_EL3, bit [6]<span class="condition"><br/>When FEAT_GCS is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-gcspr_el3.html">GCSPR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>GCSPR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-6_6-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-5_5-1">GCSCR_EL3, bit [5]<span class="condition"><br/>When FEAT_GCS is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-gcscr_el3.html">GCSCR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>GCSCR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-5_5-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-4_4-1">AMAIR2_EL3, bit [4]<span class="condition"><br/>When FEAT_AIE is implemented:
                        </span></h4><div class="field">
      <p>Traps accesses of <a href="AArch64-amair2_el3.html">AMAIR2_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>AMAIR2_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-4_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_3">AMAIR_EL3, bit [3]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-amair_el3.html">AMAIR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>AMAIR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-2_2">AFSR1_EL3, bit [2]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-afsr1_el3.html">AFSR1_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>AFSR1_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-1_1">AFSR0_EL3, bit [1]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-afsr0_el3.html">AFSR0_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>AFSR0_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><h4 id="fieldset_0-0_0">ACTLR_EL3, bit [0]</h4><div class="field">
      <p>Traps accesses of <a href="AArch64-actlr_el3.html">ACTLR_EL3</a> to EL3.</p>
    <table class="valuetable"><tr><th>ACTLR_EL3</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>This control does not cause any instructions to be trapped.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><span class="instruction">MSR</span> write accesses to the specified register are trapped to EL3 with EC syndrome value <span class="hexnumber">0x18</span>.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">'0'</span>.
</li></ul><p>Access to this field is <span class="access_level">W1S</span>.</p></div><div class="access_mechanisms"><h2>Accessing FGWTE3_EL3</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, FGWTE3_EL3</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if !(HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_FGWTE3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    X{64}(t) = FGWTE3_EL3();
end;
                </p><div><h4 class="assembler">MSR FGWTE3_EL3, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0001</td><td>0b0001</td><td>0b101</td></tr></table><p class="pseudocode">
if !(HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_FGWTE3) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    FGWTE3_EL3() = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
