Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  9 11:13:13 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_aes_wrapper_timing_summary_routed.rpt -pb design_aes_wrapper_timing_summary_routed.pb -rpx design_aes_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_aes_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.140        0.000                      0                 8598        0.030        0.000                      0                 8598        9.020        0.000                       0                  6376  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.140        0.000                      0                 8598        0.030        0.000                      0                 8598        9.020        0.000                       0                  6376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.815ns (29.506%)  route 4.336ns (70.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.755 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.317     8.258    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.590 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.634     9.224    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.563    22.755    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.116    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    22.364    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 13.140    

Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.815ns (29.506%)  route 4.336ns (70.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.755 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.317     8.258    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.590 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.634     9.224    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.563    22.755    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                         clock pessimism              0.116    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    22.364    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 13.140    

Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.815ns (29.506%)  route 4.336ns (70.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.755 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.317     8.258    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.590 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.634     9.224    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.563    22.755    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                         clock pessimism              0.116    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    22.364    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 13.140    

Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.815ns (29.506%)  route 4.336ns (70.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 22.755 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.317     8.258    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.590 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1/O
                         net (fo=8, routed)           0.634     9.224    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.563    22.755    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y59         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism              0.116    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X39Y59         FDRE (Setup_fdre_C_CE)      -0.205    22.364    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         22.364    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 13.140    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.815ns (29.678%)  route 4.301ns (70.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.241     8.182    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.332     8.514 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=8, routed)           0.674     9.188    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.566    22.758    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[16]/C
                         clock pessimism              0.116    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.367    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[16]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 13.178    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.815ns (29.678%)  route 4.301ns (70.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.241     8.182    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.332     8.514 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=8, routed)           0.674     9.188    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.566    22.758    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[18]/C
                         clock pessimism              0.116    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.367    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[18]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 13.178    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.815ns (29.678%)  route 4.301ns (70.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.241     8.182    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.332     8.514 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=8, routed)           0.674     9.188    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.566    22.758    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[20]/C
                         clock pessimism              0.116    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.367    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[20]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 13.178    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.815ns (29.678%)  route 4.301ns (70.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.241     8.182    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.332     8.514 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1/O
                         net (fo=8, routed)           0.674     9.188    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.566    22.758    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[21]/C
                         clock pessimism              0.116    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.367    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg5_reg[21]
  -------------------------------------------------------------------
                         required time                         22.367    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 13.178    

Slack (MET) :             13.179ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.815ns (29.686%)  route 4.299ns (70.314%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.295     8.236    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.568 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.619     9.187    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.565    22.757    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y58         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[19]/C
                         clock pessimism              0.116    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X43Y58         FDRE (Setup_fdre_C_CE)      -0.205    22.366    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[19]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.179    

Slack (MET) :             13.179ns  (required time - arrival time)
  Source:                 design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.815ns (29.686%)  route 4.299ns (70.314%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.765     3.073    design_aes_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_aes_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.792    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.149     5.941 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=48, routed)          2.295     8.236    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.332     8.568 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6[23]_i_1/O
                         net (fo=8, routed)           0.619     9.187    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0
    SLICE_X43Y58         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        1.565    22.757    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y58         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[23]/C
                         clock pessimism              0.116    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X43Y58         FDRE (Setup_fdre_C_CE)      -0.205    22.366    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/slv_reg6_reg[23]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 13.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.798%)  route 0.385ns (73.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/s00_axi_aclk
    SLICE_X35Y40         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[118]/Q
                         net (fo=2, routed)           0.385     1.429    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/state_in[6]
    RAMB18_X2Y20         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.874     1.244    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.029     1.215    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.398    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.798%)  route 0.385ns (73.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/s00_axi_aclk
    SLICE_X35Y40         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[118]/Q
                         net (fo=2, routed)           0.385     1.429    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/state_in[6]
    RAMB18_X2Y21         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.874     1.244    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/s00_axi_aclk
    RAMB18_X2Y21         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/CLKBWRCLK
                         clock pessimism             -0.029     1.215    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.398    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/t1/t1/s0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/state_out_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.617%)  route 0.213ns (53.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.558     0.899    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/t1/t1/s0/s00_axi_aclk
    SLICE_X22Y39         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/t1/t1/s0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/t1/t1/s0/out_reg[7]/Q
                         net (fo=5, routed)           0.213     1.252    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/t1/t1/s0/p_0_in_4[5]
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.297 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/t1/t1/s0/state_out[120]_i_1__0/O
                         net (fo=1, routed)           0.000     1.297    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/p_0_out[120]
    SLICE_X19Y39         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/state_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.829     1.199    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/state_out_reg[120]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.092     1.257    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r2/state_out_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/t2/t0/s0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/state_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.676%)  route 0.212ns (53.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.556     0.897    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/t2/t0/s0/s00_axi_aclk
    SLICE_X25Y35         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/t2/t0/s0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/t2/t0/s0/out_reg[0]/Q
                         net (fo=3, routed)           0.212     1.250    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/t1/t3/s0/p_0_in_13[0]
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.295 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/t1/t3/s0/state_out[40]_i_1__1/O
                         net (fo=1, routed)           0.000     1.295    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/p_0_out[40]
    SLICE_X21Y35         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/state_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.825     1.195    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/s00_axi_aclk
    SLICE_X21Y35         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/state_out_reg[40]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.092     1.253    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r3/state_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.205%)  route 0.397ns (73.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/s00_axi_aclk
    SLICE_X33Y40         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[123]/Q
                         net (fo=2, routed)           0.397     1.441    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/state_in[11]
    RAMB18_X2Y20         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.873     1.243    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.029     1.214    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.397    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.205%)  route 0.397ns (73.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/s00_axi_aclk
    SLICE_X33Y40         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[123]/Q
                         net (fo=2, routed)           0.397     1.441    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/state_in[11]
    RAMB18_X2Y21         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.873     1.243    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/s00_axi_aclk
    RAMB18_X2Y21         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.029     1.214    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.397    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a2/out_1_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a3/k3a_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.190ns (45.743%)  route 0.225ns (54.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.560     0.901    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a2/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a2/out_1_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a2/out_1_reg[52]/Q
                         net (fo=2, routed)           0.225     1.267    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a2/k2[52]
    SLICE_X21Y39         LUT4 (Prop_lut4_I3_O)        0.049     1.316 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a2/k3a[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.316    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a3/k3a_reg[31]_0[20]
    SLICE_X21Y39         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a3/k3a_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.828     1.198    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a3/s00_axi_aclk
    SLICE_X21Y39         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a3/k3a_reg[20]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y39         FDRE (Hold_fdre_C_D)         0.107     1.271    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/a3/k3a_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r6/state_out_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t2/t2/s0/out_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r6/s00_axi_aclk
    SLICE_X27Y8          FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r6/state_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r6/state_out_reg[39]/Q
                         net (fo=2, routed)           0.149     1.192    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t2/t2/s0/state_in[7]
    RAMB18_X1Y3          RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t2/t2/s0/out_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.873     1.243    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t2/t2/s0/s00_axi_aclk
    RAMB18_X1Y3          RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t2/t2/s0/out_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.962    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.145    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t2/t2/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.220%)  route 0.379ns (69.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/s00_axi_aclk
    SLICE_X34Y41         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[124]/Q
                         net (fo=2, routed)           0.379     1.445    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/state_in[12]
    RAMB18_X2Y20         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.873     1.243    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/s00_axi_aclk
    RAMB18_X2Y20         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg/CLKARDCLK
                         clock pessimism             -0.029     1.214    
    RAMB18_X2Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.397    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.164ns (30.220%)  route 0.379ns (69.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.562     0.903    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/s00_axi_aclk
    SLICE_X34Y41         FDRE                                         r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/state_out_reg[124]/Q
                         net (fo=2, routed)           0.379     1.445    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/state_in[12]
    RAMB18_X2Y21         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_aes_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_aes_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6376, routed)        0.873     1.243    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/s00_axi_aclk
    RAMB18_X2Y21         RAMB18E1                                     r  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg/CLKARDCLK
                         clock pessimism             -0.029     1.214    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.397    design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t0/t0/s4/out_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_aes_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/t3/t0/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r8/t3/t0/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y19  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t2/t0/s0/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y19  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r9/t2/t0/s0/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y25  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/rf/S4_4/S_1/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y25  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/rf/S4_4/S_1/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y5   design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t0/t2/s4/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y5   design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/r7/t0/t2/s4/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y24  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/rf/S4_4/S_3/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y24  design_aes_i/AES_IP_0/inst/AES_IP_v1_0_S00_AXI_inst/nolabel_line540/rf/S4_4/S_3/out_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y49   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y46   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y46   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y47   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y49   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y47   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X0Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y49   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y46   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y46   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y45   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y46   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y46   design_aes_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



