

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_126_4'
================================================================
* Date:           Fri Jun  2 02:54:27 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  18.815 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  2.070 us|  2.070 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_126_4  |       67|       67|        53|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|     512|    128|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1235|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1747|    283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                    Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fc1_weight_0_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_1_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_10_U  |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10  |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_11_U  |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11  |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_12_U  |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12  |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_13_U  |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13  |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_14_U  |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14  |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_15_U  |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15  |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_2_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_3_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_4_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_5_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_6_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_7_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_8_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8   |        0|  32|   8|    0|    16|   32|     1|          512|
    |fc1_weight_9_U   |DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9   |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                             |        0| 512| 128|    0|   256|  512|    16|         8192|
    +-----------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_591_p2   |         +|   0|  0|  13|           5|           1|
    |and_ln7_fu_642_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln126_fu_585_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln7_3_fu_630_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln7_fu_624_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln7_fu_636_p2      |        or|   0|  0|   2|           1|           1|
    |fc1_output_d0         |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  87|          45|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_3_fu_106               |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_3_cast_reg_747                   |   5|   0|   64|         59|
    |i_3_fu_106                         |   5|   0|    5|          0|
    |mul_10_reg_997                     |  32|   0|   32|          0|
    |mul_11_reg_1017                    |  32|   0|   32|          0|
    |mul_12_reg_1037                    |  32|   0|   32|          0|
    |mul_13_reg_1057                    |  32|   0|   32|          0|
    |mul_14_reg_1077                    |  32|   0|   32|          0|
    |mul_1_reg_797                      |  32|   0|   32|          0|
    |mul_2_reg_817                      |  32|   0|   32|          0|
    |mul_3_reg_837                      |  32|   0|   32|          0|
    |mul_4_reg_857                      |  32|   0|   32|          0|
    |mul_5_reg_877                      |  32|   0|   32|          0|
    |mul_6_reg_897                      |  32|   0|   32|          0|
    |mul_7_reg_917                      |  32|   0|   32|          0|
    |mul_8_reg_937                      |  32|   0|   32|          0|
    |mul_9_reg_957                      |  32|   0|   32|          0|
    |mul_reg_777                        |  32|   0|   32|          0|
    |mul_s_reg_977                      |  32|   0|   32|          0|
    |sum_5_10_reg_1012                  |  32|   0|   32|          0|
    |sum_5_11_reg_1032                  |  32|   0|   32|          0|
    |sum_5_12_reg_1052                  |  32|   0|   32|          0|
    |sum_5_13_reg_1072                  |  32|   0|   32|          0|
    |sum_5_14_reg_1082                  |  32|   0|   32|          0|
    |sum_5_14_reg_1082_pp0_iter51_reg   |  32|   0|   32|          0|
    |sum_5_1_reg_812                    |  32|   0|   32|          0|
    |sum_5_2_reg_832                    |  32|   0|   32|          0|
    |sum_5_3_reg_852                    |  32|   0|   32|          0|
    |sum_5_4_reg_872                    |  32|   0|   32|          0|
    |sum_5_5_reg_892                    |  32|   0|   32|          0|
    |sum_5_6_reg_912                    |  32|   0|   32|          0|
    |sum_5_7_reg_932                    |  32|   0|   32|          0|
    |sum_5_8_reg_952                    |  32|   0|   32|          0|
    |sum_5_9_reg_972                    |  32|   0|   32|          0|
    |sum_5_reg_792                      |  32|   0|   32|          0|
    |sum_5_s_reg_992                    |  32|   0|   32|          0|
    |i_3_cast_reg_747                   |  64|  32|   64|         59|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1235|  32| 1294|        118|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1472_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1472_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1472_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1472_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1472_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1476_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1476_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1476_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1476_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1476_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1480_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1480_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1480_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1480_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1480_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1484_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1484_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1484_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1484_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1484_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1488_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1488_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1488_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1488_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1488_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1492_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1492_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1492_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1492_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1492_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1496_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1496_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1496_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1496_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1496_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1500_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1500_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1500_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1500_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1500_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1504_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1504_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1504_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1504_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1504_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1556_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1556_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1556_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1556_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1556_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1560_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1560_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1560_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1560_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1560_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1564_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1564_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1564_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1564_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1564_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1568_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1568_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1568_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1568_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1568_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1572_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1572_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1572_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1572_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1572_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1576_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1576_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1576_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1576_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1576_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1580_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1580_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1580_p_opcode    |  out|    2|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1580_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1580_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1508_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1508_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1508_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1508_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1512_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1512_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1512_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1512_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1516_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1516_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1516_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1516_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1520_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1520_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1520_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1520_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1524_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1524_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1524_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1524_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1528_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1528_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1528_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1528_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1532_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1532_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1532_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1532_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1536_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1536_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1536_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1536_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1540_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1540_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1540_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1540_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1584_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1584_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1584_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1584_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1588_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1588_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1588_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1588_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1592_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1592_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1592_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1592_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1596_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1596_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1596_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1596_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1600_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1600_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1600_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1600_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1604_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1604_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1604_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1604_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1608_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1608_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1608_p_dout0     |   in|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1608_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1544_p_din0      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1544_p_din1      |  out|   32|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1544_p_opcode    |  out|    5|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1544_p_dout0     |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|grp_fu_1544_p_ce        |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_126_4|  return value|
|flatten_output_load     |   in|   32|     ap_none|            flatten_output_load|        scalar|
|flatten_output_load_1   |   in|   32|     ap_none|          flatten_output_load_1|        scalar|
|flatten_output_load_2   |   in|   32|     ap_none|          flatten_output_load_2|        scalar|
|flatten_output_load_3   |   in|   32|     ap_none|          flatten_output_load_3|        scalar|
|flatten_output_load_4   |   in|   32|     ap_none|          flatten_output_load_4|        scalar|
|flatten_output_load_5   |   in|   32|     ap_none|          flatten_output_load_5|        scalar|
|flatten_output_load_6   |   in|   32|     ap_none|          flatten_output_load_6|        scalar|
|flatten_output_load_7   |   in|   32|     ap_none|          flatten_output_load_7|        scalar|
|flatten_output_load_8   |   in|   32|     ap_none|          flatten_output_load_8|        scalar|
|flatten_output_load_9   |   in|   32|     ap_none|          flatten_output_load_9|        scalar|
|flatten_output_load_10  |   in|   32|     ap_none|         flatten_output_load_10|        scalar|
|flatten_output_load_11  |   in|   32|     ap_none|         flatten_output_load_11|        scalar|
|flatten_output_load_12  |   in|   32|     ap_none|         flatten_output_load_12|        scalar|
|flatten_output_load_13  |   in|   32|     ap_none|         flatten_output_load_13|        scalar|
|flatten_output_load_14  |   in|   32|     ap_none|         flatten_output_load_14|        scalar|
|flatten_output_load_15  |   in|   32|     ap_none|         flatten_output_load_15|        scalar|
|fc1_output_address0     |  out|    4|   ap_memory|                     fc1_output|         array|
|fc1_output_ce0          |  out|    1|   ap_memory|                     fc1_output|         array|
|fc1_output_we0          |  out|    1|   ap_memory|                     fc1_output|         array|
|fc1_output_d0           |  out|   32|   ap_memory|                     fc1_output|         array|
+------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 53


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 1, D = 53, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 56 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%flatten_output_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_15"   --->   Operation 57 'read' 'flatten_output_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%flatten_output_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_14"   --->   Operation 58 'read' 'flatten_output_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%flatten_output_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_13"   --->   Operation 59 'read' 'flatten_output_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%flatten_output_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_12"   --->   Operation 60 'read' 'flatten_output_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%flatten_output_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_11"   --->   Operation 61 'read' 'flatten_output_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%flatten_output_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_10"   --->   Operation 62 'read' 'flatten_output_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%flatten_output_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_9"   --->   Operation 63 'read' 'flatten_output_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%flatten_output_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_8"   --->   Operation 64 'read' 'flatten_output_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%flatten_output_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_7"   --->   Operation 65 'read' 'flatten_output_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%flatten_output_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_6"   --->   Operation 66 'read' 'flatten_output_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%flatten_output_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_5"   --->   Operation 67 'read' 'flatten_output_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%flatten_output_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_4"   --->   Operation 68 'read' 'flatten_output_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%flatten_output_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_3"   --->   Operation 69 'read' 'flatten_output_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%flatten_output_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_2"   --->   Operation 70 'read' 'flatten_output_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%flatten_output_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load_1"   --->   Operation 71 'read' 'flatten_output_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%flatten_output_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %flatten_output_load"   --->   Operation 72 'read' 'flatten_output_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_3"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%i = load i5 %i_3" [DNN.cpp:126]   --->   Operation 75 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.36ns)   --->   "%icmp_ln126 = icmp_eq  i5 %i, i5 16" [DNN.cpp:126]   --->   Operation 77 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln126 = add i5 %i, i5 1" [DNN.cpp:126]   --->   Operation 79 'add' 'add_ln126' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split16, void %.preheader4.preheader.exitStub" [DNN.cpp:126]   --->   Operation 80 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i_3_cast = zext i5 %i" [DNN.cpp:126]   --->   Operation 81 'zext' 'i_3_cast' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%fc1_weight_0_addr = getelementptr i32 %fc1_weight_0, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 82 'getelementptr' 'fc1_weight_0_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%fc1_weight_0_load = load i4 %fc1_weight_0_addr" [DNN.cpp:129]   --->   Operation 83 'load' 'fc1_weight_0_load' <Predicate = (!icmp_ln126)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln126 = store i5 %add_ln126, i5 %i_3" [DNN.cpp:126]   --->   Operation 84 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%fc1_weight_0_load = load i4 %fc1_weight_0_addr" [DNN.cpp:129]   --->   Operation 85 'load' 'fc1_weight_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 86 [2/2] (12.3ns)   --->   "%mul = fmul i32 %flatten_output_load_read, i32 %fc1_weight_0_load" [DNN.cpp:129]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 87 [1/2] (12.3ns)   --->   "%mul = fmul i32 %flatten_output_load_read, i32 %fc1_weight_0_load" [DNN.cpp:129]   --->   Operation 87 'fmul' 'mul' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.8>
ST_4 : Operation 88 [3/3] (18.8ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [DNN.cpp:129]   --->   Operation 88 'fadd' 'sum_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%fc1_weight_1_addr = getelementptr i32 %fc1_weight_1, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 89 'getelementptr' 'fc1_weight_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%fc1_weight_1_load = load i4 %fc1_weight_1_addr" [DNN.cpp:129]   --->   Operation 90 'load' 'fc1_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 5 <SV = 4> <Delay = 18.8>
ST_5 : Operation 91 [2/3] (18.8ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [DNN.cpp:129]   --->   Operation 91 'fadd' 'sum_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (2.32ns)   --->   "%fc1_weight_1_load = load i4 %fc1_weight_1_addr" [DNN.cpp:129]   --->   Operation 92 'load' 'fc1_weight_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 93 [2/2] (12.3ns)   --->   "%mul_1 = fmul i32 %flatten_output_load_1_read, i32 %fc1_weight_1_load" [DNN.cpp:129]   --->   Operation 93 'fmul' 'mul_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 94 [1/3] (18.8ns)   --->   "%sum_5 = fadd i32 %mul, i32 0" [DNN.cpp:129]   --->   Operation 94 'fadd' 'sum_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/2] (12.3ns)   --->   "%mul_1 = fmul i32 %flatten_output_load_1_read, i32 %fc1_weight_1_load" [DNN.cpp:129]   --->   Operation 95 'fmul' 'mul_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 96 [3/3] (18.8ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_1" [DNN.cpp:129]   --->   Operation 96 'fadd' 'sum_5_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%fc1_weight_2_addr = getelementptr i32 %fc1_weight_2, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 97 'getelementptr' 'fc1_weight_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (2.32ns)   --->   "%fc1_weight_2_load = load i4 %fc1_weight_2_addr" [DNN.cpp:129]   --->   Operation 98 'load' 'fc1_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 8 <SV = 7> <Delay = 18.8>
ST_8 : Operation 99 [2/3] (18.8ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_1" [DNN.cpp:129]   --->   Operation 99 'fadd' 'sum_5_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/2] (2.32ns)   --->   "%fc1_weight_2_load = load i4 %fc1_weight_2_addr" [DNN.cpp:129]   --->   Operation 100 'load' 'fc1_weight_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_8 : Operation 101 [2/2] (12.3ns)   --->   "%mul_2 = fmul i32 %flatten_output_load_2_read, i32 %fc1_weight_2_load" [DNN.cpp:129]   --->   Operation 101 'fmul' 'mul_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.8>
ST_9 : Operation 102 [1/3] (18.8ns)   --->   "%sum_5_1 = fadd i32 %sum_5, i32 %mul_1" [DNN.cpp:129]   --->   Operation 102 'fadd' 'sum_5_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/2] (12.3ns)   --->   "%mul_2 = fmul i32 %flatten_output_load_2_read, i32 %fc1_weight_2_load" [DNN.cpp:129]   --->   Operation 103 'fmul' 'mul_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.8>
ST_10 : Operation 104 [3/3] (18.8ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_2" [DNN.cpp:129]   --->   Operation 104 'fadd' 'sum_5_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%fc1_weight_3_addr = getelementptr i32 %fc1_weight_3, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 105 'getelementptr' 'fc1_weight_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (2.32ns)   --->   "%fc1_weight_3_load = load i4 %fc1_weight_3_addr" [DNN.cpp:129]   --->   Operation 106 'load' 'fc1_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 11 <SV = 10> <Delay = 18.8>
ST_11 : Operation 107 [2/3] (18.8ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_2" [DNN.cpp:129]   --->   Operation 107 'fadd' 'sum_5_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/2] (2.32ns)   --->   "%fc1_weight_3_load = load i4 %fc1_weight_3_addr" [DNN.cpp:129]   --->   Operation 108 'load' 'fc1_weight_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_11 : Operation 109 [2/2] (12.3ns)   --->   "%mul_3 = fmul i32 %flatten_output_load_3_read, i32 %fc1_weight_3_load" [DNN.cpp:129]   --->   Operation 109 'fmul' 'mul_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.8>
ST_12 : Operation 110 [1/3] (18.8ns)   --->   "%sum_5_2 = fadd i32 %sum_5_1, i32 %mul_2" [DNN.cpp:129]   --->   Operation 110 'fadd' 'sum_5_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/2] (12.3ns)   --->   "%mul_3 = fmul i32 %flatten_output_load_3_read, i32 %fc1_weight_3_load" [DNN.cpp:129]   --->   Operation 111 'fmul' 'mul_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 18.8>
ST_13 : Operation 112 [3/3] (18.8ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_3" [DNN.cpp:129]   --->   Operation 112 'fadd' 'sum_5_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%fc1_weight_4_addr = getelementptr i32 %fc1_weight_4, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 113 'getelementptr' 'fc1_weight_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [2/2] (2.32ns)   --->   "%fc1_weight_4_load = load i4 %fc1_weight_4_addr" [DNN.cpp:129]   --->   Operation 114 'load' 'fc1_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 14 <SV = 13> <Delay = 18.8>
ST_14 : Operation 115 [2/3] (18.8ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_3" [DNN.cpp:129]   --->   Operation 115 'fadd' 'sum_5_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/2] (2.32ns)   --->   "%fc1_weight_4_load = load i4 %fc1_weight_4_addr" [DNN.cpp:129]   --->   Operation 116 'load' 'fc1_weight_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 117 [2/2] (12.3ns)   --->   "%mul_4 = fmul i32 %flatten_output_load_4_read, i32 %fc1_weight_4_load" [DNN.cpp:129]   --->   Operation 117 'fmul' 'mul_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.8>
ST_15 : Operation 118 [1/3] (18.8ns)   --->   "%sum_5_3 = fadd i32 %sum_5_2, i32 %mul_3" [DNN.cpp:129]   --->   Operation 118 'fadd' 'sum_5_3' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/2] (12.3ns)   --->   "%mul_4 = fmul i32 %flatten_output_load_4_read, i32 %fc1_weight_4_load" [DNN.cpp:129]   --->   Operation 119 'fmul' 'mul_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.8>
ST_16 : Operation 120 [3/3] (18.8ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_4" [DNN.cpp:129]   --->   Operation 120 'fadd' 'sum_5_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%fc1_weight_5_addr = getelementptr i32 %fc1_weight_5, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 121 'getelementptr' 'fc1_weight_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [2/2] (2.32ns)   --->   "%fc1_weight_5_load = load i4 %fc1_weight_5_addr" [DNN.cpp:129]   --->   Operation 122 'load' 'fc1_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 17 <SV = 16> <Delay = 18.8>
ST_17 : Operation 123 [2/3] (18.8ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_4" [DNN.cpp:129]   --->   Operation 123 'fadd' 'sum_5_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/2] (2.32ns)   --->   "%fc1_weight_5_load = load i4 %fc1_weight_5_addr" [DNN.cpp:129]   --->   Operation 124 'load' 'fc1_weight_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_17 : Operation 125 [2/2] (12.3ns)   --->   "%mul_5 = fmul i32 %flatten_output_load_5_read, i32 %fc1_weight_5_load" [DNN.cpp:129]   --->   Operation 125 'fmul' 'mul_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 18.8>
ST_18 : Operation 126 [1/3] (18.8ns)   --->   "%sum_5_4 = fadd i32 %sum_5_3, i32 %mul_4" [DNN.cpp:129]   --->   Operation 126 'fadd' 'sum_5_4' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/2] (12.3ns)   --->   "%mul_5 = fmul i32 %flatten_output_load_5_read, i32 %fc1_weight_5_load" [DNN.cpp:129]   --->   Operation 127 'fmul' 'mul_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.8>
ST_19 : Operation 128 [3/3] (18.8ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_5" [DNN.cpp:129]   --->   Operation 128 'fadd' 'sum_5_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%fc1_weight_6_addr = getelementptr i32 %fc1_weight_6, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 129 'getelementptr' 'fc1_weight_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [2/2] (2.32ns)   --->   "%fc1_weight_6_load = load i4 %fc1_weight_6_addr" [DNN.cpp:129]   --->   Operation 130 'load' 'fc1_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 20 <SV = 19> <Delay = 18.8>
ST_20 : Operation 131 [2/3] (18.8ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_5" [DNN.cpp:129]   --->   Operation 131 'fadd' 'sum_5_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [1/2] (2.32ns)   --->   "%fc1_weight_6_load = load i4 %fc1_weight_6_addr" [DNN.cpp:129]   --->   Operation 132 'load' 'fc1_weight_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_20 : Operation 133 [2/2] (12.3ns)   --->   "%mul_6 = fmul i32 %flatten_output_load_6_read, i32 %fc1_weight_6_load" [DNN.cpp:129]   --->   Operation 133 'fmul' 'mul_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 18.8>
ST_21 : Operation 134 [1/3] (18.8ns)   --->   "%sum_5_5 = fadd i32 %sum_5_4, i32 %mul_5" [DNN.cpp:129]   --->   Operation 134 'fadd' 'sum_5_5' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 135 [1/2] (12.3ns)   --->   "%mul_6 = fmul i32 %flatten_output_load_6_read, i32 %fc1_weight_6_load" [DNN.cpp:129]   --->   Operation 135 'fmul' 'mul_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 18.8>
ST_22 : Operation 136 [3/3] (18.8ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_6" [DNN.cpp:129]   --->   Operation 136 'fadd' 'sum_5_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%fc1_weight_7_addr = getelementptr i32 %fc1_weight_7, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 137 'getelementptr' 'fc1_weight_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [2/2] (2.32ns)   --->   "%fc1_weight_7_load = load i4 %fc1_weight_7_addr" [DNN.cpp:129]   --->   Operation 138 'load' 'fc1_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 23 <SV = 22> <Delay = 18.8>
ST_23 : Operation 139 [2/3] (18.8ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_6" [DNN.cpp:129]   --->   Operation 139 'fadd' 'sum_5_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/2] (2.32ns)   --->   "%fc1_weight_7_load = load i4 %fc1_weight_7_addr" [DNN.cpp:129]   --->   Operation 140 'load' 'fc1_weight_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_23 : Operation 141 [2/2] (12.3ns)   --->   "%mul_7 = fmul i32 %flatten_output_load_7_read, i32 %fc1_weight_7_load" [DNN.cpp:129]   --->   Operation 141 'fmul' 'mul_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 18.8>
ST_24 : Operation 142 [1/3] (18.8ns)   --->   "%sum_5_6 = fadd i32 %sum_5_5, i32 %mul_6" [DNN.cpp:129]   --->   Operation 142 'fadd' 'sum_5_6' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/2] (12.3ns)   --->   "%mul_7 = fmul i32 %flatten_output_load_7_read, i32 %fc1_weight_7_load" [DNN.cpp:129]   --->   Operation 143 'fmul' 'mul_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 18.8>
ST_25 : Operation 144 [3/3] (18.8ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_7" [DNN.cpp:129]   --->   Operation 144 'fadd' 'sum_5_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%fc1_weight_8_addr = getelementptr i32 %fc1_weight_8, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 145 'getelementptr' 'fc1_weight_8_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [2/2] (2.32ns)   --->   "%fc1_weight_8_load = load i4 %fc1_weight_8_addr" [DNN.cpp:129]   --->   Operation 146 'load' 'fc1_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 26 <SV = 25> <Delay = 18.8>
ST_26 : Operation 147 [2/3] (18.8ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_7" [DNN.cpp:129]   --->   Operation 147 'fadd' 'sum_5_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/2] (2.32ns)   --->   "%fc1_weight_8_load = load i4 %fc1_weight_8_addr" [DNN.cpp:129]   --->   Operation 148 'load' 'fc1_weight_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_26 : Operation 149 [2/2] (12.3ns)   --->   "%mul_8 = fmul i32 %flatten_output_load_8_read, i32 %fc1_weight_8_load" [DNN.cpp:129]   --->   Operation 149 'fmul' 'mul_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 18.8>
ST_27 : Operation 150 [1/3] (18.8ns)   --->   "%sum_5_7 = fadd i32 %sum_5_6, i32 %mul_7" [DNN.cpp:129]   --->   Operation 150 'fadd' 'sum_5_7' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/2] (12.3ns)   --->   "%mul_8 = fmul i32 %flatten_output_load_8_read, i32 %fc1_weight_8_load" [DNN.cpp:129]   --->   Operation 151 'fmul' 'mul_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 18.8>
ST_28 : Operation 152 [3/3] (18.8ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_8" [DNN.cpp:129]   --->   Operation 152 'fadd' 'sum_5_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 153 [1/1] (0.00ns)   --->   "%fc1_weight_9_addr = getelementptr i32 %fc1_weight_9, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 153 'getelementptr' 'fc1_weight_9_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 154 [2/2] (2.32ns)   --->   "%fc1_weight_9_load = load i4 %fc1_weight_9_addr" [DNN.cpp:129]   --->   Operation 154 'load' 'fc1_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 29 <SV = 28> <Delay = 18.8>
ST_29 : Operation 155 [2/3] (18.8ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_8" [DNN.cpp:129]   --->   Operation 155 'fadd' 'sum_5_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 156 [1/2] (2.32ns)   --->   "%fc1_weight_9_load = load i4 %fc1_weight_9_addr" [DNN.cpp:129]   --->   Operation 156 'load' 'fc1_weight_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_29 : Operation 157 [2/2] (12.3ns)   --->   "%mul_9 = fmul i32 %flatten_output_load_9_read, i32 %fc1_weight_9_load" [DNN.cpp:129]   --->   Operation 157 'fmul' 'mul_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 18.8>
ST_30 : Operation 158 [1/3] (18.8ns)   --->   "%sum_5_8 = fadd i32 %sum_5_7, i32 %mul_8" [DNN.cpp:129]   --->   Operation 158 'fadd' 'sum_5_8' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [1/2] (12.3ns)   --->   "%mul_9 = fmul i32 %flatten_output_load_9_read, i32 %fc1_weight_9_load" [DNN.cpp:129]   --->   Operation 159 'fmul' 'mul_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 18.8>
ST_31 : Operation 160 [3/3] (18.8ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_9" [DNN.cpp:129]   --->   Operation 160 'fadd' 'sum_5_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%fc1_weight_10_addr = getelementptr i32 %fc1_weight_10, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 161 'getelementptr' 'fc1_weight_10_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [2/2] (2.32ns)   --->   "%fc1_weight_10_load = load i4 %fc1_weight_10_addr" [DNN.cpp:129]   --->   Operation 162 'load' 'fc1_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 32 <SV = 31> <Delay = 18.8>
ST_32 : Operation 163 [2/3] (18.8ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_9" [DNN.cpp:129]   --->   Operation 163 'fadd' 'sum_5_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 164 [1/2] (2.32ns)   --->   "%fc1_weight_10_load = load i4 %fc1_weight_10_addr" [DNN.cpp:129]   --->   Operation 164 'load' 'fc1_weight_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_32 : Operation 165 [2/2] (12.3ns)   --->   "%mul_s = fmul i32 %flatten_output_load_10_read, i32 %fc1_weight_10_load" [DNN.cpp:129]   --->   Operation 165 'fmul' 'mul_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 18.8>
ST_33 : Operation 166 [1/3] (18.8ns)   --->   "%sum_5_9 = fadd i32 %sum_5_8, i32 %mul_9" [DNN.cpp:129]   --->   Operation 166 'fadd' 'sum_5_9' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/2] (12.3ns)   --->   "%mul_s = fmul i32 %flatten_output_load_10_read, i32 %fc1_weight_10_load" [DNN.cpp:129]   --->   Operation 167 'fmul' 'mul_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 18.8>
ST_34 : Operation 168 [3/3] (18.8ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_s" [DNN.cpp:129]   --->   Operation 168 'fadd' 'sum_5_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 169 [1/1] (0.00ns)   --->   "%fc1_weight_11_addr = getelementptr i32 %fc1_weight_11, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 169 'getelementptr' 'fc1_weight_11_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 170 [2/2] (2.32ns)   --->   "%fc1_weight_11_load = load i4 %fc1_weight_11_addr" [DNN.cpp:129]   --->   Operation 170 'load' 'fc1_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 35 <SV = 34> <Delay = 18.8>
ST_35 : Operation 171 [2/3] (18.8ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_s" [DNN.cpp:129]   --->   Operation 171 'fadd' 'sum_5_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 172 [1/2] (2.32ns)   --->   "%fc1_weight_11_load = load i4 %fc1_weight_11_addr" [DNN.cpp:129]   --->   Operation 172 'load' 'fc1_weight_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_35 : Operation 173 [2/2] (12.3ns)   --->   "%mul_10 = fmul i32 %flatten_output_load_11_read, i32 %fc1_weight_11_load" [DNN.cpp:129]   --->   Operation 173 'fmul' 'mul_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 18.8>
ST_36 : Operation 174 [1/3] (18.8ns)   --->   "%sum_5_s = fadd i32 %sum_5_9, i32 %mul_s" [DNN.cpp:129]   --->   Operation 174 'fadd' 'sum_5_s' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 175 [1/2] (12.3ns)   --->   "%mul_10 = fmul i32 %flatten_output_load_11_read, i32 %fc1_weight_11_load" [DNN.cpp:129]   --->   Operation 175 'fmul' 'mul_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 18.8>
ST_37 : Operation 176 [3/3] (18.8ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_10" [DNN.cpp:129]   --->   Operation 176 'fadd' 'sum_5_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%fc1_weight_12_addr = getelementptr i32 %fc1_weight_12, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 177 'getelementptr' 'fc1_weight_12_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 178 [2/2] (2.32ns)   --->   "%fc1_weight_12_load = load i4 %fc1_weight_12_addr" [DNN.cpp:129]   --->   Operation 178 'load' 'fc1_weight_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 38 <SV = 37> <Delay = 18.8>
ST_38 : Operation 179 [2/3] (18.8ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_10" [DNN.cpp:129]   --->   Operation 179 'fadd' 'sum_5_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 180 [1/2] (2.32ns)   --->   "%fc1_weight_12_load = load i4 %fc1_weight_12_addr" [DNN.cpp:129]   --->   Operation 180 'load' 'fc1_weight_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_38 : Operation 181 [2/2] (12.3ns)   --->   "%mul_11 = fmul i32 %flatten_output_load_12_read, i32 %fc1_weight_12_load" [DNN.cpp:129]   --->   Operation 181 'fmul' 'mul_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 18.8>
ST_39 : Operation 182 [1/3] (18.8ns)   --->   "%sum_5_10 = fadd i32 %sum_5_s, i32 %mul_10" [DNN.cpp:129]   --->   Operation 182 'fadd' 'sum_5_10' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [1/2] (12.3ns)   --->   "%mul_11 = fmul i32 %flatten_output_load_12_read, i32 %fc1_weight_12_load" [DNN.cpp:129]   --->   Operation 183 'fmul' 'mul_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 18.8>
ST_40 : Operation 184 [3/3] (18.8ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_11" [DNN.cpp:129]   --->   Operation 184 'fadd' 'sum_5_11' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%fc1_weight_13_addr = getelementptr i32 %fc1_weight_13, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 185 'getelementptr' 'fc1_weight_13_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [2/2] (2.32ns)   --->   "%fc1_weight_13_load = load i4 %fc1_weight_13_addr" [DNN.cpp:129]   --->   Operation 186 'load' 'fc1_weight_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 41 <SV = 40> <Delay = 18.8>
ST_41 : Operation 187 [2/3] (18.8ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_11" [DNN.cpp:129]   --->   Operation 187 'fadd' 'sum_5_11' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 188 [1/2] (2.32ns)   --->   "%fc1_weight_13_load = load i4 %fc1_weight_13_addr" [DNN.cpp:129]   --->   Operation 188 'load' 'fc1_weight_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_41 : Operation 189 [2/2] (12.3ns)   --->   "%mul_12 = fmul i32 %flatten_output_load_13_read, i32 %fc1_weight_13_load" [DNN.cpp:129]   --->   Operation 189 'fmul' 'mul_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 18.8>
ST_42 : Operation 190 [1/3] (18.8ns)   --->   "%sum_5_11 = fadd i32 %sum_5_10, i32 %mul_11" [DNN.cpp:129]   --->   Operation 190 'fadd' 'sum_5_11' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 191 [1/2] (12.3ns)   --->   "%mul_12 = fmul i32 %flatten_output_load_13_read, i32 %fc1_weight_13_load" [DNN.cpp:129]   --->   Operation 191 'fmul' 'mul_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 18.8>
ST_43 : Operation 192 [3/3] (18.8ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_12" [DNN.cpp:129]   --->   Operation 192 'fadd' 'sum_5_12' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%fc1_weight_14_addr = getelementptr i32 %fc1_weight_14, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 193 'getelementptr' 'fc1_weight_14_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [2/2] (2.32ns)   --->   "%fc1_weight_14_load = load i4 %fc1_weight_14_addr" [DNN.cpp:129]   --->   Operation 194 'load' 'fc1_weight_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 44 <SV = 43> <Delay = 18.8>
ST_44 : Operation 195 [2/3] (18.8ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_12" [DNN.cpp:129]   --->   Operation 195 'fadd' 'sum_5_12' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 196 [1/2] (2.32ns)   --->   "%fc1_weight_14_load = load i4 %fc1_weight_14_addr" [DNN.cpp:129]   --->   Operation 196 'load' 'fc1_weight_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_44 : Operation 197 [2/2] (12.3ns)   --->   "%mul_13 = fmul i32 %flatten_output_load_14_read, i32 %fc1_weight_14_load" [DNN.cpp:129]   --->   Operation 197 'fmul' 'mul_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 18.8>
ST_45 : Operation 198 [1/3] (18.8ns)   --->   "%sum_5_12 = fadd i32 %sum_5_11, i32 %mul_12" [DNN.cpp:129]   --->   Operation 198 'fadd' 'sum_5_12' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 199 [1/2] (12.3ns)   --->   "%mul_13 = fmul i32 %flatten_output_load_14_read, i32 %fc1_weight_14_load" [DNN.cpp:129]   --->   Operation 199 'fmul' 'mul_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 18.8>
ST_46 : Operation 200 [3/3] (18.8ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_13" [DNN.cpp:129]   --->   Operation 200 'fadd' 'sum_5_13' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 201 [1/1] (0.00ns)   --->   "%fc1_weight_15_addr = getelementptr i32 %fc1_weight_15, i64 0, i64 %i_3_cast" [DNN.cpp:129]   --->   Operation 201 'getelementptr' 'fc1_weight_15_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 202 [2/2] (2.32ns)   --->   "%fc1_weight_15_load = load i4 %fc1_weight_15_addr" [DNN.cpp:129]   --->   Operation 202 'load' 'fc1_weight_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 47 <SV = 46> <Delay = 18.8>
ST_47 : Operation 203 [2/3] (18.8ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_13" [DNN.cpp:129]   --->   Operation 203 'fadd' 'sum_5_13' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 204 [1/2] (2.32ns)   --->   "%fc1_weight_15_load = load i4 %fc1_weight_15_addr" [DNN.cpp:129]   --->   Operation 204 'load' 'fc1_weight_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_47 : Operation 205 [2/2] (12.3ns)   --->   "%mul_14 = fmul i32 %flatten_output_load_15_read, i32 %fc1_weight_15_load" [DNN.cpp:129]   --->   Operation 205 'fmul' 'mul_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 18.8>
ST_48 : Operation 206 [1/3] (18.8ns)   --->   "%sum_5_13 = fadd i32 %sum_5_12, i32 %mul_13" [DNN.cpp:129]   --->   Operation 206 'fadd' 'sum_5_13' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [1/2] (12.3ns)   --->   "%mul_14 = fmul i32 %flatten_output_load_15_read, i32 %fc1_weight_15_load" [DNN.cpp:129]   --->   Operation 207 'fmul' 'mul_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 18.8>
ST_49 : Operation 208 [3/3] (18.8ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_14" [DNN.cpp:129]   --->   Operation 208 'fadd' 'sum_5_14' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 18.8>
ST_50 : Operation 209 [2/3] (18.8ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_14" [DNN.cpp:129]   --->   Operation 209 'fadd' 'sum_5_14' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 18.8>
ST_51 : Operation 210 [1/3] (18.8ns)   --->   "%sum_5_14 = fadd i32 %sum_5_13, i32 %mul_14" [DNN.cpp:129]   --->   Operation 210 'fadd' 'sum_5_14' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.43>
ST_52 : Operation 211 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp_olt  i32 %sum_5_14, i32 0" [DNN.cpp:7]   --->   Operation 211 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 225 'ret' 'ret_ln0' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 8.73>
ST_53 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [DNN.cpp:127]   --->   Operation 212 'specloopname' 'specloopname_ln127' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %sum_5_14" [DNN.cpp:7]   --->   Operation 213 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [DNN.cpp:7]   --->   Operation 214 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [DNN.cpp:7]   --->   Operation 215 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 216 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_22, i8 255" [DNN.cpp:7]   --->   Operation 216 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 217 [1/1] (2.44ns)   --->   "%icmp_ln7_3 = icmp_eq  i23 %trunc_ln7, i23 0" [DNN.cpp:7]   --->   Operation 217 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_3, i1 %icmp_ln7" [DNN.cpp:7]   --->   Operation 218 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 219 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp_olt  i32 %sum_5_14, i32 0" [DNN.cpp:7]   --->   Operation 219 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_23" [DNN.cpp:7]   --->   Operation 220 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_5_14" [DNN.cpp:7]   --->   Operation 221 'select' 'select_ln7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 222 [1/1] (0.00ns)   --->   "%fc1_output_addr = getelementptr i32 %fc1_output, i64 0, i64 %i_3_cast" [DNN.cpp:131]   --->   Operation 222 'getelementptr' 'fc1_output_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 223 [1/1] (2.32ns)   --->   "%store_ln131 = store i32 %select_ln7, i4 %fc1_output_addr" [DNN.cpp:131]   --->   Operation 223 'store' 'store_ln131' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flatten_output_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flatten_output_load_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fc1_weight_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weight_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                         (alloca           ) [ 010000000000000000000000000000000000000000000000000000]
flatten_output_load_15_read (read             ) [ 011111111111111111111111111111111111111111111111100000]
flatten_output_load_14_read (read             ) [ 011111111111111111111111111111111111111111111100000000]
flatten_output_load_13_read (read             ) [ 011111111111111111111111111111111111111111100000000000]
flatten_output_load_12_read (read             ) [ 011111111111111111111111111111111111111100000000000000]
flatten_output_load_11_read (read             ) [ 011111111111111111111111111111111111100000000000000000]
flatten_output_load_10_read (read             ) [ 011111111111111111111111111111111100000000000000000000]
flatten_output_load_9_read  (read             ) [ 011111111111111111111111111111100000000000000000000000]
flatten_output_load_8_read  (read             ) [ 011111111111111111111111111100000000000000000000000000]
flatten_output_load_7_read  (read             ) [ 011111111111111111111111100000000000000000000000000000]
flatten_output_load_6_read  (read             ) [ 011111111111111111111100000000000000000000000000000000]
flatten_output_load_5_read  (read             ) [ 011111111111111111100000000000000000000000000000000000]
flatten_output_load_4_read  (read             ) [ 011111111111111100000000000000000000000000000000000000]
flatten_output_load_3_read  (read             ) [ 011111111111100000000000000000000000000000000000000000]
flatten_output_load_2_read  (read             ) [ 011111111100000000000000000000000000000000000000000000]
flatten_output_load_1_read  (read             ) [ 011111100000000000000000000000000000000000000000000000]
flatten_output_load_read    (read             ) [ 011100000000000000000000000000000000000000000000000000]
store_ln0                   (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000000000000000000000000]
i                           (load             ) [ 000000000000000000000000000000000000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln126                  (icmp             ) [ 011111111111111111111111111111111111111111111111111110]
empty                       (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln126                   (add              ) [ 000000000000000000000000000000000000000000000000000000]
br_ln126                    (br               ) [ 000000000000000000000000000000000000000000000000000000]
i_3_cast                    (zext             ) [ 011111111111111111111111111111111111111111111111111111]
fc1_weight_0_addr           (getelementptr    ) [ 011000000000000000000000000000000000000000000000000000]
store_ln126                 (store            ) [ 000000000000000000000000000000000000000000000000000000]
fc1_weight_0_load           (load             ) [ 010100000000000000000000000000000000000000000000000000]
mul                         (fmul             ) [ 010011100000000000000000000000000000000000000000000000]
fc1_weight_1_addr           (getelementptr    ) [ 010001000000000000000000000000000000000000000000000000]
fc1_weight_1_load           (load             ) [ 010000100000000000000000000000000000000000000000000000]
sum_5                       (fadd             ) [ 010000011100000000000000000000000000000000000000000000]
mul_1                       (fmul             ) [ 010000011100000000000000000000000000000000000000000000]
fc1_weight_2_addr           (getelementptr    ) [ 010000001000000000000000000000000000000000000000000000]
fc1_weight_2_load           (load             ) [ 010000000100000000000000000000000000000000000000000000]
sum_5_1                     (fadd             ) [ 010000000011100000000000000000000000000000000000000000]
mul_2                       (fmul             ) [ 010000000011100000000000000000000000000000000000000000]
fc1_weight_3_addr           (getelementptr    ) [ 010000000001000000000000000000000000000000000000000000]
fc1_weight_3_load           (load             ) [ 010000000000100000000000000000000000000000000000000000]
sum_5_2                     (fadd             ) [ 010000000000011100000000000000000000000000000000000000]
mul_3                       (fmul             ) [ 010000000000011100000000000000000000000000000000000000]
fc1_weight_4_addr           (getelementptr    ) [ 010000000000001000000000000000000000000000000000000000]
fc1_weight_4_load           (load             ) [ 010000000000000100000000000000000000000000000000000000]
sum_5_3                     (fadd             ) [ 010000000000000011100000000000000000000000000000000000]
mul_4                       (fmul             ) [ 010000000000000011100000000000000000000000000000000000]
fc1_weight_5_addr           (getelementptr    ) [ 010000000000000001000000000000000000000000000000000000]
fc1_weight_5_load           (load             ) [ 010000000000000000100000000000000000000000000000000000]
sum_5_4                     (fadd             ) [ 010000000000000000011100000000000000000000000000000000]
mul_5                       (fmul             ) [ 010000000000000000011100000000000000000000000000000000]
fc1_weight_6_addr           (getelementptr    ) [ 010000000000000000001000000000000000000000000000000000]
fc1_weight_6_load           (load             ) [ 010000000000000000000100000000000000000000000000000000]
sum_5_5                     (fadd             ) [ 010000000000000000000011100000000000000000000000000000]
mul_6                       (fmul             ) [ 010000000000000000000011100000000000000000000000000000]
fc1_weight_7_addr           (getelementptr    ) [ 010000000000000000000001000000000000000000000000000000]
fc1_weight_7_load           (load             ) [ 010000000000000000000000100000000000000000000000000000]
sum_5_6                     (fadd             ) [ 010000000000000000000000011100000000000000000000000000]
mul_7                       (fmul             ) [ 010000000000000000000000011100000000000000000000000000]
fc1_weight_8_addr           (getelementptr    ) [ 010000000000000000000000001000000000000000000000000000]
fc1_weight_8_load           (load             ) [ 010000000000000000000000000100000000000000000000000000]
sum_5_7                     (fadd             ) [ 010000000000000000000000000011100000000000000000000000]
mul_8                       (fmul             ) [ 010000000000000000000000000011100000000000000000000000]
fc1_weight_9_addr           (getelementptr    ) [ 010000000000000000000000000001000000000000000000000000]
fc1_weight_9_load           (load             ) [ 010000000000000000000000000000100000000000000000000000]
sum_5_8                     (fadd             ) [ 010000000000000000000000000000011100000000000000000000]
mul_9                       (fmul             ) [ 010000000000000000000000000000011100000000000000000000]
fc1_weight_10_addr          (getelementptr    ) [ 010000000000000000000000000000001000000000000000000000]
fc1_weight_10_load          (load             ) [ 010000000000000000000000000000000100000000000000000000]
sum_5_9                     (fadd             ) [ 010000000000000000000000000000000011100000000000000000]
mul_s                       (fmul             ) [ 010000000000000000000000000000000011100000000000000000]
fc1_weight_11_addr          (getelementptr    ) [ 010000000000000000000000000000000001000000000000000000]
fc1_weight_11_load          (load             ) [ 010000000000000000000000000000000000100000000000000000]
sum_5_s                     (fadd             ) [ 010000000000000000000000000000000000011100000000000000]
mul_10                      (fmul             ) [ 010000000000000000000000000000000000011100000000000000]
fc1_weight_12_addr          (getelementptr    ) [ 010000000000000000000000000000000000001000000000000000]
fc1_weight_12_load          (load             ) [ 010000000000000000000000000000000000000100000000000000]
sum_5_10                    (fadd             ) [ 010000000000000000000000000000000000000011100000000000]
mul_11                      (fmul             ) [ 010000000000000000000000000000000000000011100000000000]
fc1_weight_13_addr          (getelementptr    ) [ 010000000000000000000000000000000000000001000000000000]
fc1_weight_13_load          (load             ) [ 010000000000000000000000000000000000000000100000000000]
sum_5_11                    (fadd             ) [ 010000000000000000000000000000000000000000011100000000]
mul_12                      (fmul             ) [ 010000000000000000000000000000000000000000011100000000]
fc1_weight_14_addr          (getelementptr    ) [ 010000000000000000000000000000000000000000001000000000]
fc1_weight_14_load          (load             ) [ 010000000000000000000000000000000000000000000100000000]
sum_5_12                    (fadd             ) [ 010000000000000000000000000000000000000000000011100000]
mul_13                      (fmul             ) [ 010000000000000000000000000000000000000000000011100000]
fc1_weight_15_addr          (getelementptr    ) [ 010000000000000000000000000000000000000000000001000000]
fc1_weight_15_load          (load             ) [ 010000000000000000000000000000000000000000000000100000]
sum_5_13                    (fadd             ) [ 010000000000000000000000000000000000000000000000011100]
mul_14                      (fmul             ) [ 010000000000000000000000000000000000000000000000011100]
sum_5_14                    (fadd             ) [ 010000000000000000000000000000000000000000000000000011]
specloopname_ln127          (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
bitcast_ln7                 (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_22                      (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln7                   (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln7                    (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
icmp_ln7_3                  (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
or_ln7                      (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_23                      (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
and_ln7                     (and              ) [ 000000000000000000000000000000000000000000000000000000]
select_ln7                  (select           ) [ 000000000000000000000000000000000000000000000000000000]
fc1_output_addr             (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000]
store_ln131                 (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln0                     (ret              ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flatten_output_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flatten_output_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flatten_output_load_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flatten_output_load_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flatten_output_load_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="flatten_output_load_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flatten_output_load_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="flatten_output_load_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="flatten_output_load_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="flatten_output_load_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="flatten_output_load_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="flatten_output_load_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="flatten_output_load_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="flatten_output_load_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="flatten_output_load_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="flatten_output_load_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_output_load_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fc1_output">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="fc1_weight_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="fc1_weight_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="fc1_weight_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="fc1_weight_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="fc1_weight_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="fc1_weight_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fc1_weight_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="fc1_weight_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="fc1_weight_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="fc1_weight_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="fc1_weight_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="fc1_weight_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="fc1_weight_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="fc1_weight_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="fc1_weight_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="fc1_weight_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="flatten_output_load_15_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="46"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_15_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="flatten_output_load_14_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="43"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_14_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="flatten_output_load_13_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="40"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_13_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="flatten_output_load_12_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_12_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="flatten_output_load_11_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_11_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="flatten_output_load_10_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_10_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="flatten_output_load_9_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_9_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="flatten_output_load_8_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_8_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="flatten_output_load_7_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_7_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="flatten_output_load_6_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_6_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="flatten_output_load_5_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_5_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="flatten_output_load_4_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_4_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="flatten_output_load_3_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_3_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="flatten_output_load_2_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_2_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="flatten_output_load_1_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_1_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="flatten_output_load_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flatten_output_load_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="fc1_weight_0_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_0_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_0_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="fc1_weight_1_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="3"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_1_addr/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_1_load/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="fc1_weight_2_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="6"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_2_addr/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_2_load/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="fc1_weight_3_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="9"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_3_addr/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_3_load/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="fc1_weight_4_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="12"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_4_addr/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_4_load/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="fc1_weight_5_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="15"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_5_addr/16 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_5_load/16 "/>
</bind>
</comp>

<comp id="284" class="1004" name="fc1_weight_6_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="18"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_6_addr/19 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_6_load/19 "/>
</bind>
</comp>

<comp id="297" class="1004" name="fc1_weight_7_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="21"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_7_addr/22 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_7_load/22 "/>
</bind>
</comp>

<comp id="310" class="1004" name="fc1_weight_8_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="24"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_8_addr/25 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_8_load/25 "/>
</bind>
</comp>

<comp id="323" class="1004" name="fc1_weight_9_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="27"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_9_addr/28 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_9_load/28 "/>
</bind>
</comp>

<comp id="336" class="1004" name="fc1_weight_10_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="30"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_10_addr/31 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_10_load/31 "/>
</bind>
</comp>

<comp id="349" class="1004" name="fc1_weight_11_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="33"/>
<pin id="353" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_11_addr/34 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_11_load/34 "/>
</bind>
</comp>

<comp id="362" class="1004" name="fc1_weight_12_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="36"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_12_addr/37 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_12_load/37 "/>
</bind>
</comp>

<comp id="375" class="1004" name="fc1_weight_13_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="39"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_13_addr/40 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_13_load/40 "/>
</bind>
</comp>

<comp id="388" class="1004" name="fc1_weight_14_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="5" slack="42"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_14_addr/43 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_14_load/43 "/>
</bind>
</comp>

<comp id="401" class="1004" name="fc1_weight_15_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="5" slack="45"/>
<pin id="405" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_15_addr/46 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_15_load/46 "/>
</bind>
</comp>

<comp id="414" class="1004" name="fc1_output_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="52"/>
<pin id="418" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_output_addr/53 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln131_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/53 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_1/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_2/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_3/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_4/16 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="0" index="1" bw="32" slack="1"/>
<pin id="451" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_5/19 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="1"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_6/22 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_7/25 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_8/28 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="1"/>
<pin id="467" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_9/31 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_s/34 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_10/37 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_11/40 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_12/43 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_13/46 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="0" index="1" bw="32" slack="1"/>
<pin id="491" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5_14/49 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="4"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="7"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="10"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="13"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="16"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/17 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="19"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/20 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="22"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/23 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="25"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/26 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="28"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/29 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="31"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/32 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="34"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10/35 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="37"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11/38 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="40"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12/41 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="43"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13/44 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="46"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14/47 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_23/52 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln0_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="5" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln126_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="51"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln126_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="i_3_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln126_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln126/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bitcast_ln7_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/53 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_22_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/53 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/53 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/53 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln7_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="0"/>
<pin id="632" dir="0" index="1" bw="23" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/53 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/53 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/53 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln7_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="32" slack="2"/>
<pin id="652" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/53 "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_3_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="flatten_output_load_15_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="46"/>
<pin id="665" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="flatten_output_load_15_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="flatten_output_load_14_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="43"/>
<pin id="670" dir="1" index="1" bw="32" slack="43"/>
</pin_list>
<bind>
<opset="flatten_output_load_14_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="flatten_output_load_13_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="40"/>
<pin id="675" dir="1" index="1" bw="32" slack="40"/>
</pin_list>
<bind>
<opset="flatten_output_load_13_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="flatten_output_load_12_read_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="37"/>
<pin id="680" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="flatten_output_load_12_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="flatten_output_load_11_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="34"/>
<pin id="685" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="flatten_output_load_11_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="flatten_output_load_10_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="31"/>
<pin id="690" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="flatten_output_load_10_read "/>
</bind>
</comp>

<comp id="693" class="1005" name="flatten_output_load_9_read_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="28"/>
<pin id="695" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="flatten_output_load_9_read "/>
</bind>
</comp>

<comp id="698" class="1005" name="flatten_output_load_8_read_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="25"/>
<pin id="700" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="flatten_output_load_8_read "/>
</bind>
</comp>

<comp id="703" class="1005" name="flatten_output_load_7_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="22"/>
<pin id="705" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="flatten_output_load_7_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="flatten_output_load_6_read_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="19"/>
<pin id="710" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="flatten_output_load_6_read "/>
</bind>
</comp>

<comp id="713" class="1005" name="flatten_output_load_5_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="16"/>
<pin id="715" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="flatten_output_load_5_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="flatten_output_load_4_read_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="13"/>
<pin id="720" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="flatten_output_load_4_read "/>
</bind>
</comp>

<comp id="723" class="1005" name="flatten_output_load_3_read_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="10"/>
<pin id="725" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="flatten_output_load_3_read "/>
</bind>
</comp>

<comp id="728" class="1005" name="flatten_output_load_2_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="7"/>
<pin id="730" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="flatten_output_load_2_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="flatten_output_load_1_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="4"/>
<pin id="735" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="flatten_output_load_1_read "/>
</bind>
</comp>

<comp id="738" class="1005" name="flatten_output_load_read_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flatten_output_load_read "/>
</bind>
</comp>

<comp id="743" class="1005" name="icmp_ln126_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="51"/>
<pin id="745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln126 "/>
</bind>
</comp>

<comp id="747" class="1005" name="i_3_cast_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="3"/>
<pin id="749" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="i_3_cast "/>
</bind>
</comp>

<comp id="767" class="1005" name="fc1_weight_0_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="1"/>
<pin id="769" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_0_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="fc1_weight_0_load_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_0_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="782" class="1005" name="fc1_weight_1_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="1"/>
<pin id="784" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_1_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="fc1_weight_1_load_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_1_load "/>
</bind>
</comp>

<comp id="792" class="1005" name="sum_5_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="fc1_weight_2_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="1"/>
<pin id="804" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_2_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="fc1_weight_2_load_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_2_load "/>
</bind>
</comp>

<comp id="812" class="1005" name="sum_5_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="mul_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="fc1_weight_3_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="1"/>
<pin id="824" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_3_addr "/>
</bind>
</comp>

<comp id="827" class="1005" name="fc1_weight_3_load_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_3_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="sum_5_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_2 "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul_3_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="842" class="1005" name="fc1_weight_4_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="1"/>
<pin id="844" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_4_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="fc1_weight_4_load_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_4_load "/>
</bind>
</comp>

<comp id="852" class="1005" name="sum_5_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_3 "/>
</bind>
</comp>

<comp id="857" class="1005" name="mul_4_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="862" class="1005" name="fc1_weight_5_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="1"/>
<pin id="864" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_5_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="fc1_weight_5_load_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_5_load "/>
</bind>
</comp>

<comp id="872" class="1005" name="sum_5_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_4 "/>
</bind>
</comp>

<comp id="877" class="1005" name="mul_5_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="fc1_weight_6_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="4" slack="1"/>
<pin id="884" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_6_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="fc1_weight_6_load_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_6_load "/>
</bind>
</comp>

<comp id="892" class="1005" name="sum_5_5_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_5 "/>
</bind>
</comp>

<comp id="897" class="1005" name="mul_6_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="902" class="1005" name="fc1_weight_7_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="4" slack="1"/>
<pin id="904" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_7_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="fc1_weight_7_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_7_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="sum_5_6_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_6 "/>
</bind>
</comp>

<comp id="917" class="1005" name="mul_7_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="922" class="1005" name="fc1_weight_8_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="1"/>
<pin id="924" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_8_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="fc1_weight_8_load_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_8_load "/>
</bind>
</comp>

<comp id="932" class="1005" name="sum_5_7_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_7 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mul_8_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_8 "/>
</bind>
</comp>

<comp id="942" class="1005" name="fc1_weight_9_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="1"/>
<pin id="944" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_9_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="fc1_weight_9_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_9_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="sum_5_8_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_8 "/>
</bind>
</comp>

<comp id="957" class="1005" name="mul_9_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_9 "/>
</bind>
</comp>

<comp id="962" class="1005" name="fc1_weight_10_addr_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="4" slack="1"/>
<pin id="964" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_10_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="fc1_weight_10_load_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_10_load "/>
</bind>
</comp>

<comp id="972" class="1005" name="sum_5_9_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_9 "/>
</bind>
</comp>

<comp id="977" class="1005" name="mul_s_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_s "/>
</bind>
</comp>

<comp id="982" class="1005" name="fc1_weight_11_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="4" slack="1"/>
<pin id="984" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_11_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="fc1_weight_11_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_11_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="sum_5_s_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_s "/>
</bind>
</comp>

<comp id="997" class="1005" name="mul_10_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_10 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="fc1_weight_12_addr_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="1"/>
<pin id="1004" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_12_addr "/>
</bind>
</comp>

<comp id="1007" class="1005" name="fc1_weight_12_load_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_12_load "/>
</bind>
</comp>

<comp id="1012" class="1005" name="sum_5_10_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_10 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="mul_11_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_11 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="fc1_weight_13_addr_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="4" slack="1"/>
<pin id="1024" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_13_addr "/>
</bind>
</comp>

<comp id="1027" class="1005" name="fc1_weight_13_load_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_13_load "/>
</bind>
</comp>

<comp id="1032" class="1005" name="sum_5_11_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_11 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="mul_12_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_12 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="fc1_weight_14_addr_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="1"/>
<pin id="1044" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_14_addr "/>
</bind>
</comp>

<comp id="1047" class="1005" name="fc1_weight_14_load_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_14_load "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sum_5_12_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_12 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="mul_13_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_13 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="fc1_weight_15_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="1"/>
<pin id="1064" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_15_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="fc1_weight_15_load_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_15_load "/>
</bind>
</comp>

<comp id="1072" class="1005" name="sum_5_13_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_13 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="mul_14_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_14 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="sum_5_14_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="88" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="88" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="88" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="88" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="88" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="88" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="88" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="88" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="88" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="88" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="88" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="88" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="90" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="496"><net_src comp="213" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="226" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="239" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="252" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="265" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="278" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="291" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="304" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="317" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="330" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="343" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="356" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="369" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="382" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="395" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="408" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="90" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="80" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="582" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="582" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="606"><net_src comp="591" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="616"><net_src comp="96" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="98" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="100" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="607" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="610" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="102" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="620" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="572" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="90" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="648" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="659"><net_src comp="106" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="666"><net_src comp="110" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="671"><net_src comp="116" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="676"><net_src comp="122" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="681"><net_src comp="128" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="686"><net_src comp="134" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="691"><net_src comp="140" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="696"><net_src comp="146" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="701"><net_src comp="152" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="706"><net_src comp="158" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="711"><net_src comp="164" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="716"><net_src comp="170" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="721"><net_src comp="176" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="726"><net_src comp="182" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="731"><net_src comp="188" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="736"><net_src comp="194" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="741"><net_src comp="200" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="746"><net_src comp="585" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="597" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="757"><net_src comp="747" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="758"><net_src comp="747" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="759"><net_src comp="747" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="760"><net_src comp="747" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="761"><net_src comp="747" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="762"><net_src comp="747" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="763"><net_src comp="747" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="764"><net_src comp="747" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="765"><net_src comp="747" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="766"><net_src comp="747" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="770"><net_src comp="206" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="775"><net_src comp="213" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="780"><net_src comp="492" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="785"><net_src comp="219" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="790"><net_src comp="226" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="795"><net_src comp="427" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="800"><net_src comp="497" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="805"><net_src comp="232" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="810"><net_src comp="239" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="815"><net_src comp="432" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="820"><net_src comp="502" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="825"><net_src comp="245" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="830"><net_src comp="252" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="835"><net_src comp="436" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="840"><net_src comp="507" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="845"><net_src comp="258" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="850"><net_src comp="265" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="855"><net_src comp="440" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="860"><net_src comp="512" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="865"><net_src comp="271" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="870"><net_src comp="278" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="875"><net_src comp="444" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="880"><net_src comp="517" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="885"><net_src comp="284" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="890"><net_src comp="291" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="895"><net_src comp="448" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="900"><net_src comp="522" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="905"><net_src comp="297" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="910"><net_src comp="304" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="915"><net_src comp="452" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="920"><net_src comp="527" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="925"><net_src comp="310" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="930"><net_src comp="317" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="935"><net_src comp="456" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="940"><net_src comp="532" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="945"><net_src comp="323" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="950"><net_src comp="330" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="955"><net_src comp="460" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="960"><net_src comp="537" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="965"><net_src comp="336" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="970"><net_src comp="343" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="975"><net_src comp="464" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="980"><net_src comp="542" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="985"><net_src comp="349" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="990"><net_src comp="356" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="995"><net_src comp="468" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1000"><net_src comp="547" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1005"><net_src comp="362" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1010"><net_src comp="369" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1015"><net_src comp="472" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1020"><net_src comp="552" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1025"><net_src comp="375" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1030"><net_src comp="382" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1035"><net_src comp="476" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1040"><net_src comp="557" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1045"><net_src comp="388" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1050"><net_src comp="395" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1055"><net_src comp="480" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1060"><net_src comp="562" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1065"><net_src comp="401" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1070"><net_src comp="408" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1075"><net_src comp="484" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1080"><net_src comp="567" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1085"><net_src comp="488" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="648" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fc1_output | {53 }
	Port: fc1_weight_0 | {}
	Port: fc1_weight_1 | {}
	Port: fc1_weight_2 | {}
	Port: fc1_weight_3 | {}
	Port: fc1_weight_4 | {}
	Port: fc1_weight_5 | {}
	Port: fc1_weight_6 | {}
	Port: fc1_weight_7 | {}
	Port: fc1_weight_8 | {}
	Port: fc1_weight_9 | {}
	Port: fc1_weight_10 | {}
	Port: fc1_weight_11 | {}
	Port: fc1_weight_12 | {}
	Port: fc1_weight_13 | {}
	Port: fc1_weight_14 | {}
	Port: fc1_weight_15 | {}
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_1 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_2 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_3 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_4 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_5 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_6 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_7 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_8 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_9 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_10 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_11 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_12 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_13 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_14 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : flatten_output_load_15 | {1 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_0 | {1 2 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_1 | {4 5 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_2 | {7 8 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_3 | {10 11 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_4 | {13 14 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_5 | {16 17 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_6 | {19 20 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_7 | {22 23 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_8 | {25 26 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_9 | {28 29 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_10 | {31 32 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_11 | {34 35 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_12 | {37 38 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_13 | {40 41 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_14 | {43 44 }
	Port: DNN_Pipeline_VITIS_LOOP_126_4 : fc1_weight_15 | {46 47 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln126 : 2
		add_ln126 : 2
		br_ln126 : 3
		i_3_cast : 2
		fc1_weight_0_addr : 3
		fc1_weight_0_load : 4
		store_ln126 : 3
	State 2
		mul : 1
	State 3
	State 4
		fc1_weight_1_load : 1
	State 5
		mul_1 : 1
	State 6
	State 7
		fc1_weight_2_load : 1
	State 8
		mul_2 : 1
	State 9
	State 10
		fc1_weight_3_load : 1
	State 11
		mul_3 : 1
	State 12
	State 13
		fc1_weight_4_load : 1
	State 14
		mul_4 : 1
	State 15
	State 16
		fc1_weight_5_load : 1
	State 17
		mul_5 : 1
	State 18
	State 19
		fc1_weight_6_load : 1
	State 20
		mul_6 : 1
	State 21
	State 22
		fc1_weight_7_load : 1
	State 23
		mul_7 : 1
	State 24
	State 25
		fc1_weight_8_load : 1
	State 26
		mul_8 : 1
	State 27
	State 28
		fc1_weight_9_load : 1
	State 29
		mul_9 : 1
	State 30
	State 31
		fc1_weight_10_load : 1
	State 32
		mul_s : 1
	State 33
	State 34
		fc1_weight_11_load : 1
	State 35
		mul_10 : 1
	State 36
	State 37
		fc1_weight_12_load : 1
	State 38
		mul_11 : 1
	State 39
	State 40
		fc1_weight_13_load : 1
	State 41
		mul_12 : 1
	State 42
	State 43
		fc1_weight_14_load : 1
	State 44
		mul_13 : 1
	State 45
	State 46
		fc1_weight_15_load : 1
	State 47
		mul_14 : 1
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		tmp_22 : 1
		trunc_ln7 : 1
		icmp_ln7 : 2
		icmp_ln7_3 : 2
		or_ln7 : 3
		and_ln7 : 3
		select_ln7 : 3
		store_ln131 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_427               |    2    |   177   |   385   |
|          |                grp_fu_432               |    2    |   177   |   385   |
|          |                grp_fu_436               |    2    |   177   |   385   |
|          |                grp_fu_440               |    2    |   177   |   385   |
|          |                grp_fu_444               |    2    |   177   |   385   |
|          |                grp_fu_448               |    2    |   177   |   385   |
|          |                grp_fu_452               |    2    |   177   |   385   |
|   fadd   |                grp_fu_456               |    2    |   177   |   385   |
|          |                grp_fu_460               |    2    |   177   |   385   |
|          |                grp_fu_464               |    2    |   177   |   385   |
|          |                grp_fu_468               |    2    |   177   |   385   |
|          |                grp_fu_472               |    2    |   177   |   385   |
|          |                grp_fu_476               |    2    |   177   |   385   |
|          |                grp_fu_480               |    2    |   177   |   385   |
|          |                grp_fu_484               |    2    |   177   |   385   |
|          |                grp_fu_488               |    2    |   177   |   385   |
|----------|-----------------------------------------|---------|---------|---------|
|          |                grp_fu_492               |    3    |   128   |   320   |
|          |                grp_fu_497               |    3    |   128   |   320   |
|          |                grp_fu_502               |    3    |   128   |   320   |
|          |                grp_fu_507               |    3    |   128   |   320   |
|          |                grp_fu_512               |    3    |   128   |   320   |
|          |                grp_fu_517               |    3    |   128   |   320   |
|          |                grp_fu_522               |    3    |   128   |   320   |
|   fmul   |                grp_fu_527               |    3    |   128   |   320   |
|          |                grp_fu_532               |    3    |   128   |   320   |
|          |                grp_fu_537               |    3    |   128   |   320   |
|          |                grp_fu_542               |    3    |   128   |   320   |
|          |                grp_fu_547               |    3    |   128   |   320   |
|          |                grp_fu_552               |    3    |   128   |   320   |
|          |                grp_fu_557               |    3    |   128   |   320   |
|          |                grp_fu_562               |    3    |   128   |   320   |
|          |                grp_fu_567               |    3    |   128   |   320   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            icmp_ln126_fu_585            |    0    |    0    |    9    |
|   icmp   |             icmp_ln7_fu_624             |    0    |    0    |    11   |
|          |            icmp_ln7_3_fu_630            |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|
|  select  |            select_ln7_fu_648            |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|    add   |             add_ln126_fu_591            |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|
|    or    |              or_ln7_fu_636              |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|    and   |              and_ln7_fu_642             |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          | flatten_output_load_15_read_read_fu_110 |    0    |    0    |    0    |
|          | flatten_output_load_14_read_read_fu_116 |    0    |    0    |    0    |
|          | flatten_output_load_13_read_read_fu_122 |    0    |    0    |    0    |
|          | flatten_output_load_12_read_read_fu_128 |    0    |    0    |    0    |
|          | flatten_output_load_11_read_read_fu_134 |    0    |    0    |    0    |
|          | flatten_output_load_10_read_read_fu_140 |    0    |    0    |    0    |
|          |  flatten_output_load_9_read_read_fu_146 |    0    |    0    |    0    |
|   read   |  flatten_output_load_8_read_read_fu_152 |    0    |    0    |    0    |
|          |  flatten_output_load_7_read_read_fu_158 |    0    |    0    |    0    |
|          |  flatten_output_load_6_read_read_fu_164 |    0    |    0    |    0    |
|          |  flatten_output_load_5_read_read_fu_170 |    0    |    0    |    0    |
|          |  flatten_output_load_4_read_read_fu_176 |    0    |    0    |    0    |
|          |  flatten_output_load_3_read_read_fu_182 |    0    |    0    |    0    |
|          |  flatten_output_load_2_read_read_fu_188 |    0    |    0    |    0    |
|          |  flatten_output_load_1_read_read_fu_194 |    0    |    0    |    0    |
|          |   flatten_output_load_read_read_fu_200  |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   fcmp   |                grp_fu_572               |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   zext   |             i_3_cast_fu_597             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|              tmp_22_fu_610              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln7_fu_620            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    80   |   4880  |  11364  |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|     fc1_weight_0_addr_reg_767     |    4   |
|     fc1_weight_0_load_reg_772     |   32   |
|     fc1_weight_10_addr_reg_962    |    4   |
|     fc1_weight_10_load_reg_967    |   32   |
|     fc1_weight_11_addr_reg_982    |    4   |
|     fc1_weight_11_load_reg_987    |   32   |
|    fc1_weight_12_addr_reg_1002    |    4   |
|    fc1_weight_12_load_reg_1007    |   32   |
|    fc1_weight_13_addr_reg_1022    |    4   |
|    fc1_weight_13_load_reg_1027    |   32   |
|    fc1_weight_14_addr_reg_1042    |    4   |
|    fc1_weight_14_load_reg_1047    |   32   |
|    fc1_weight_15_addr_reg_1062    |    4   |
|    fc1_weight_15_load_reg_1067    |   32   |
|     fc1_weight_1_addr_reg_782     |    4   |
|     fc1_weight_1_load_reg_787     |   32   |
|     fc1_weight_2_addr_reg_802     |    4   |
|     fc1_weight_2_load_reg_807     |   32   |
|     fc1_weight_3_addr_reg_822     |    4   |
|     fc1_weight_3_load_reg_827     |   32   |
|     fc1_weight_4_addr_reg_842     |    4   |
|     fc1_weight_4_load_reg_847     |   32   |
|     fc1_weight_5_addr_reg_862     |    4   |
|     fc1_weight_5_load_reg_867     |   32   |
|     fc1_weight_6_addr_reg_882     |    4   |
|     fc1_weight_6_load_reg_887     |   32   |
|     fc1_weight_7_addr_reg_902     |    4   |
|     fc1_weight_7_load_reg_907     |   32   |
|     fc1_weight_8_addr_reg_922     |    4   |
|     fc1_weight_8_load_reg_927     |   32   |
|     fc1_weight_9_addr_reg_942     |    4   |
|     fc1_weight_9_load_reg_947     |   32   |
|flatten_output_load_10_read_reg_688|   32   |
|flatten_output_load_11_read_reg_683|   32   |
|flatten_output_load_12_read_reg_678|   32   |
|flatten_output_load_13_read_reg_673|   32   |
|flatten_output_load_14_read_reg_668|   32   |
|flatten_output_load_15_read_reg_663|   32   |
| flatten_output_load_1_read_reg_733|   32   |
| flatten_output_load_2_read_reg_728|   32   |
| flatten_output_load_3_read_reg_723|   32   |
| flatten_output_load_4_read_reg_718|   32   |
| flatten_output_load_5_read_reg_713|   32   |
| flatten_output_load_6_read_reg_708|   32   |
| flatten_output_load_7_read_reg_703|   32   |
| flatten_output_load_8_read_reg_698|   32   |
| flatten_output_load_9_read_reg_693|   32   |
|  flatten_output_load_read_reg_738 |   32   |
|          i_3_cast_reg_747         |   64   |
|            i_3_reg_656            |    5   |
|         icmp_ln126_reg_743        |    1   |
|           mul_10_reg_997          |   32   |
|          mul_11_reg_1017          |   32   |
|          mul_12_reg_1037          |   32   |
|          mul_13_reg_1057          |   32   |
|          mul_14_reg_1077          |   32   |
|           mul_1_reg_797           |   32   |
|           mul_2_reg_817           |   32   |
|           mul_3_reg_837           |   32   |
|           mul_4_reg_857           |   32   |
|           mul_5_reg_877           |   32   |
|           mul_6_reg_897           |   32   |
|           mul_7_reg_917           |   32   |
|           mul_8_reg_937           |   32   |
|           mul_9_reg_957           |   32   |
|            mul_reg_777            |   32   |
|           mul_s_reg_977           |   32   |
|         sum_5_10_reg_1012         |   32   |
|         sum_5_11_reg_1032         |   32   |
|         sum_5_12_reg_1052         |   32   |
|         sum_5_13_reg_1072         |   32   |
|         sum_5_14_reg_1082         |   32   |
|          sum_5_1_reg_812          |   32   |
|          sum_5_2_reg_832          |   32   |
|          sum_5_3_reg_852          |   32   |
|          sum_5_4_reg_872          |   32   |
|          sum_5_5_reg_892          |   32   |
|          sum_5_6_reg_912          |   32   |
|          sum_5_7_reg_932          |   32   |
|          sum_5_8_reg_952          |   32   |
|          sum_5_9_reg_972          |   32   |
|           sum_5_reg_792           |   32   |
|          sum_5_s_reg_992          |   32   |
+-----------------------------------+--------+
|               Total               |  2182  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_382 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_408 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_492    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_497    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_502    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_507    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_512    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_517    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_522    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_527    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_532    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_537    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_542    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_547    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_552    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_557    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_562    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_567    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1152  ||  50.816 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |    -   |  4880  |  11364 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   50   |    -   |   288  |
|  Register |    -   |    -   |  2182  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   50   |  7062  |  11652 |
+-----------+--------+--------+--------+--------+
