<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aadc032f827d9ba7fca4e2b73b858f526"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adaaa8ebcc194df854a236c060c851157"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a707acb906b0b407d5bd604342fb6759f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a707acb906b0b407d5bd604342fb6759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3da768a4b24d51b70f88a8e8cc3ab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:abf3da768a4b24d51b70f88a8e8cc3ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#abf3da768a4b24d51b70f88a8e8cc3ab2">More...</a><br /></td></tr>
<tr class="separator:abf3da768a4b24d51b70f88a8e8cc3ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70312de7714f0340e2606e1ddbcbde76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a70312de7714f0340e2606e1ddbcbde76"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a70312de7714f0340e2606e1ddbcbde76">More...</a><br /></td></tr>
<tr class="separator:a70312de7714f0340e2606e1ddbcbde76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ad070f9923f75d747610747f3ffb06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:ab4ad070f9923f75d747610747f3ffb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#ab4ad070f9923f75d747610747f3ffb06">More...</a><br /></td></tr>
<tr class="separator:ab4ad070f9923f75d747610747f3ffb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac659dcfe04cad54b0b0103105ee08712"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ac659dcfe04cad54b0b0103105ee08712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#ac659dcfe04cad54b0b0103105ee08712">More...</a><br /></td></tr>
<tr class="separator:ac659dcfe04cad54b0b0103105ee08712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7b8aabc41c1d1f3961fc302273808f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a6f7b8aabc41c1d1f3961fc302273808f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a6f7b8aabc41c1d1f3961fc302273808f">More...</a><br /></td></tr>
<tr class="separator:a6f7b8aabc41c1d1f3961fc302273808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2216db8bdc32dbdfe3ba42f3f30b9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:afd2216db8bdc32dbdfe3ba42f3f30b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#afd2216db8bdc32dbdfe3ba42f3f30b9a">More...</a><br /></td></tr>
<tr class="separator:afd2216db8bdc32dbdfe3ba42f3f30b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114012027e5ca4cd40970b34e24c328a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a114012027e5ca4cd40970b34e24c328a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a114012027e5ca4cd40970b34e24c328a">More...</a><br /></td></tr>
<tr class="separator:a114012027e5ca4cd40970b34e24c328a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13cd78a3a50ffb5203a304bbc4068a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a13cd78a3a50ffb5203a304bbc4068a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a13cd78a3a50ffb5203a304bbc4068a8c">More...</a><br /></td></tr>
<tr class="separator:a13cd78a3a50ffb5203a304bbc4068a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95f0aed1f6dce5dcfa4a1b8c0ac5b19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ad95f0aed1f6dce5dcfa4a1b8c0ac5b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#ad95f0aed1f6dce5dcfa4a1b8c0ac5b19">More...</a><br /></td></tr>
<tr class="separator:ad95f0aed1f6dce5dcfa4a1b8c0ac5b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061ebc12187625d7166354d4c035586a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a061ebc12187625d7166354d4c035586a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a061ebc12187625d7166354d4c035586a">More...</a><br /></td></tr>
<tr class="separator:a061ebc12187625d7166354d4c035586a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4833836c1022e622d75e58422e913aba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a4833836c1022e622d75e58422e913aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a4833836c1022e622d75e58422e913aba">More...</a><br /></td></tr>
<tr class="separator:a4833836c1022e622d75e58422e913aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802854d0adf24611862d5ad6f54b4284"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a802854d0adf24611862d5ad6f54b4284"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a802854d0adf24611862d5ad6f54b4284">More...</a><br /></td></tr>
<tr class="separator:a802854d0adf24611862d5ad6f54b4284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6876c955a9e3d585c85b3cbf1572e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:aae6876c955a9e3d585c85b3cbf1572e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#aae6876c955a9e3d585c85b3cbf1572e4">More...</a><br /></td></tr>
<tr class="separator:aae6876c955a9e3d585c85b3cbf1572e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ecaf12bcf86b316cd1222445014681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a45ecaf12bcf86b316cd1222445014681"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a45ecaf12bcf86b316cd1222445014681">More...</a><br /></td></tr>
<tr class="separator:a45ecaf12bcf86b316cd1222445014681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6607e83954adbea5c6994243c4c46c1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a6607e83954adbea5c6994243c4c46c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a6607e83954adbea5c6994243c4c46c1f">More...</a><br /></td></tr>
<tr class="separator:a6607e83954adbea5c6994243c4c46c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1b060e1ea38783b13f9bdf633cb369"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:acb1b060e1ea38783b13f9bdf633cb369"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#acb1b060e1ea38783b13f9bdf633cb369">More...</a><br /></td></tr>
<tr class="separator:acb1b060e1ea38783b13f9bdf633cb369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cdb3b649b63070bbb34d503277b3db7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a8cdb3b649b63070bbb34d503277b3db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a8cdb3b649b63070bbb34d503277b3db7">More...</a><br /></td></tr>
<tr class="separator:a8cdb3b649b63070bbb34d503277b3db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af619eb2aac072d0a870ea0c52dcddd80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:af619eb2aac072d0a870ea0c52dcddd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#af619eb2aac072d0a870ea0c52dcddd80">More...</a><br /></td></tr>
<tr class="separator:af619eb2aac072d0a870ea0c52dcddd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465cfe45443f1d864705cbeae14b5f59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a465cfe45443f1d864705cbeae14b5f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#a465cfe45443f1d864705cbeae14b5f59">More...</a><br /></td></tr>
<tr class="separator:a465cfe45443f1d864705cbeae14b5f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0edc147cd3a095ecf57ab5597cb983a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:ae0edc147cd3a095ecf57ab5597cb983a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#ae0edc147cd3a095ecf57ab5597cb983a">More...</a><br /></td></tr>
<tr class="separator:ae0edc147cd3a095ecf57ab5597cb983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6b1e8285e45dc6bebd84ece7695fe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:abc6b1e8285e45dc6bebd84ece7695fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d1/d73/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d292_1_1_0d302.html#abc6b1e8285e45dc6bebd84ece7695fe2">More...</a><br /></td></tr>
<tr class="separator:abc6b1e8285e45dc6bebd84ece7695fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaaa8ebcc194df854a236c060c851157"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adaaa8ebcc194df854a236c060c851157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34864adc8b4559d57d78d1ecb7ba8070"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a34864adc8b4559d57d78d1ecb7ba8070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc032f827d9ba7fca4e2b73b858f526"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aadc032f827d9ba7fca4e2b73b858f526">EAX</a></td></tr>
<tr class="separator:aadc032f827d9ba7fca4e2b73b858f526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574e20179bcb0ddc86888998fe82f645"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aea37cc60de99a58e7c31784c35ad26ae"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a768d516adbe56ff0ec2c5ec7d6af3ad9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a768d516adbe56ff0ec2c5ec7d6af3ad9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../df/da9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d322.html#a768d516adbe56ff0ec2c5ec7d6af3ad9">More...</a><br /></td></tr>
<tr class="separator:a768d516adbe56ff0ec2c5ec7d6af3ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ea3aee0523ed0878315289b2304481"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:af0ea3aee0523ed0878315289b2304481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/da9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d322.html#af0ea3aee0523ed0878315289b2304481">More...</a><br /></td></tr>
<tr class="separator:af0ea3aee0523ed0878315289b2304481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea37cc60de99a58e7c31784c35ad26ae"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aea37cc60de99a58e7c31784c35ad26ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14b1519a648228c19261ebcdffc050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aee14b1519a648228c19261ebcdffc050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574e20179bcb0ddc86888998fe82f645"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a574e20179bcb0ddc86888998fe82f645">EBX</a></td></tr>
<tr class="separator:a574e20179bcb0ddc86888998fe82f645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64fc0426236dcc754d22951fae6962c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a99defcd9d19249db5f81b43713dec327"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0154441686d5625f49a126cb6dc309c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a0154441686d5625f49a126cb6dc309c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/d79/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d298_1_1_0d326.html#a0154441686d5625f49a126cb6dc309c1">More...</a><br /></td></tr>
<tr class="separator:a0154441686d5625f49a126cb6dc309c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99defcd9d19249db5f81b43713dec327"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a99defcd9d19249db5f81b43713dec327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c985699d416f6151036aca6d38947b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab0c985699d416f6151036aca6d38947b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64fc0426236dcc754d22951fae6962c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">ECX</a></td></tr>
<tr class="separator:ab64fc0426236dcc754d22951fae6962c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c02b9c238b3fa3de400226a4c990262"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aed704b91bee3a6986192e656c2004ff0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6720457ea9142f5d7e248aa996088ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a6720457ea9142f5d7e248aa996088ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d330.html#a6720457ea9142f5d7e248aa996088ea6">More...</a><br /></td></tr>
<tr class="separator:a6720457ea9142f5d7e248aa996088ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1d74bf7157889dac43c912fe8c5f0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:aaf1d74bf7157889dac43c912fe8c5f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d4/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d330.html#aaf1d74bf7157889dac43c912fe8c5f0f">More...</a><br /></td></tr>
<tr class="separator:aaf1d74bf7157889dac43c912fe8c5f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefca100b77e43fa759c42f420b022fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:aaefca100b77e43fa759c42f420b022fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d4/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d330.html#aaefca100b77e43fa759c42f420b022fc">More...</a><br /></td></tr>
<tr class="separator:aaefca100b77e43fa759c42f420b022fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b22c34e0c6ea12ba7e0aa666442abb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a1b22c34e0c6ea12ba7e0aa666442abb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d330.html#a1b22c34e0c6ea12ba7e0aa666442abb6">More...</a><br /></td></tr>
<tr class="separator:a1b22c34e0c6ea12ba7e0aa666442abb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49d47bc3a1f45146d8ea41b2057b4c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:ac49d47bc3a1f45146d8ea41b2057b4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d4/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d330.html#ac49d47bc3a1f45146d8ea41b2057b4c2">More...</a><br /></td></tr>
<tr class="separator:ac49d47bc3a1f45146d8ea41b2057b4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ca3f632462690b8c60a0c7f5767970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:ab6ca3f632462690b8c60a0c7f5767970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d04/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d300_1_1_0d330.html#ab6ca3f632462690b8c60a0c7f5767970">More...</a><br /></td></tr>
<tr class="separator:ab6ca3f632462690b8c60a0c7f5767970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed704b91bee3a6986192e656c2004ff0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aed704b91bee3a6986192e656c2004ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421db699c72f2c349a1025101b41012e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a421db699c72f2c349a1025101b41012e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c02b9c238b3fa3de400226a4c990262"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a5c02b9c238b3fa3de400226a4c990262">EDX</a></td></tr>
<tr class="separator:a5c02b9c238b3fa3de400226a4c990262"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aadc032f827d9ba7fca4e2b73b858f526">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a574e20179bcb0ddc86888998fe82f645">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a5c02b9c238b3fa3de400226a4c990262">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a574e20179bcb0ddc86888998fe82f645"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a574e20179bcb0ddc86888998fe82f645">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@297 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a5c02b9c238b3fa3de400226a4c990262"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a5c02b9c238b3fa3de400226a4c990262">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@300 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aadc032f827d9ba7fca4e2b73b858f526"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aadc032f827d9ba7fca4e2b73b858f526">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@292 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ab64fc0426236dcc754d22951fae6962c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@298 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aadc032f827d9ba7fca4e2b73b858f526">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a574e20179bcb0ddc86888998fe82f645">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a5c02b9c238b3fa3de400226a4c990262">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="aadc032f827d9ba7fca4e2b73b858f526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc032f827d9ba7fca4e2b73b858f526">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a574e20179bcb0ddc86888998fe82f645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574e20179bcb0ddc86888998fe82f645">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ab64fc0426236dcc754d22951fae6962c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64fc0426236dcc754d22951fae6962c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a5c02b9c238b3fa3de400226a4c990262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c02b9c238b3fa3de400226a4c990262">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
