Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 23 16:35:28 2024
| Host         : LAPTOP-SERN8P89 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alu_top_timing_summary_routed.rpt -pb alu_top_timing_summary_routed.pb -rpx alu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.844        0.000                      0                  247        0.049        0.000                      0                  247        9.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i              11.844        0.000                      0                  247        0.049        0.000                      0                  247        9.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack       11.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.844ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 3.846ns (48.974%)  route 4.007ns (51.026%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.992    13.269    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -13.269    
  -------------------------------------------------------------------
                         slack                                 11.844    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.846ns (50.081%)  route 3.834ns (49.919%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.819    13.095    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 3.846ns (50.081%)  route 3.834ns (49.919%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.819    13.095    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.031ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 3.837ns (50.053%)  route 3.829ns (49.947%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.491 r  alu_inst/result_o0__47_carry__2/O[3]
                         net (fo=1, routed)           0.417    10.908    alu_inst/data1[15]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.307    11.215 r  alu_inst/u_convert_fifo_i_21/O
                         net (fo=1, routed)           1.044    12.259    alu_inst/u_convert_fifo_i_21_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.383 r  alu_inst/u_convert_fifo_i_2/O
                         net (fo=1, routed)           0.699    13.081    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                 12.031    

Slack (MET) :             12.045ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 3.846ns (50.264%)  route 3.806ns (49.736%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.791    13.067    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                 12.045    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 3.846ns (50.434%)  route 3.780ns (49.566%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.765    13.041    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[30]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.120ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 3.846ns (50.763%)  route 3.730ns (49.237%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.716    12.992    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -12.992    
  -------------------------------------------------------------------
                         slack                                 12.120    

Slack (MET) :             12.163ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 3.846ns (51.053%)  route 3.687ns (48.947%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.673    12.949    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                 12.163    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 3.755ns (49.868%)  route 3.775ns (50.132%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.415 r  alu_inst/result_o0__47_carry__2/O[2]
                         net (fo=1, routed)           1.049    11.463    alu_inst/data1[14]
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.301    11.764 r  alu_inst/u_convert_fifo_i_22/O
                         net (fo=1, routed)           0.650    12.414    alu_inst/u_convert_fifo_i_22_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.538 r  alu_inst/u_convert_fifo_i_3/O
                         net (fo=1, routed)           0.408    12.946    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -12.946    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.186ns  (required time - arrival time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 3.846ns (51.204%)  route 3.665ns (48.796%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.708     5.416    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.870 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DOADO[0]
                         net (fo=8, routed)           1.669     9.539    alu_inst/dout[24]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.124     9.663 r  alu_inst/result_o0__47_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.663    alu_inst/result_o0__47_carry__1_i_4_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.176 r  alu_inst/result_o0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.176    alu_inst/result_o0__47_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.293 r  alu_inst/result_o0__47_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.293    alu_inst/result_o0__47_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.512 r  alu_inst/result_o0__47_carry__3/O[0]
                         net (fo=1, routed)           0.810    11.321    alu_inst/data1__0[31]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.295    11.616 r  alu_inst/u_convert_fifo_i_20/O
                         net (fo=1, routed)           0.536    12.152    alu_inst/u_convert_fifo_i_20_n_0
    SLICE_X36Y33         LUT5 (Prop_lut5_I0_O)        0.124    12.276 r  alu_inst/u_convert_fifo_i_1/O
                         net (fo=16, routed)          0.650    12.927    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.533    24.963    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y13         RAMB18E1                                     r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.426    25.389    
                         clock uncertainty           -0.035    25.353    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.241    25.112    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 12.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_uart_top/u_uart_rx/reg_data_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.040%)  route 0.120ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.556     1.506    u_uart_top/u_uart_rx/clk_i_IBUF_BUFG
    SLICE_X35Y31         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  u_uart_top/u_uart_rx/reg_data_reg[6]/Q
                         net (fo=2, routed)           0.120     1.767    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     2.063    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.563    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.718    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_uart_top/u_uart_rx/reg_data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.827%)  route 0.121ns (46.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.556     1.506    u_uart_top/u_uart_rx/clk_i_IBUF_BUFG
    SLICE_X35Y31         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  u_uart_top/u_uart_rx/reg_data_reg[5]/Q
                         net (fo=2, routed)           0.121     1.768    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.865     2.063    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y12         RAMB18E1                                     r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.563    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.718    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.581     1.531    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y29         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.067     1.739    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[5]
    SLICE_X37Y29         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.848     2.046    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y29         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.071     1.602    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.585     1.535    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y31         FDRE                                         r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.069     1.745    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]_0[2]
    SLICE_X40Y31         FDRE                                         r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.852     2.050    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X40Y31         FDRE                                         r  u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.071     1.606    u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.582     1.532    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y30         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.091     1.764    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]_0[1]
    SLICE_X37Y30         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.849     2.047    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y30         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.075     1.607    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_uart_top/inner_tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_uart_tx/FSM_sequential_CS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.586     1.536    u_uart_top/clk_i_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  u_uart_top/inner_tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_top/inner_tx_valid_reg/Q
                         net (fo=11, routed)          0.125     1.803    u_uart_top/u_uart_tx/inner_tx_valid
    SLICE_X38Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.848 r  u_uart_top/u_uart_tx/FSM_sequential_CS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    u_uart_top/u_uart_tx/FSM_sequential_CS[0]_i_1_n_0
    SLICE_X38Y35         FDCE                                         r  u_uart_top/u_uart_tx/FSM_sequential_CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.854     2.052    u_uart_top/u_uart_tx/clk_i_IBUF_BUFG
    SLICE_X38Y35         FDCE                                         r  u_uart_top/u_uart_tx/FSM_sequential_CS_reg[0]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X38Y35         FDCE (Hold_fdce_C_D)         0.121     1.670    u_uart_top/u_uart_tx/FSM_sequential_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_uart_top/u_uart_rx/reg_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            op_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.585     1.535    u_uart_top/u_uart_rx/clk_i_IBUF_BUFG
    SLICE_X36Y33         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  u_uart_top/u_uart_rx/reg_data_reg[1]/Q
                         net (fo=3, routed)           0.098     1.774    u_uart_top/u_uart_rx/Q[1]
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  u_uart_top/u_uart_rx/op[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    u_uart_top_n_11
    SLICE_X37Y33         FDCE                                         r  op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.852     2.050    clk_i_IBUF_BUFG
    SLICE_X37Y33         FDCE                                         r  op_reg[1]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.091     1.639    op_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.324%)  route 0.139ns (49.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.581     1.531    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y29         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/Q
                         net (fo=5, routed)           0.139     1.811    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[3]
    SLICE_X36Y29         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.848     2.046    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y29         FDRE                                         r  u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.070     1.614    u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_uart_top/u_uart_rx/reg_data_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            op_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.992%)  route 0.146ns (44.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.583     1.533    u_uart_top/u_uart_rx/clk_i_IBUF_BUFG
    SLICE_X36Y31         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  u_uart_top/u_uart_rx/reg_data_reg[0]/Q
                         net (fo=2, routed)           0.146     1.820    u_uart_top/u_uart_rx/Q[0]
    SLICE_X38Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  u_uart_top/u_uart_rx/op[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    u_uart_top_n_12
    SLICE_X38Y32         FDCE                                         r  op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.851     2.049    clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  op_reg[0]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.120     1.668    op_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_uart_top/u_uart_rx/reg_data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_top/u_uart_rx/reg_data_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.253%)  route 0.145ns (50.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.583     1.533    u_uart_top/u_uart_rx/clk_i_IBUF_BUFG
    SLICE_X36Y31         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  u_uart_top/u_uart_rx/reg_data_reg[2]/Q
                         net (fo=3, routed)           0.145     1.819    u_uart_top/u_uart_rx/Q[2]
    SLICE_X36Y33         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.852     2.050    u_uart_top/u_uart_rx/clk_i_IBUF_BUFG
    SLICE_X36Y33         FDPE                                         r  u_uart_top/u_uart_rx/reg_data_reg[1]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X36Y33         FDPE (Hold_fdpe_C_D)         0.070     1.619    u_uart_top/u_uart_rx/reg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13   u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y13   u_uart_top/u_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y12   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y33   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y31   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y31   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X38Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y30   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y31   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y31   u_op_convert_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C



