
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00023b60  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60023fd0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005e0  20000008  60023fd8  00030008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000c6c8  200005e8  600245b8  000305e8  2**2
                  ALLOC
  5 .comment      00000637  00000000  00000000  000305e8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00001390  00000000  00000000  00030c1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002e26  00000000  00000000  00031faf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001bc44  00000000  00000000  00034dd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000038d7  00000000  00000000  00050a19  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000d76a  00000000  00000000  000542f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00004b2c  00000000  00000000  00061a5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00008599  00000000  00000000  00066588  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006bec  00000000  00000000  0006eb21  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000eed1d  00000000  00000000  0007570d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0016442a  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000012e0  00000000  00000000  0016444f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00013fe1 	.word	0x00013fe1
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00014271 	.word	0x00014271
  3c:	000142c1 	.word	0x000142c1
  40:	0000031b 	.word	0x0000031b
  44:	00009dad 	.word	0x00009dad
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00005579 	.word	0x00005579
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00002679 	.word	0x00002679
  6c:	000026a5 	.word	0x000026a5
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00003ed9 	.word	0x00003ed9
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00003f05 	.word	0x00003f05
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00007d79 	.word	0x00007d79
 21c:	00007da1 	.word	0x00007da1
 220:	00007dc9 	.word	0x00007dc9
 224:	00007df1 	.word	0x00007df1
 228:	00007e19 	.word	0x00007e19
 22c:	00007e41 	.word	0x00007e41
 230:	00007e69 	.word	0x00007e69
 234:	00007e91 	.word	0x00007e91
 238:	00007eb9 	.word	0x00007eb9
 23c:	00007ee1 	.word	0x00007ee1
 240:	00007f09 	.word	0x00007f09
 244:	00007f31 	.word	0x00007f31
 248:	00007f59 	.word	0x00007f59
 24c:	00007f81 	.word	0x00007f81
 250:	00007fa9 	.word	0x00007fa9
 254:	00007fd1 	.word	0x00007fd1
 258:	00007ff9 	.word	0x00007ff9
 25c:	00008021 	.word	0x00008021
 260:	00008049 	.word	0x00008049
 264:	00008071 	.word	0x00008071
 268:	00008099 	.word	0x00008099
 26c:	000080c1 	.word	0x000080c1
 270:	000080e9 	.word	0x000080e9
 274:	00008111 	.word	0x00008111
 278:	00008139 	.word	0x00008139
 27c:	00008161 	.word	0x00008161
 280:	00008189 	.word	0x00008189
 284:	000081b1 	.word	0x000081b1
 288:	000081d9 	.word	0x000081d9
 28c:	00008201 	.word	0x00008201
 290:	00008229 	.word	0x00008229
 294:	00008251 	.word	0x00008251

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000a0e9 	.word	0x0000a0e9
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60023fd8 	.word	0x60023fd8
 454:	20000008 	.word	0x20000008
 458:	200005e8 	.word	0x200005e8
 45c:	00000000 	.word	0x00000000
 460:	200005e8 	.word	0x200005e8
 464:	2000ccb0 	.word	0x2000ccb0
 468:	000144b5 	.word	0x000144b5
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53e8 	movw	r3, #1512	; 0x5e8
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 fd6d 	bl	3fa4 <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 fd98 	bl	4010 <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 53ec 	movw	r3, #1516	; 0x5ec
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 53ec 	movw	r3, #1516	; 0x5ec
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f013 fe38 	bl	14198 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 53ec 	movw	r3, #1516	; 0x5ec
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 53ec 	movw	r3, #1516	; 0x5ec
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 53ec 	movw	r3, #1516	; 0x5ec
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 53ec 	movw	r3, #1516	; 0x5ec
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 53ec 	movw	r3, #1516	; 0x5ec
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f013 fe3e 	bl	14208 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 53ec 	movw	r3, #1516	; 0x5ec
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 53ec 	movw	r3, #1516	; 0x5ec
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 53ec 	movw	r3, #1516	; 0x5ec
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 53ec 	movw	r3, #1516	; 0x5ec
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 53ec 	movw	r3, #1516	; 0x5ec
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 fda9 	bl	14198 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 53ec 	movw	r3, #1516	; 0x5ec
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 53ec 	movw	r3, #1516	; 0x5ec
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 53ec 	movw	r3, #1516	; 0x5ec
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 53ec 	movw	r3, #1516	; 0x5ec
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 53ec 	movw	r3, #1516	; 0x5ec
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 53ec 	movw	r3, #1516	; 0x5ec
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 fda5 	bl	14208 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 fd5c 	bl	14198 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 53ec 	movw	r3, #1516	; 0x5ec
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 fd83 	bl	14208 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
|   (O)            (+)              (O)   |\n\r \
\_______________________________________/"


int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fc9d 	bl	f25c <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 53f0 	movw	r3, #1520	; 0x5f0
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 53f0 	movw	r3, #1520	; 0x5f0
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f64a 11e8 	movw	r1, #43496	; 0xa9e8
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f00f fe54 	bl	1060c <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f64a 11ec 	movw	r1, #43500	; 0xa9ec
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f00f fe40 	bl	1060c <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f64a 10f0 	movw	r0, #43504	; 0xa9f0
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 fd1f 	bl	133ec <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 53f4 	movw	r3, #1524	; 0x5f4
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f640 50e5 	movw	r0, #3557	; 0xde5
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f64a 11fc 	movw	r1, #43516	; 0xa9fc
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f fe15 	bl	1060c <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4029 	movw	r0, #3113	; 0xc29
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f64a 2100 	movw	r1, #43520	; 0xaa00
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f04f 025a 	mov.w	r2, #90	; 0x5a
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f fe01 	bl	1060c <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fc6f 	bl	112ec <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 53f8 	movw	r3, #1528	; 0x5f8
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 53f4 	movw	r3, #1524	; 0x5f4
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 fd24 	bl	13490 <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fc02 	bl	4268 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 53f4 	movw	r3, #1524	; 0x5f4
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 fd7a 	bl	11598 <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fcea 	bl	13490 <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 fd6c 	bl	11598 <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f00f ffdf 	bl	10a90 <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 53f0 	movw	r3, #1520	; 0x5f0
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e fcca 	bl	f484 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 53f0 	movw	r3, #1520	; 0x5f0
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00e ff05 	bl	f924 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 fae0 	bl	a0f4 <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f64a 10d4 	movw	r0, #43476	; 0xa9d4
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f001 f88c 	bl	1c64 <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 fada 	bl	9104 <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 fa50 	bl	4010 <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fb1e 	bl	41b4 <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 f971 	bl	13e90 <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 53f8 	movw	r3, #1528	; 0x5f8
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f64a 230c 	movw	r3, #43532	; 0xaa0c
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 53f8 	movw	r3, #1528	; 0x5f8
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr
     c24:	0000      	lsls	r0, r0, #0
	...

00000c28 <uart_task>:


void uart_task(void *para)
{
     c28:	b590      	push	{r4, r7, lr}
     c2a:	b089      	sub	sp, #36	; 0x24
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
	uart_string_print((uint8_t *) "\n********* Welcome to the Measurement System  *********\n\r");
     c30:	f64a 202c 	movw	r0, #43564	; 0xaa2c
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f009 fcd8 	bl	a5ec <uart_string_print>

	for( ;; )
		{
			uart_string_print((uint8_t *)"\n\r");
     c3c:	f64a 2068 	movw	r0, #43624	; 0xaa68
     c40:	f2c0 0001 	movt	r0, #1
     c44:	f009 fcd2 	bl	a5ec <uart_string_print>
			uart_string_print((uint8_t *) "********* SmartFusion Play Menu **************\n\r" );
     c48:	f64a 206c 	movw	r0, #43628	; 0xaa6c
     c4c:	f2c0 0001 	movt	r0, #1
     c50:	f009 fccc 	bl	a5ec <uart_string_print>
			uart_string_print((uint8_t *) "********* 0.  Multimeter *********************\n\r" );
     c54:	f64a 20a0 	movw	r0, #43680	; 0xaaa0
     c58:	f2c0 0001 	movt	r0, #1
     c5c:	f009 fcc6 	bl	a5ec <uart_string_print>
			uart_string_print((uint8_t *) "\n");
     c60:	f64a 20d4 	movw	r0, #43732	; 0xaad4
     c64:	f2c0 0001 	movt	r0, #1
     c68:	f009 fcc0 	bl	a5ec <uart_string_print>

	        do
	        {
	            rx_size = MSS_UART_get_rx(&g_mss_uart0, &key, 1);
     c6c:	f64a 10d4 	movw	r0, #43476	; 0xa9d4
     c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c74:	f240 51fc 	movw	r1, #1532	; 0x5fc
     c78:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c7c:	f04f 0201 	mov.w	r2, #1
     c80:	f001 fa6c 	bl	215c <MSS_UART_get_rx>
     c84:	4603      	mov	r3, r0
     c86:	b2da      	uxtb	r2, r3
     c88:	f240 53fd 	movw	r3, #1533	; 0x5fd
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	701a      	strb	r2, [r3, #0]
	        }while(rx_size == 0);
     c92:	f240 53fd 	movw	r3, #1533	; 0x5fd
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b00      	cmp	r3, #0
     c9e:	d0e5      	beq.n	c6c <uart_task+0x44>

	        rx_size = 0;
     ca0:	f240 53fd 	movw	r3, #1533	; 0x5fd
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	701a      	strb	r2, [r3, #0]
	        inMultimeter = 0;
     cae:	f64a 13a1 	movw	r3, #43425	; 0xa9a1
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	f04f 0200 	mov.w	r2, #0
     cba:	701a      	strb	r2, [r3, #0]
	        switch(key)
     cbc:	f240 53fc 	movw	r3, #1532	; 0x5fc
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b30      	cmp	r3, #48	; 0x30
     cc8:	d128      	bne.n	d1c <uart_task+0xf4>
	            case MULTIMETER:
	            {
	                //inWebTask = 0;
	                //inLedTask = 0;

	                std_menu = 0;
     cca:	f64a 13a0 	movw	r3, #43424	; 0xa9a0
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	f04f 0200 	mov.w	r2, #0
     cd6:	701a      	strb	r2, [r3, #0]
	                char voltage_str[20];
//	                char voltage_val_str[5];
//	                strcpy(voltage_str, "Voltage: ");
//	                fprintf(voltage_val_str, "%5.2f", 42.6);
//	                strcat(voltage_str,voltage_val_str);
	                gcvt(55.3, 6, voltage_str);
     cd8:	f107 030c 	add.w	r3, r7, #12
     cdc:	a116      	add	r1, pc, #88	; (adr r1, d38 <uart_task+0x110>)
     cde:	e9d1 0100 	ldrd	r0, r1, [r1]
     ce2:	f04f 0206 	mov.w	r2, #6
     ce6:	f013 fb7d 	bl	143e4 <gcvt>
	                strcat(voltage_str, " mV");
     cea:	f107 040c 	add.w	r4, r7, #12
     cee:	f107 030c 	add.w	r3, r7, #12
     cf2:	4618      	mov	r0, r3
     cf4:	f013 fe64 	bl	149c0 <strlen>
     cf8:	4603      	mov	r3, r0
     cfa:	4423      	add	r3, r4
     cfc:	4618      	mov	r0, r3
     cfe:	f64a 21d8 	movw	r1, #43736	; 0xaad8
     d02:	f2c0 0101 	movt	r1, #1
     d06:	f04f 0204 	mov.w	r2, #4
     d0a:	f013 fbfb 	bl	14504 <memcpy>

	                uart_string_print((uint8_t *)voltage_str);
     d0e:	f107 030c 	add.w	r3, r7, #12
     d12:	4618      	mov	r0, r3
     d14:	f009 fc6a 	bl	a5ec <uart_string_print>

	                break;
     d18:	bf00      	nop
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
	                break;
	            }

	        }
		}
     d1a:	e78f      	b.n	c3c <uart_task+0x14>
	                break;
	            }

	            default:  /* If selected key is out of range */
	            {
	            	uart_string_print((uint8_t *)"Invalid Key \n\r");
     d1c:	f64a 20dc 	movw	r0, #43740	; 0xaadc
     d20:	f2c0 0001 	movt	r0, #1
     d24:	f009 fc62 	bl	a5ec <uart_string_print>
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
     d28:	f64a 20ec 	movw	r0, #43756	; 0xaaec
     d2c:	f2c0 0001 	movt	r0, #1
     d30:	f009 fc5c 	bl	a5ec <uart_string_print>
	                break;
	            }

	        }
		}
     d34:	e782      	b.n	c3c <uart_task+0x14>
     d36:	bf00      	nop
     d38:	66666666 	.word	0x66666666
     d3c:	404ba666 	.word	0x404ba666

00000d40 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     d40:	b480      	push	{r7}
     d42:	b083      	sub	sp, #12
     d44:	af00      	add	r7, sp, #0
     d46:	4603      	mov	r3, r0
     d48:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     d4a:	f24e 1300 	movw	r3, #57600	; 0xe100
     d4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d52:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     d56:	ea4f 1252 	mov.w	r2, r2, lsr #5
     d5a:	88f9      	ldrh	r1, [r7, #6]
     d5c:	f001 011f 	and.w	r1, r1, #31
     d60:	f04f 0001 	mov.w	r0, #1
     d64:	fa00 f101 	lsl.w	r1, r0, r1
     d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     d6c:	f107 070c 	add.w	r7, r7, #12
     d70:	46bd      	mov	sp, r7
     d72:	bc80      	pop	{r7}
     d74:	4770      	bx	lr
     d76:	bf00      	nop

00000d78 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     d78:	b480      	push	{r7}
     d7a:	b083      	sub	sp, #12
     d7c:	af00      	add	r7, sp, #0
     d7e:	4603      	mov	r3, r0
     d80:	6039      	str	r1, [r7, #0]
     d82:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     d84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     d88:	2b00      	cmp	r3, #0
     d8a:	da10      	bge.n	dae <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     d8c:	f64e 5300 	movw	r3, #60672	; 0xed00
     d90:	f2ce 0300 	movt	r3, #57344	; 0xe000
     d94:	88fa      	ldrh	r2, [r7, #6]
     d96:	f002 020f 	and.w	r2, r2, #15
     d9a:	f1a2 0104 	sub.w	r1, r2, #4
     d9e:	683a      	ldr	r2, [r7, #0]
     da0:	b2d2      	uxtb	r2, r2
     da2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     da6:	b2d2      	uxtb	r2, r2
     da8:	440b      	add	r3, r1
     daa:	761a      	strb	r2, [r3, #24]
     dac:	e00d      	b.n	dca <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     dae:	f24e 1300 	movw	r3, #57600	; 0xe100
     db2:	f2ce 0300 	movt	r3, #57344	; 0xe000
     db6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     dba:	683a      	ldr	r2, [r7, #0]
     dbc:	b2d2      	uxtb	r2, r2
     dbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     dc2:	b2d2      	uxtb	r2, r2
     dc4:	440b      	add	r3, r1
     dc6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     dca:	f107 070c 	add.w	r7, r7, #12
     dce:	46bd      	mov	sp, r7
     dd0:	bc80      	pop	{r7}
     dd2:	4770      	bx	lr

00000dd4 <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
     dd4:	b580      	push	{r7, lr}
     dd6:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
     dd8:	f010 fbde 	bl	11598 <xTaskGetTickCount>
     ddc:	4603      	mov	r3, r0
}
     dde:	4618      	mov	r0, r3
     de0:	bd80      	pop	{r7, pc}
     de2:	bf00      	nop

00000de4 <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
     de4:	b590      	push	{r4, r7, lr}
     de6:	b087      	sub	sp, #28
     de8:	af00      	add	r7, sp, #0
     dea:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
     dec:	f04f 0300 	mov.w	r3, #0
     df0:	60bb      	str	r3, [r7, #8]
     df2:	f04f 0300 	mov.w	r3, #0
     df6:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
     df8:	f000 f8fe 	bl	ff8 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
     dfc:	f000 fa06 	bl	120c <prvInitEmac>
     e00:	e000      	b.n	e04 <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
     e02:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
     e04:	f004 f8e8 	bl	4fd8 <MSS_MAC_rx_packet>
     e08:	4603      	mov	r3, r0
     e0a:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     e0c:	697b      	ldr	r3, [r7, #20]
     e0e:	2b00      	cmp	r3, #0
     e10:	dd4f      	ble.n	eb2 <vuIP_Task+0xce>
     e12:	f240 6394 	movw	r3, #1684	; 0x694
     e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e1a:	681b      	ldr	r3, [r3, #0]
     e1c:	2b00      	cmp	r3, #0
     e1e:	d048      	beq.n	eb2 <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
     e20:	697b      	ldr	r3, [r7, #20]
     e22:	b29a      	uxth	r2, r3
     e24:	f64a 4318 	movw	r3, #44056	; 0xac18
     e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2c:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
     e2e:	f240 6394 	movw	r3, #1684	; 0x694
     e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e36:	681b      	ldr	r3, [r3, #0]
     e38:	7b1a      	ldrb	r2, [r3, #12]
     e3a:	7b5b      	ldrb	r3, [r3, #13]
     e3c:	ea4f 2303 	mov.w	r3, r3, lsl #8
     e40:	ea43 0302 	orr.w	r3, r3, r2
     e44:	b29c      	uxth	r4, r3
     e46:	f44f 6000 	mov.w	r0, #2048	; 0x800
     e4a:	f00c fc13 	bl	d674 <htons>
     e4e:	4603      	mov	r3, r0
     e50:	429c      	cmp	r4, r3
     e52:	d10f      	bne.n	e74 <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
     e54:	f04f 0001 	mov.w	r0, #1
     e58:	f00a fb34 	bl	b4c4 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     e5c:	f64a 4318 	movw	r3, #44056	; 0xac18
     e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e64:	881b      	ldrh	r3, [r3, #0]
     e66:	2b00      	cmp	r3, #0
     e68:	d028      	beq.n	ebc <vuIP_Task+0xd8>
				{
					uip_arp_out();
     e6a:	f00c fff9 	bl	de60 <uip_arp_out>
					vEMACWrite();
     e6e:	f000 f9eb 	bl	1248 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     e72:	e028      	b.n	ec6 <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
     e74:	f240 6394 	movw	r3, #1684	; 0x694
     e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e7c:	681b      	ldr	r3, [r3, #0]
     e7e:	7b1a      	ldrb	r2, [r3, #12]
     e80:	7b5b      	ldrb	r3, [r3, #13]
     e82:	ea4f 2303 	mov.w	r3, r3, lsl #8
     e86:	ea43 0302 	orr.w	r3, r3, r2
     e8a:	b29c      	uxth	r4, r3
     e8c:	f640 0006 	movw	r0, #2054	; 0x806
     e90:	f00c fbf0 	bl	d674 <htons>
     e94:	4603      	mov	r3, r0
     e96:	429c      	cmp	r4, r3
     e98:	d112      	bne.n	ec0 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
     e9a:	f00c fe5d 	bl	db58 <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
     e9e:	f64a 4318 	movw	r3, #44056	; 0xac18
     ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea6:	881b      	ldrh	r3, [r3, #0]
     ea8:	2b00      	cmp	r3, #0
     eaa:	d00b      	beq.n	ec4 <vuIP_Task+0xe0>
				{
					vEMACWrite();
     eac:	f000 f9cc 	bl	1248 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     eb0:	e009      	b.n	ec6 <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
     eb2:	693b      	ldr	r3, [r7, #16]
     eb4:	f023 0301 	bic.w	r3, r3, #1
     eb8:	613b      	str	r3, [r7, #16]
     eba:	e004      	b.n	ec6 <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
     ebc:	bf00      	nop
     ebe:	e002      	b.n	ec6 <vuIP_Task+0xe2>
     ec0:	bf00      	nop
     ec2:	e000      	b.n	ec6 <vuIP_Task+0xe2>
     ec4:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
     ec6:	693b      	ldr	r3, [r7, #16]
     ec8:	f003 0308 	and.w	r3, r3, #8
     ecc:	2b00      	cmp	r3, #0
     ece:	d033      	beq.n	f38 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
     ed0:	693b      	ldr	r3, [r7, #16]
     ed2:	f023 0308 	bic.w	r3, r3, #8
     ed6:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
     ed8:	f240 6394 	movw	r3, #1684	; 0x694
     edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ee0:	681b      	ldr	r3, [r3, #0]
     ee2:	2b00      	cmp	r3, #0
     ee4:	d028      	beq.n	f38 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
     ee6:	f04f 0300 	mov.w	r3, #0
     eea:	60fb      	str	r3, [r7, #12]
     eec:	e021      	b.n	f32 <vuIP_Task+0x14e>
				{
					uip_periodic( i );
     eee:	68fb      	ldr	r3, [r7, #12]
     ef0:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     ef4:	fb02 f203 	mul.w	r2, r2, r3
     ef8:	f64a 4330 	movw	r3, #44080	; 0xac30
     efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f00:	441a      	add	r2, r3
     f02:	f64a 432c 	movw	r3, #44076	; 0xac2c
     f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f0a:	601a      	str	r2, [r3, #0]
     f0c:	f04f 0002 	mov.w	r0, #2
     f10:	f00a fad8 	bl	b4c4 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
     f14:	f64a 4318 	movw	r3, #44056	; 0xac18
     f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f1c:	881b      	ldrh	r3, [r3, #0]
     f1e:	2b00      	cmp	r3, #0
     f20:	d003      	beq.n	f2a <vuIP_Task+0x146>
					{
						uip_arp_out();
     f22:	f00c ff9d 	bl	de60 <uip_arp_out>
						vEMACWrite();
     f26:	f000 f98f 	bl	1248 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
     f2a:	68fb      	ldr	r3, [r7, #12]
     f2c:	f103 0301 	add.w	r3, r3, #1
     f30:	60fb      	str	r3, [r7, #12]
     f32:	68fb      	ldr	r3, [r7, #12]
     f34:	2b27      	cmp	r3, #39	; 0x27
     f36:	ddda      	ble.n	eee <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
     f38:	693b      	ldr	r3, [r7, #16]
     f3a:	f003 0304 	and.w	r3, r3, #4
     f3e:	2b00      	cmp	r3, #0
     f40:	d005      	beq.n	f4e <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
     f42:	693b      	ldr	r3, [r7, #16]
     f44:	f023 0304 	bic.w	r3, r3, #4
     f48:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
     f4a:	f00c fc53 	bl	d7f4 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
     f4e:	693b      	ldr	r3, [r7, #16]
     f50:	2b00      	cmp	r3, #0
     f52:	f47f af56 	bne.w	e02 <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
     f56:	f240 6304 	movw	r3, #1540	; 0x604
     f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5e:	681a      	ldr	r2, [r3, #0]
     f60:	f107 0308 	add.w	r3, r7, #8
     f64:	4610      	mov	r0, r2
     f66:	4619      	mov	r1, r3
     f68:	f04f 32ff 	mov.w	r2, #4294967295
     f6c:	f00e fcda 	bl	f924 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
     f70:	68bb      	ldr	r3, [r7, #8]
     f72:	693a      	ldr	r2, [r7, #16]
     f74:	ea42 0303 	orr.w	r3, r2, r3
     f78:	613b      	str	r3, [r7, #16]
		}
	}
     f7a:	e743      	b.n	e04 <vuIP_Task+0x20>

00000f7c <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
     f7c:	b480      	push	{r7}
     f7e:	b083      	sub	sp, #12
     f80:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
     f82:	f04f 0300 	mov.w	r3, #0
     f86:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
     f88:	f04f 0312 	mov.w	r3, #18
     f8c:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
     f8e:	f04f 0313 	mov.w	r3, #19
     f92:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
     f94:	f04f 0310 	mov.w	r3, #16
     f98:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
     f9a:	f04f 0315 	mov.w	r3, #21
     f9e:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
     fa0:	f04f 0311 	mov.w	r3, #17
     fa4:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
     fa6:	783a      	ldrb	r2, [r7, #0]
     fa8:	f642 736c 	movw	r3, #12140	; 0x2f6c
     fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb0:	701a      	strb	r2, [r3, #0]
     fb2:	787a      	ldrb	r2, [r7, #1]
     fb4:	f642 736c 	movw	r3, #12140	; 0x2f6c
     fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fbc:	705a      	strb	r2, [r3, #1]
     fbe:	78ba      	ldrb	r2, [r7, #2]
     fc0:	f642 736c 	movw	r3, #12140	; 0x2f6c
     fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc8:	709a      	strb	r2, [r3, #2]
     fca:	78fa      	ldrb	r2, [r7, #3]
     fcc:	f642 736c 	movw	r3, #12140	; 0x2f6c
     fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd4:	70da      	strb	r2, [r3, #3]
     fd6:	793a      	ldrb	r2, [r7, #4]
     fd8:	f642 736c 	movw	r3, #12140	; 0x2f6c
     fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe0:	711a      	strb	r2, [r3, #4]
     fe2:	797a      	ldrb	r2, [r7, #5]
     fe4:	f642 736c 	movw	r3, #12140	; 0x2f6c
     fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fec:	715a      	strb	r2, [r3, #5]
}
     fee:	f107 070c 	add.w	r7, r7, #12
     ff2:	46bd      	mov	sp, r7
     ff4:	bc80      	pop	{r7}
     ff6:	4770      	bx	lr

00000ff8 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
     ff8:	b580      	push	{r7, lr}
     ffa:	b088      	sub	sp, #32
     ffc:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
     ffe:	f00a f843 	bl	b088 <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    1002:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    1006:	713b      	strb	r3, [r7, #4]
    1008:	f06f 0357 	mvn.w	r3, #87	; 0x57
    100c:	717b      	strb	r3, [r7, #5]
    100e:	f04f 0300 	mov.w	r3, #0
    1012:	71bb      	strb	r3, [r7, #6]
    1014:	f06f 0337 	mvn.w	r3, #55	; 0x37
    1018:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    101a:	793a      	ldrb	r2, [r7, #4]
    101c:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    1020:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1024:	701a      	strb	r2, [r3, #0]
    1026:	797a      	ldrb	r2, [r7, #5]
    1028:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    102c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1030:	705a      	strb	r2, [r3, #1]
    1032:	79ba      	ldrb	r2, [r7, #6]
    1034:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    1038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    103c:	709a      	strb	r2, [r3, #2]
    103e:	79fa      	ldrb	r2, [r7, #7]
    1040:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    1044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1048:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    104a:	f04f 33ff 	mov.w	r3, #4294967295
    104e:	713b      	strb	r3, [r7, #4]
    1050:	f04f 33ff 	mov.w	r3, #4294967295
    1054:	717b      	strb	r3, [r7, #5]
    1056:	f04f 33ff 	mov.w	r3, #4294967295
    105a:	71bb      	strb	r3, [r7, #6]
    105c:	f04f 0300 	mov.w	r3, #0
    1060:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    1062:	793a      	ldrb	r2, [r7, #4]
    1064:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    1068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106c:	701a      	strb	r2, [r3, #0]
    106e:	797a      	ldrb	r2, [r7, #5]
    1070:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    1074:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1078:	705a      	strb	r2, [r3, #1]
    107a:	79ba      	ldrb	r2, [r7, #6]
    107c:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    1080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1084:	709a      	strb	r2, [r3, #2]
    1086:	79fa      	ldrb	r2, [r7, #7]
    1088:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    108c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1090:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    1092:	f7ff ff73 	bl	f7c <prvSetMACAddress>
	httpd_init();
    1096:	f00d ffa7 	bl	efe8 <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    109a:	f04f 000a 	mov.w	r0, #10
    109e:	f04f 0104 	mov.w	r1, #4
    10a2:	f04f 0200 	mov.w	r2, #0
    10a6:	f00e f8d9 	bl	f25c <xQueueGenericCreate>
    10aa:	4602      	mov	r2, r0
    10ac:	f240 6304 	movw	r3, #1540	; 0x604
    10b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10b4:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    10b6:	f241 239d 	movw	r3, #4765	; 0x129d
    10ba:	f2c0 0300 	movt	r3, #0
    10be:	9300      	str	r3, [sp, #0]
    10c0:	f64a 301c 	movw	r0, #43804	; 0xab1c
    10c4:	f2c0 0001 	movt	r0, #1
    10c8:	f242 7110 	movw	r1, #10000	; 0x2710
    10cc:	f04f 0201 	mov.w	r2, #1
    10d0:	f04f 0300 	mov.w	r3, #0
    10d4:	f012 f98a 	bl	133ec <xTimerCreate>
    10d8:	4603      	mov	r3, r0
    10da:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    10dc:	f241 239d 	movw	r3, #4765	; 0x129d
    10e0:	f2c0 0300 	movt	r3, #0
    10e4:	9300      	str	r3, [sp, #0]
    10e6:	f64a 3028 	movw	r0, #43816	; 0xab28
    10ea:	f2c0 0001 	movt	r0, #1
    10ee:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    10f2:	f04f 0201 	mov.w	r2, #1
    10f6:	f04f 0301 	mov.w	r3, #1
    10fa:	f012 f977 	bl	133ec <xTimerCreate>
    10fe:	4603      	mov	r3, r0
    1100:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    1102:	68bb      	ldr	r3, [r7, #8]
    1104:	2b00      	cmp	r3, #0
    1106:	d109      	bne.n	111c <PROCESS_STACK_SIZE+0x11c>
    1108:	f04f 0328 	mov.w	r3, #40	; 0x28
    110c:	f383 8811 	msr	BASEPRI, r3
    1110:	f3bf 8f6f 	isb	sy
    1114:	f3bf 8f4f 	dsb	sy
    1118:	613b      	str	r3, [r7, #16]
    111a:	e7fe      	b.n	111a <PROCESS_STACK_SIZE+0x11a>
	configASSERT( xPeriodicTimer );
    111c:	68fb      	ldr	r3, [r7, #12]
    111e:	2b00      	cmp	r3, #0
    1120:	d109      	bne.n	1136 <PROCESS_STACK_SIZE+0x136>
    1122:	f04f 0328 	mov.w	r3, #40	; 0x28
    1126:	f383 8811 	msr	BASEPRI, r3
    112a:	f3bf 8f6f 	isb	sy
    112e:	f3bf 8f4f 	dsb	sy
    1132:	617b      	str	r3, [r7, #20]
    1134:	e7fe      	b.n	1134 <PROCESS_STACK_SIZE+0x134>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    1136:	f010 fa2f 	bl	11598 <xTaskGetTickCount>
    113a:	4603      	mov	r3, r0
    113c:	f04f 32ff 	mov.w	r2, #4294967295
    1140:	9200      	str	r2, [sp, #0]
    1142:	68b8      	ldr	r0, [r7, #8]
    1144:	f04f 0101 	mov.w	r1, #1
    1148:	461a      	mov	r2, r3
    114a:	f04f 0300 	mov.w	r3, #0
    114e:	f012 f99f 	bl	13490 <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    1152:	f010 fa21 	bl	11598 <xTaskGetTickCount>
    1156:	4603      	mov	r3, r0
    1158:	f04f 32ff 	mov.w	r2, #4294967295
    115c:	9200      	str	r2, [sp, #0]
    115e:	68f8      	ldr	r0, [r7, #12]
    1160:	f04f 0101 	mov.w	r1, #1
    1164:	461a      	mov	r2, r3
    1166:	f04f 0300 	mov.w	r3, #0
    116a:	f012 f991 	bl	13490 <xTimerGenericCommand>
}
    116e:	f107 0718 	add.w	r7, r7, #24
    1172:	46bd      	mov	sp, r7
    1174:	bd80      	pop	{r7, pc}
    1176:	bf00      	nop

00001178 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    1178:	b580      	push	{r7, lr}
    117a:	b086      	sub	sp, #24
    117c:	af00      	add	r7, sp, #0
    117e:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    1180:	f04f 0300 	mov.w	r3, #0
    1184:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    1186:	f04f 0301 	mov.w	r3, #1
    118a:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    118c:	f240 6304 	movw	r3, #1540	; 0x604
    1190:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1194:	681b      	ldr	r3, [r3, #0]
    1196:	2b00      	cmp	r3, #0
    1198:	d109      	bne.n	11ae <prvEMACEventListener+0x36>
    119a:	f04f 0328 	mov.w	r3, #40	; 0x28
    119e:	f383 8811 	msr	BASEPRI, r3
    11a2:	f3bf 8f6f 	isb	sy
    11a6:	f3bf 8f4f 	dsb	sy
    11aa:	617b      	str	r3, [r7, #20]
    11ac:	e7fe      	b.n	11ac <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    11ae:	687b      	ldr	r3, [r7, #4]
    11b0:	f003 0301 	and.w	r3, r3, #1
    11b4:	b2db      	uxtb	r3, r3
    11b6:	2b00      	cmp	r3, #0
    11b8:	d001      	beq.n	11be <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    11ba:	f005 fbcf 	bl	695c <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    11be:	687b      	ldr	r3, [r7, #4]
    11c0:	f003 0302 	and.w	r3, r3, #2
    11c4:	2b00      	cmp	r3, #0
    11c6:	d00f      	beq.n	11e8 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    11c8:	f240 6304 	movw	r3, #1540	; 0x604
    11cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11d0:	6819      	ldr	r1, [r3, #0]
    11d2:	f107 020c 	add.w	r2, r7, #12
    11d6:	f107 0310 	add.w	r3, r7, #16
    11da:	4608      	mov	r0, r1
    11dc:	4611      	mov	r1, r2
    11de:	461a      	mov	r2, r3
    11e0:	f04f 0300 	mov.w	r3, #0
    11e4:	f00e fa66 	bl	f6b4 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    11e8:	693b      	ldr	r3, [r7, #16]
    11ea:	2b00      	cmp	r3, #0
    11ec:	d00a      	beq.n	1204 <prvEMACEventListener+0x8c>
    11ee:	f64e 5304 	movw	r3, #60676	; 0xed04
    11f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    11fa:	601a      	str	r2, [r3, #0]
    11fc:	f3bf 8f4f 	dsb	sy
    1200:	f3bf 8f6f 	isb	sy
}
    1204:	f107 0718 	add.w	r7, r7, #24
    1208:	46bd      	mov	sp, r7
    120a:	bd80      	pop	{r7, pc}

0000120c <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    120c:	b580      	push	{r7, lr}
    120e:	b082      	sub	sp, #8
    1210:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    1212:	f04f 0301 	mov.w	r3, #1
    1216:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    1218:	79fb      	ldrb	r3, [r7, #7]
    121a:	4618      	mov	r0, r3
    121c:	f003 f88e 	bl	433c <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    1220:	f241 1079 	movw	r0, #4473	; 0x1179
    1224:	f2c0 0000 	movt	r0, #0
    1228:	f004 fa44 	bl	56b4 <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    122c:	f04f 0005 	mov.w	r0, #5
    1230:	f04f 0105 	mov.w	r1, #5
    1234:	f7ff fda0 	bl	d78 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    1238:	f04f 0005 	mov.w	r0, #5
    123c:	f7ff fd80 	bl	d40 <NVIC_EnableIRQ>
}
    1240:	f107 0708 	add.w	r7, r7, #8
    1244:	46bd      	mov	sp, r7
    1246:	bd80      	pop	{r7, pc}

00001248 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    1248:	b580      	push	{r7, lr}
    124a:	b084      	sub	sp, #16
    124c:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    124e:	f04f 030a 	mov.w	r3, #10
    1252:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    1254:	f04f 0305 	mov.w	r3, #5
    1258:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    125a:	f04f 0300 	mov.w	r3, #0
    125e:	60bb      	str	r3, [r7, #8]
    1260:	e011      	b.n	1286 <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    1262:	f64a 4318 	movw	r3, #44056	; 0xac18
    1266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    126a:	881b      	ldrh	r3, [r3, #0]
    126c:	4618      	mov	r0, r3
    126e:	f003 fbd7 	bl	4a20 <MSS_MAC_tx_packet>
    1272:	4603      	mov	r3, r0
    1274:	2b00      	cmp	r3, #0
    1276:	d10b      	bne.n	1290 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    1278:	68f8      	ldr	r0, [r7, #12]
    127a:	f00f fc91 	bl	10ba0 <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    127e:	68bb      	ldr	r3, [r7, #8]
    1280:	f103 0301 	add.w	r3, r3, #1
    1284:	60bb      	str	r3, [r7, #8]
    1286:	68ba      	ldr	r2, [r7, #8]
    1288:	687b      	ldr	r3, [r7, #4]
    128a:	429a      	cmp	r2, r3
    128c:	dbe9      	blt.n	1262 <vEMACWrite+0x1a>
    128e:	e000      	b.n	1292 <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    1290:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    1292:	f107 0710 	add.w	r7, r7, #16
    1296:	46bd      	mov	sp, r7
    1298:	bd80      	pop	{r7, pc}
    129a:	bf00      	nop

0000129c <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    129c:	b580      	push	{r7, lr}
    129e:	b082      	sub	sp, #8
    12a0:	af00      	add	r7, sp, #0
    12a2:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    12a4:	6878      	ldr	r0, [r7, #4]
    12a6:	f012 fc9f 	bl	13be8 <pvTimerGetTimerID>
    12aa:	4603      	mov	r3, r0
    12ac:	2b00      	cmp	r3, #0
    12ae:	d002      	beq.n	12b6 <prvUIPTimerCallback+0x1a>
    12b0:	2b01      	cmp	r3, #1
    12b2:	d011      	beq.n	12d8 <prvUIPTimerCallback+0x3c>
    12b4:	e020      	b.n	12f8 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    12b6:	f240 6304 	movw	r3, #1540	; 0x604
    12ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12be:	681b      	ldr	r3, [r3, #0]
    12c0:	4618      	mov	r0, r3
    12c2:	f64a 314c 	movw	r1, #43852	; 0xab4c
    12c6:	f2c0 0101 	movt	r1, #1
    12ca:	f04f 0200 	mov.w	r2, #0
    12ce:	f04f 0300 	mov.w	r3, #0
    12d2:	f00e f8d7 	bl	f484 <xQueueGenericSend>
									break;
    12d6:	e00f      	b.n	12f8 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    12d8:	f240 6304 	movw	r3, #1540	; 0x604
    12dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e0:	681b      	ldr	r3, [r3, #0]
    12e2:	4618      	mov	r0, r3
    12e4:	f64a 3150 	movw	r1, #43856	; 0xab50
    12e8:	f2c0 0101 	movt	r1, #1
    12ec:	f04f 0200 	mov.w	r2, #0
    12f0:	f04f 0300 	mov.w	r3, #0
    12f4:	f00e f8c6 	bl	f484 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    12f8:	f107 0708 	add.w	r7, r7, #8
    12fc:	46bd      	mov	sp, r7
    12fe:	bd80      	pop	{r7, pc}

00001300 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    1300:	b580      	push	{r7, lr}
    1302:	b084      	sub	sp, #16
    1304:	af00      	add	r7, sp, #0
    1306:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "io.shtml" );
    1308:	6878      	ldr	r0, [r7, #4]
    130a:	f64a 3138 	movw	r1, #43832	; 0xab38
    130e:	f2c0 0101 	movt	r1, #1
    1312:	f013 fdb9 	bl	14e88 <strstr>
    1316:	4603      	mov	r3, r0
    1318:	60fb      	str	r3, [r7, #12]

	if( c )
    131a:	68fb      	ldr	r3, [r7, #12]
    131c:	2b00      	cmp	r3, #0
    131e:	d039      	beq.n	1394 <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    1320:	6878      	ldr	r0, [r7, #4]
    1322:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1326:	f013 fa8d 	bl	14844 <strchr>
    132a:	4603      	mov	r3, r0
    132c:	60fb      	str	r3, [r7, #12]
	    if( c )
    132e:	68fb      	ldr	r3, [r7, #12]
    1330:	2b00      	cmp	r3, #0
    1332:	d023      	beq.n	137c <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    1334:	68f8      	ldr	r0, [r7, #12]
    1336:	f64a 3144 	movw	r1, #43844	; 0xab44
    133a:	f2c0 0101 	movt	r1, #1
    133e:	f013 fda3 	bl	14e88 <strstr>
    1342:	4603      	mov	r3, r0
    1344:	2b00      	cmp	r3, #0
    1346:	d00c      	beq.n	1362 <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    1348:	f04f 0003 	mov.w	r0, #3
    134c:	f04f 0101 	mov.w	r1, #1
    1350:	f7ff f8e0 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    1354:	f04f 0004 	mov.w	r0, #4
    1358:	f04f 0101 	mov.w	r1, #1
    135c:	f7ff f8da 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    1360:	e018      	b.n	1394 <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    1362:	f04f 0003 	mov.w	r0, #3
    1366:	f04f 0100 	mov.w	r1, #0
    136a:	f7ff f8d3 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    136e:	f04f 0004 	mov.w	r0, #4
    1372:	f04f 0100 	mov.w	r1, #0
    1376:	f7ff f8cd 	bl	514 <vParTestSetLED>
    137a:	e00b      	b.n	1394 <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    137c:	f04f 0003 	mov.w	r0, #3
    1380:	f04f 0100 	mov.w	r1, #0
    1384:	f7ff f8c6 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1388:	f04f 0004 	mov.w	r0, #4
    138c:	f04f 0100 	mov.w	r1, #0
    1390:	f7ff f8c0 	bl	514 <vParTestSetLED>
		}
	}
}
    1394:	f107 0710 	add.w	r7, r7, #16
    1398:	46bd      	mov	sp, r7
    139a:	bd80      	pop	{r7, pc}

0000139c <nullfunction>:

static const struct httpd_cgi_call	*calls[] = { &file, &tcp, &net, &rtos, &run, &io, NULL };

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    139c:	b480      	push	{r7}
    139e:	b085      	sub	sp, #20
    13a0:	af00      	add	r7, sp, #0
    13a2:	6078      	str	r0, [r7, #4]
    13a4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    13a6:	f04f 0301 	mov.w	r3, #1
    13aa:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    13ac:	f04f 0300 	mov.w	r3, #0
    13b0:	73fb      	strb	r3, [r7, #15]
    13b2:	687b      	ldr	r3, [r7, #4]
    13b4:	f04f 0200 	mov.w	r2, #0
    13b8:	851a      	strh	r2, [r3, #40]	; 0x28
    13ba:	f04f 0302 	mov.w	r3, #2
}
    13be:	4618      	mov	r0, r3
    13c0:	f107 0714 	add.w	r7, r7, #20
    13c4:	46bd      	mov	sp, r7
    13c6:	bc80      	pop	{r7}
    13c8:	4770      	bx	lr
    13ca:	bf00      	nop

000013cc <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    13cc:	b590      	push	{r4, r7, lr}
    13ce:	b085      	sub	sp, #20
    13d0:	af00      	add	r7, sp, #0
    13d2:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    13d4:	f240 0310 	movw	r3, #16
    13d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13dc:	60fb      	str	r3, [r7, #12]
    13de:	e019      	b.n	1414 <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    13e0:	68fb      	ldr	r3, [r7, #12]
    13e2:	681b      	ldr	r3, [r3, #0]
    13e4:	681c      	ldr	r4, [r3, #0]
    13e6:	68fb      	ldr	r3, [r7, #12]
    13e8:	681b      	ldr	r3, [r3, #0]
    13ea:	681b      	ldr	r3, [r3, #0]
    13ec:	4618      	mov	r0, r3
    13ee:	f013 fae7 	bl	149c0 <strlen>
    13f2:	4603      	mov	r3, r0
    13f4:	4620      	mov	r0, r4
    13f6:	6879      	ldr	r1, [r7, #4]
    13f8:	461a      	mov	r2, r3
    13fa:	f013 fb11 	bl	14a20 <strncmp>
    13fe:	4603      	mov	r3, r0
    1400:	2b00      	cmp	r3, #0
    1402:	d103      	bne.n	140c <httpd_cgi+0x40>
		{
			return( *f )->function;
    1404:	68fb      	ldr	r3, [r7, #12]
    1406:	681b      	ldr	r3, [r3, #0]
    1408:	685b      	ldr	r3, [r3, #4]
    140a:	e00b      	b.n	1424 <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    140c:	68fb      	ldr	r3, [r7, #12]
    140e:	f103 0304 	add.w	r3, r3, #4
    1412:	60fb      	str	r3, [r7, #12]
    1414:	68fb      	ldr	r3, [r7, #12]
    1416:	681b      	ldr	r3, [r3, #0]
    1418:	2b00      	cmp	r3, #0
    141a:	d1e1      	bne.n	13e0 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    141c:	f241 339d 	movw	r3, #5021	; 0x139d
    1420:	f2c0 0300 	movt	r3, #0
}
    1424:	4618      	mov	r0, r3
    1426:	f107 0714 	add.w	r7, r7, #20
    142a:	46bd      	mov	sp, r7
    142c:	bd90      	pop	{r4, r7, pc}
    142e:	bf00      	nop

00001430 <generate_file_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_file_stats( void *arg )
{
    1430:	b590      	push	{r4, r7, lr}
    1432:	b085      	sub	sp, #20
    1434:	af00      	add	r7, sp, #0
    1436:	6078      	str	r0, [r7, #4]
	char	*f = ( char * ) arg;
    1438:	687b      	ldr	r3, [r7, #4]
    143a:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u", httpd_fs_count(f) );
    143c:	f64a 4328 	movw	r3, #44072	; 0xac28
    1440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1444:	681b      	ldr	r3, [r3, #0]
    1446:	461c      	mov	r4, r3
    1448:	68f8      	ldr	r0, [r7, #12]
    144a:	f00c ffe3 	bl	e414 <httpd_fs_count>
    144e:	4603      	mov	r3, r0
    1450:	4620      	mov	r0, r4
    1452:	f64a 319c 	movw	r1, #43932	; 0xab9c
    1456:	f2c0 0101 	movt	r1, #1
    145a:	461a      	mov	r2, r3
    145c:	f013 f984 	bl	14768 <sprintf>
    1460:	4603      	mov	r3, r0
    1462:	b29b      	uxth	r3, r3
}
    1464:	4618      	mov	r0, r3
    1466:	f107 0714 	add.w	r7, r7, #20
    146a:	46bd      	mov	sp, r7
    146c:	bd90      	pop	{r4, r7, pc}
    146e:	bf00      	nop

00001470 <file_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( file_stats ( struct httpd_state *s, char *ptr ) )
{
    1470:	b590      	push	{r4, r7, lr}
    1472:	b085      	sub	sp, #20
    1474:	af00      	add	r7, sp, #0
    1476:	6078      	str	r0, [r7, #4]
    1478:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    147a:	f04f 0301 	mov.w	r3, #1
    147e:	73fb      	strb	r3, [r7, #15]
    1480:	687b      	ldr	r3, [r7, #4]
    1482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1484:	2b00      	cmp	r3, #0
    1486:	d002      	beq.n	148e <file_stats+0x1e>
    1488:	2b6d      	cmp	r3, #109	; 0x6d
    148a:	d004      	beq.n	1496 <file_stats+0x26>
    148c:	e01c      	b.n	14c8 <file_stats+0x58>

	( void ) PT_YIELD_FLAG;

	PSOCK_GENERATOR_SEND( &s->sout, generate_file_stats, strchr(ptr, ' ') + 1 );
    148e:	687b      	ldr	r3, [r7, #4]
    1490:	f04f 026d 	mov.w	r2, #109	; 0x6d
    1494:	851a      	strh	r2, [r3, #40]	; 0x28
    1496:	687b      	ldr	r3, [r7, #4]
    1498:	f103 0428 	add.w	r4, r3, #40	; 0x28
    149c:	6838      	ldr	r0, [r7, #0]
    149e:	f04f 0120 	mov.w	r1, #32
    14a2:	f013 f9cf 	bl	14844 <strchr>
    14a6:	4603      	mov	r3, r0
    14a8:	f103 0301 	add.w	r3, r3, #1
    14ac:	4620      	mov	r0, r4
    14ae:	f241 4131 	movw	r1, #5169	; 0x1431
    14b2:	f2c0 0100 	movt	r1, #0
    14b6:	461a      	mov	r2, r3
    14b8:	f009 fa62 	bl	a980 <psock_generator_send>
    14bc:	4603      	mov	r3, r0
    14be:	2b00      	cmp	r3, #0
    14c0:	d102      	bne.n	14c8 <file_stats+0x58>
    14c2:	f04f 0300 	mov.w	r3, #0
    14c6:	e008      	b.n	14da <file_stats+0x6a>

	PSOCK_END( &s->sout );
    14c8:	f04f 0300 	mov.w	r3, #0
    14cc:	73fb      	strb	r3, [r7, #15]
    14ce:	687b      	ldr	r3, [r7, #4]
    14d0:	f04f 0200 	mov.w	r2, #0
    14d4:	851a      	strh	r2, [r3, #40]	; 0x28
    14d6:	f04f 0302 	mov.w	r3, #2
}
    14da:	4618      	mov	r0, r3
    14dc:	f107 0714 	add.w	r7, r7, #20
    14e0:	46bd      	mov	sp, r7
    14e2:	bd90      	pop	{r4, r7, pc}

000014e4 <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    14e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    14e8:	b08e      	sub	sp, #56	; 0x38
    14ea:	af0a      	add	r7, sp, #40	; 0x28
    14ec:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    14ee:	687b      	ldr	r3, [r7, #4]
    14f0:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    14f2:	68fb      	ldr	r3, [r7, #12]
    14f4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    14f8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    14fc:	fb02 f203 	mul.w	r2, r2, r3
    1500:	f64a 4330 	movw	r3, #44080	; 0xac30
    1504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1508:	4413      	add	r3, r2
    150a:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    150c:	f64a 4328 	movw	r3, #44072	; 0xac28
    1510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1514:	681b      	ldr	r3, [r3, #0]
    1516:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    1518:	68bb      	ldr	r3, [r7, #8]
    151a:	889b      	ldrh	r3, [r3, #4]
    151c:	4618      	mov	r0, r3
    151e:	f00c f8a9 	bl	d674 <htons>
    1522:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1524:	461d      	mov	r5, r3
    1526:	68bb      	ldr	r3, [r7, #8]
    1528:	881b      	ldrh	r3, [r3, #0]
    152a:	4618      	mov	r0, r3
    152c:	f00c f8a2 	bl	d674 <htons>
    1530:	4603      	mov	r3, r0
    1532:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1536:	b29b      	uxth	r3, r3
    1538:	461c      	mov	r4, r3
    153a:	68bb      	ldr	r3, [r7, #8]
    153c:	881b      	ldrh	r3, [r3, #0]
    153e:	4618      	mov	r0, r3
    1540:	f00c f898 	bl	d674 <htons>
    1544:	4603      	mov	r3, r0
    1546:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    154a:	68bb      	ldr	r3, [r7, #8]
    154c:	885b      	ldrh	r3, [r3, #2]
    154e:	4618      	mov	r0, r3
    1550:	f00c f890 	bl	d674 <htons>
    1554:	4603      	mov	r3, r0
    1556:	ea4f 2313 	mov.w	r3, r3, lsr #8
    155a:	b29b      	uxth	r3, r3
    155c:	469a      	mov	sl, r3
    155e:	68bb      	ldr	r3, [r7, #8]
    1560:	885b      	ldrh	r3, [r3, #2]
    1562:	4618      	mov	r0, r3
    1564:	f00c f886 	bl	d674 <htons>
    1568:	4603      	mov	r3, r0
    156a:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    156e:	68bb      	ldr	r3, [r7, #8]
    1570:	88db      	ldrh	r3, [r3, #6]
    1572:	4618      	mov	r0, r3
    1574:	f00c f87e 	bl	d674 <htons>
    1578:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    157a:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    157c:	68bb      	ldr	r3, [r7, #8]
    157e:	7e5b      	ldrb	r3, [r3, #25]
    1580:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1584:	f240 032c 	movw	r3, #44	; 0x2c
    1588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158c:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1590:	68bb      	ldr	r3, [r7, #8]
    1592:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1594:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    1596:	68bb      	ldr	r3, [r7, #8]
    1598:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    159a:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    159c:	68bb      	ldr	r3, [r7, #8]
    159e:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    15a0:	2b00      	cmp	r3, #0
    15a2:	d002      	beq.n	15aa <generate_tcp_stats+0xc6>
    15a4:	f04f 022a 	mov.w	r2, #42	; 0x2a
    15a8:	e001      	b.n	15ae <generate_tcp_stats+0xca>
    15aa:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    15ae:	68bb      	ldr	r3, [r7, #8]
    15b0:	7e5b      	ldrb	r3, [r3, #25]
    15b2:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    15b6:	2b00      	cmp	r3, #0
    15b8:	d002      	beq.n	15c0 <generate_tcp_stats+0xdc>
    15ba:	f04f 0321 	mov.w	r3, #33	; 0x21
    15be:	e001      	b.n	15c4 <generate_tcp_stats+0xe0>
    15c0:	f04f 0320 	mov.w	r3, #32
    15c4:	f8cd 9000 	str.w	r9, [sp]
    15c8:	f8cd a004 	str.w	sl, [sp, #4]
    15cc:	f8cd 8008 	str.w	r8, [sp, #8]
    15d0:	f8cd e00c 	str.w	lr, [sp, #12]
    15d4:	f8cd c010 	str.w	ip, [sp, #16]
    15d8:	9005      	str	r0, [sp, #20]
    15da:	9106      	str	r1, [sp, #24]
    15dc:	9207      	str	r2, [sp, #28]
    15de:	9308      	str	r3, [sp, #32]
    15e0:	4630      	mov	r0, r6
    15e2:	f64a 31a0 	movw	r1, #43936	; 0xaba0
    15e6:	f2c0 0101 	movt	r1, #1
    15ea:	462a      	mov	r2, r5
    15ec:	4623      	mov	r3, r4
    15ee:	f013 f8bb 	bl	14768 <sprintf>
    15f2:	4603      	mov	r3, r0
    15f4:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    15f6:	4618      	mov	r0, r3
    15f8:	f107 0710 	add.w	r7, r7, #16
    15fc:	46bd      	mov	sp, r7
    15fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1602:	bf00      	nop

00001604 <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    1604:	b580      	push	{r7, lr}
    1606:	b084      	sub	sp, #16
    1608:	af00      	add	r7, sp, #0
    160a:	6078      	str	r0, [r7, #4]
    160c:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    160e:	f04f 0301 	mov.w	r3, #1
    1612:	73fb      	strb	r3, [r7, #15]
    1614:	687b      	ldr	r3, [r7, #4]
    1616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1618:	2b00      	cmp	r3, #0
    161a:	d002      	beq.n	1622 <tcp_stats+0x1e>
    161c:	2b96      	cmp	r3, #150	; 0x96
    161e:	d01e      	beq.n	165e <tcp_stats+0x5a>
    1620:	e03c      	b.n	169c <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    1622:	687b      	ldr	r3, [r7, #4]
    1624:	f04f 0200 	mov.w	r2, #0
    1628:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    162c:	e031      	b.n	1692 <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    162e:	687b      	ldr	r3, [r7, #4]
    1630:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1634:	461a      	mov	r2, r3
    1636:	f64a 4330 	movw	r3, #44080	; 0xac30
    163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    163e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    1642:	fb01 f202 	mul.w	r2, r1, r2
    1646:	4413      	add	r3, r2
    1648:	f103 0318 	add.w	r3, r3, #24
    164c:	785b      	ldrb	r3, [r3, #1]
    164e:	f003 030f 	and.w	r3, r3, #15
    1652:	2b00      	cmp	r3, #0
    1654:	d014      	beq.n	1680 <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    1656:	687b      	ldr	r3, [r7, #4]
    1658:	f04f 0296 	mov.w	r2, #150	; 0x96
    165c:	851a      	strh	r2, [r3, #40]	; 0x28
    165e:	687b      	ldr	r3, [r7, #4]
    1660:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1664:	4618      	mov	r0, r3
    1666:	f241 41e5 	movw	r1, #5349	; 0x14e5
    166a:	f2c0 0100 	movt	r1, #0
    166e:	687a      	ldr	r2, [r7, #4]
    1670:	f009 f986 	bl	a980 <psock_generator_send>
    1674:	4603      	mov	r3, r0
    1676:	2b00      	cmp	r3, #0
    1678:	d102      	bne.n	1680 <tcp_stats+0x7c>
    167a:	f04f 0300 	mov.w	r3, #0
    167e:	e016      	b.n	16ae <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    1680:	687b      	ldr	r3, [r7, #4]
    1682:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1686:	f103 0301 	add.w	r3, r3, #1
    168a:	b29a      	uxth	r2, r3
    168c:	687b      	ldr	r3, [r7, #4]
    168e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1692:	687b      	ldr	r3, [r7, #4]
    1694:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1698:	2b27      	cmp	r3, #39	; 0x27
    169a:	d9c8      	bls.n	162e <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    169c:	f04f 0300 	mov.w	r3, #0
    16a0:	73fb      	strb	r3, [r7, #15]
    16a2:	687b      	ldr	r3, [r7, #4]
    16a4:	f04f 0200 	mov.w	r2, #0
    16a8:	851a      	strh	r2, [r3, #40]	; 0x28
    16aa:	f04f 0302 	mov.w	r3, #2
}
    16ae:	4618      	mov	r0, r3
    16b0:	f107 0710 	add.w	r7, r7, #16
    16b4:	46bd      	mov	sp, r7
    16b6:	bd80      	pop	{r7, pc}

000016b8 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    16b8:	b580      	push	{r7, lr}
    16ba:	b084      	sub	sp, #16
    16bc:	af00      	add	r7, sp, #0
    16be:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    16c0:	687b      	ldr	r3, [r7, #4]
    16c2:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    16c4:	f64a 4328 	movw	r3, #44072	; 0xac28
    16c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16cc:	681b      	ldr	r3, [r3, #0]
    16ce:	461a      	mov	r2, r3
    16d0:	68fb      	ldr	r3, [r7, #12]
    16d2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    16d6:	ea4f 0143 	mov.w	r1, r3, lsl #1
    16da:	f64c 4364 	movw	r3, #52324	; 0xcc64
    16de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e2:	440b      	add	r3, r1
    16e4:	881b      	ldrh	r3, [r3, #0]
    16e6:	4610      	mov	r0, r2
    16e8:	f64a 4100 	movw	r1, #44032	; 0xac00
    16ec:	f2c0 0101 	movt	r1, #1
    16f0:	461a      	mov	r2, r3
    16f2:	f013 f839 	bl	14768 <sprintf>
    16f6:	4603      	mov	r3, r0
    16f8:	b29b      	uxth	r3, r3
}
    16fa:	4618      	mov	r0, r3
    16fc:	f107 0710 	add.w	r7, r7, #16
    1700:	46bd      	mov	sp, r7
    1702:	bd80      	pop	{r7, pc}

00001704 <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    1704:	b580      	push	{r7, lr}
    1706:	b084      	sub	sp, #16
    1708:	af00      	add	r7, sp, #0
    170a:	6078      	str	r0, [r7, #4]
    170c:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    170e:	f04f 0301 	mov.w	r3, #1
    1712:	73fb      	strb	r3, [r7, #15]
    1714:	687b      	ldr	r3, [r7, #4]
    1716:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1718:	2b00      	cmp	r3, #0
    171a:	d002      	beq.n	1722 <net_stats+0x1e>
    171c:	2bac      	cmp	r3, #172	; 0xac
    171e:	d00a      	beq.n	1736 <net_stats+0x32>
    1720:	e028      	b.n	1774 <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1722:	687b      	ldr	r3, [r7, #4]
    1724:	f04f 0200 	mov.w	r2, #0
    1728:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    172c:	e01d      	b.n	176a <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    172e:	687b      	ldr	r3, [r7, #4]
    1730:	f04f 02ac 	mov.w	r2, #172	; 0xac
    1734:	851a      	strh	r2, [r3, #40]	; 0x28
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	f103 0328 	add.w	r3, r3, #40	; 0x28
    173c:	4618      	mov	r0, r3
    173e:	f241 61b9 	movw	r1, #5817	; 0x16b9
    1742:	f2c0 0100 	movt	r1, #0
    1746:	687a      	ldr	r2, [r7, #4]
    1748:	f009 f91a 	bl	a980 <psock_generator_send>
    174c:	4603      	mov	r3, r0
    174e:	2b00      	cmp	r3, #0
    1750:	d102      	bne.n	1758 <net_stats+0x54>
    1752:	f04f 0300 	mov.w	r3, #0
    1756:	e016      	b.n	1786 <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1758:	687b      	ldr	r3, [r7, #4]
    175a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    175e:	f103 0301 	add.w	r3, r3, #1
    1762:	b29a      	uxth	r2, r3
    1764:	687b      	ldr	r3, [r7, #4]
    1766:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    176a:	687b      	ldr	r3, [r7, #4]
    176c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1770:	2b1b      	cmp	r3, #27
    1772:	d9dc      	bls.n	172e <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1774:	f04f 0300 	mov.w	r3, #0
    1778:	73fb      	strb	r3, [r7, #15]
    177a:	687b      	ldr	r3, [r7, #4]
    177c:	f04f 0200 	mov.w	r2, #0
    1780:	851a      	strh	r2, [r3, #40]	; 0x28
    1782:	f04f 0302 	mov.w	r3, #2
}
    1786:	4618      	mov	r0, r3
    1788:	f107 0710 	add.w	r7, r7, #16
    178c:	46bd      	mov	sp, r7
    178e:	bd80      	pop	{r7, pc}

00001790 <generate_rtos_stats>:
extern void vTaskList( char *pcWriteBuffer );
extern char *pcGetTaskStatusMessage( void );
static char cCountBuf[128];
long		lRefreshCount = 0;
static unsigned short generate_rtos_stats( void *arg )
{
    1790:	b590      	push	{r4, r7, lr}
    1792:	b083      	sub	sp, #12
    1794:	af00      	add	r7, sp, #0
    1796:	6078      	str	r0, [r7, #4]
	( void ) arg;
	lRefreshCount++;
    1798:	f240 6388 	movw	r3, #1672	; 0x688
    179c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a0:	681b      	ldr	r3, [r3, #0]
    17a2:	f103 0201 	add.w	r2, r3, #1
    17a6:	f240 6388 	movw	r3, #1672	; 0x688
    17aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ae:	601a      	str	r2, [r3, #0]
	sprintf( cCountBuf, "<p><br>Refresh count = %d<p><br>%s", ( int ) lRefreshCount, pcGetTaskStatusMessage() );
    17b0:	f240 6388 	movw	r3, #1672	; 0x688
    17b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17b8:	681c      	ldr	r4, [r3, #0]
    17ba:	f7ff f9ff 	bl	bbc <pcGetTaskStatusMessage>
    17be:	4603      	mov	r3, r0
    17c0:	f240 6008 	movw	r0, #1544	; 0x608
    17c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17c8:	f64a 4108 	movw	r1, #44040	; 0xac08
    17cc:	f2c0 0101 	movt	r1, #1
    17d0:	4622      	mov	r2, r4
    17d2:	f012 ffc9 	bl	14768 <sprintf>
	vTaskList( ( char * ) uip_appdata );
    17d6:	f64a 4328 	movw	r3, #44072	; 0xac28
    17da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17de:	681b      	ldr	r3, [r3, #0]
    17e0:	4618      	mov	r0, r3
    17e2:	f011 f857 	bl	12894 <vTaskList>
	strcat( uip_appdata, cCountBuf );
    17e6:	f64a 4328 	movw	r3, #44072	; 0xac28
    17ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ee:	681b      	ldr	r3, [r3, #0]
    17f0:	4618      	mov	r0, r3
    17f2:	f240 6108 	movw	r1, #1544	; 0x608
    17f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    17fa:	f012 ffff 	bl	147fc <strcat>

	return strlen( uip_appdata );
    17fe:	f64a 4328 	movw	r3, #44072	; 0xac28
    1802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1806:	681b      	ldr	r3, [r3, #0]
    1808:	4618      	mov	r0, r3
    180a:	f013 f8d9 	bl	149c0 <strlen>
    180e:	4603      	mov	r3, r0
    1810:	b29b      	uxth	r3, r3
}
    1812:	4618      	mov	r0, r3
    1814:	f107 070c 	add.w	r7, r7, #12
    1818:	46bd      	mov	sp, r7
    181a:	bd90      	pop	{r4, r7, pc}

0000181c <rtos_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( rtos_stats ( struct httpd_state *s, char *ptr ) )
{
    181c:	b580      	push	{r7, lr}
    181e:	b084      	sub	sp, #16
    1820:	af00      	add	r7, sp, #0
    1822:	6078      	str	r0, [r7, #4]
    1824:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1826:	f04f 0301 	mov.w	r3, #1
    182a:	73fb      	strb	r3, [r7, #15]
    182c:	687b      	ldr	r3, [r7, #4]
    182e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1830:	2b00      	cmp	r3, #0
    1832:	d002      	beq.n	183a <rtos_stats+0x1e>
    1834:	2bca      	cmp	r3, #202	; 0xca
    1836:	d004      	beq.n	1842 <rtos_stats+0x26>
    1838:	e015      	b.n	1866 <rtos_stats+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_rtos_stats, NULL );
    183a:	687b      	ldr	r3, [r7, #4]
    183c:	f04f 02ca 	mov.w	r2, #202	; 0xca
    1840:	851a      	strh	r2, [r3, #40]	; 0x28
    1842:	687b      	ldr	r3, [r7, #4]
    1844:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1848:	4618      	mov	r0, r3
    184a:	f241 7191 	movw	r1, #6033	; 0x1791
    184e:	f2c0 0100 	movt	r1, #0
    1852:	f04f 0200 	mov.w	r2, #0
    1856:	f009 f893 	bl	a980 <psock_generator_send>
    185a:	4603      	mov	r3, r0
    185c:	2b00      	cmp	r3, #0
    185e:	d102      	bne.n	1866 <rtos_stats+0x4a>
    1860:	f04f 0300 	mov.w	r3, #0
    1864:	e008      	b.n	1878 <rtos_stats+0x5c>
	PSOCK_END( &s->sout );
    1866:	f04f 0300 	mov.w	r3, #0
    186a:	73fb      	strb	r3, [r7, #15]
    186c:	687b      	ldr	r3, [r7, #4]
    186e:	f04f 0200 	mov.w	r2, #0
    1872:	851a      	strh	r2, [r3, #40]	; 0x28
    1874:	f04f 0302 	mov.w	r3, #2
}
    1878:	4618      	mov	r0, r3
    187a:	f107 0710 	add.w	r7, r7, #16
    187e:	46bd      	mov	sp, r7
    1880:	bd80      	pop	{r7, pc}
    1882:	bf00      	nop

00001884 <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    1884:	b580      	push	{r7, lr}
    1886:	b084      	sub	sp, #16
    1888:	af00      	add	r7, sp, #0
    188a:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	unsigned short usRawVoltage;
	const ace_channel_handle_t xVoltageChannel = ( ace_channel_handle_t ) 0;
    188c:	f04f 0300 	mov.w	r3, #0
    1890:	73fb      	strb	r3, [r7, #15]

	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    1892:	f04f 0003 	mov.w	r0, #3
    1896:	f7fe ff17 	bl	6c8 <lParTestGetLEDState>
    189a:	4603      	mov	r3, r0
    189c:	2b00      	cmp	r3, #0
    189e:	d009      	beq.n	18b4 <generate_io_state+0x30>
	{
		pcStatus = "checked";
    18a0:	f64a 13a8 	movw	r3, #43432	; 0xa9a8
    18a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18a8:	f64a 422c 	movw	r2, #44076	; 0xac2c
    18ac:	f2c0 0201 	movt	r2, #1
    18b0:	601a      	str	r2, [r3, #0]
    18b2:	e008      	b.n	18c6 <generate_io_state+0x42>
	}
	else
	{
		pcStatus = "";
    18b4:	f64a 13a8 	movw	r3, #43432	; 0xa9a8
    18b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18bc:	f64a 4234 	movw	r2, #44084	; 0xac34
    18c0:	f2c0 0201 	movt	r2, #1
    18c4:	601a      	str	r2, [r3, #0]
	}

	usRawVoltage = ( unsigned short ) ACE_get_ppe_sample( xVoltageChannel );
    18c6:	7bfb      	ldrb	r3, [r7, #15]
    18c8:	4618      	mov	r0, r3
    18ca:	f008 fa45 	bl	9d58 <ACE_get_ppe_sample>
    18ce:	4603      	mov	r3, r0
    18d0:	81bb      	strh	r3, [r7, #12]
	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p><p><p>Raw voltage input is %d", pcStatus, usRawVoltage );
    18d2:	f64a 4328 	movw	r3, #44072	; 0xac28
    18d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18da:	681b      	ldr	r3, [r3, #0]
    18dc:	4619      	mov	r1, r3
    18de:	f64a 13a8 	movw	r3, #43432	; 0xa9a8
    18e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18e6:	681a      	ldr	r2, [r3, #0]
    18e8:	89bb      	ldrh	r3, [r7, #12]
    18ea:	4608      	mov	r0, r1
    18ec:	f64a 4138 	movw	r1, #44088	; 0xac38
    18f0:	f2c0 0101 	movt	r1, #1
    18f4:	f012 ff38 	bl	14768 <sprintf>

	return strlen( uip_appdata );
    18f8:	f64a 4328 	movw	r3, #44072	; 0xac28
    18fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1900:	681b      	ldr	r3, [r3, #0]
    1902:	4618      	mov	r0, r3
    1904:	f013 f85c 	bl	149c0 <strlen>
    1908:	4603      	mov	r3, r0
    190a:	b29b      	uxth	r3, r3
}
    190c:	4618      	mov	r0, r3
    190e:	f107 0710 	add.w	r7, r7, #16
    1912:	46bd      	mov	sp, r7
    1914:	bd80      	pop	{r7, pc}
    1916:	bf00      	nop

00001918 <generate_runtime_stats>:

/*---------------------------------------------------------------------------*/
extern void vTaskGetRunTimeStats( char *pcWriteBuffer );
extern unsigned short usMaxJitter;
static unsigned short generate_runtime_stats( void *arg )
{
    1918:	b580      	push	{r7, lr}
    191a:	b082      	sub	sp, #8
    191c:	af00      	add	r7, sp, #0
    191e:	6078      	str	r0, [r7, #4]
	( void ) arg;
	lRefreshCount++;
    1920:	f240 6388 	movw	r3, #1672	; 0x688
    1924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1928:	681b      	ldr	r3, [r3, #0]
    192a:	f103 0201 	add.w	r2, r3, #1
    192e:	f240 6388 	movw	r3, #1672	; 0x688
    1932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1936:	601a      	str	r2, [r3, #0]
	sprintf( cCountBuf, "<p><br>Refresh count = %d", ( int ) lRefreshCount );
    1938:	f240 6388 	movw	r3, #1672	; 0x688
    193c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1940:	681b      	ldr	r3, [r3, #0]
    1942:	f240 6008 	movw	r0, #1544	; 0x608
    1946:	f2c2 0000 	movt	r0, #8192	; 0x2000
    194a:	f64a 418c 	movw	r1, #44172	; 0xac8c
    194e:	f2c0 0101 	movt	r1, #1
    1952:	461a      	mov	r2, r3
    1954:	f012 ff08 	bl	14768 <sprintf>

	vTaskGetRunTimeStats( ( char * ) uip_appdata );
    1958:	f64a 4328 	movw	r3, #44072	; 0xac28
    195c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1960:	681b      	ldr	r3, [r3, #0]
    1962:	4618      	mov	r0, r3
    1964:	f011 f84e 	bl	12a04 <vTaskGetRunTimeStats>
	strcat( uip_appdata, cCountBuf );
    1968:	f64a 4328 	movw	r3, #44072	; 0xac28
    196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1970:	681b      	ldr	r3, [r3, #0]
    1972:	4618      	mov	r0, r3
    1974:	f240 6108 	movw	r1, #1544	; 0x608
    1978:	f2c2 0100 	movt	r1, #8192	; 0x2000
    197c:	f012 ff3e 	bl	147fc <strcat>

	return strlen( uip_appdata );
    1980:	f64a 4328 	movw	r3, #44072	; 0xac28
    1984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1988:	681b      	ldr	r3, [r3, #0]
    198a:	4618      	mov	r0, r3
    198c:	f013 f818 	bl	149c0 <strlen>
    1990:	4603      	mov	r3, r0
    1992:	b29b      	uxth	r3, r3
}
    1994:	4618      	mov	r0, r3
    1996:	f107 0708 	add.w	r7, r7, #8
    199a:	46bd      	mov	sp, r7
    199c:	bd80      	pop	{r7, pc}
    199e:	bf00      	nop

000019a0 <run_time>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( run_time ( struct httpd_state *s, char *ptr ) )
{
    19a0:	b580      	push	{r7, lr}
    19a2:	b084      	sub	sp, #16
    19a4:	af00      	add	r7, sp, #0
    19a6:	6078      	str	r0, [r7, #4]
    19a8:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    19aa:	f04f 0301 	mov.w	r3, #1
    19ae:	73fb      	strb	r3, [r7, #15]
    19b0:	687b      	ldr	r3, [r7, #4]
    19b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    19b4:	2b00      	cmp	r3, #0
    19b6:	d002      	beq.n	19be <run_time+0x1e>
    19b8:	2bff      	cmp	r3, #255	; 0xff
    19ba:	d004      	beq.n	19c6 <run_time+0x26>
    19bc:	e015      	b.n	19ea <run_time+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_runtime_stats, NULL );
    19be:	687b      	ldr	r3, [r7, #4]
    19c0:	f04f 02ff 	mov.w	r2, #255	; 0xff
    19c4:	851a      	strh	r2, [r3, #40]	; 0x28
    19c6:	687b      	ldr	r3, [r7, #4]
    19c8:	f103 0328 	add.w	r3, r3, #40	; 0x28
    19cc:	4618      	mov	r0, r3
    19ce:	f641 1119 	movw	r1, #6425	; 0x1919
    19d2:	f2c0 0100 	movt	r1, #0
    19d6:	f04f 0200 	mov.w	r2, #0
    19da:	f008 ffd1 	bl	a980 <psock_generator_send>
    19de:	4603      	mov	r3, r0
    19e0:	2b00      	cmp	r3, #0
    19e2:	d102      	bne.n	19ea <run_time+0x4a>
    19e4:	f04f 0300 	mov.w	r3, #0
    19e8:	e008      	b.n	19fc <run_time+0x5c>
	PSOCK_END( &s->sout );
    19ea:	f04f 0300 	mov.w	r3, #0
    19ee:	73fb      	strb	r3, [r7, #15]
    19f0:	687b      	ldr	r3, [r7, #4]
    19f2:	f04f 0200 	mov.w	r2, #0
    19f6:	851a      	strh	r2, [r3, #40]	; 0x28
    19f8:	f04f 0302 	mov.w	r3, #2
}
    19fc:	4618      	mov	r0, r3
    19fe:	f107 0710 	add.w	r7, r7, #16
    1a02:	46bd      	mov	sp, r7
    1a04:	bd80      	pop	{r7, pc}
    1a06:	bf00      	nop

00001a08 <led_io>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    1a08:	b580      	push	{r7, lr}
    1a0a:	b084      	sub	sp, #16
    1a0c:	af00      	add	r7, sp, #0
    1a0e:	6078      	str	r0, [r7, #4]
    1a10:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1a12:	f04f 0301 	mov.w	r3, #1
    1a16:	73fb      	strb	r3, [r7, #15]
    1a18:	687b      	ldr	r3, [r7, #4]
    1a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d004      	beq.n	1a2a <led_io+0x22>
    1a20:	f240 1209 	movw	r2, #265	; 0x109
    1a24:	4293      	cmp	r3, r2
    1a26:	d004      	beq.n	1a32 <led_io+0x2a>
    1a28:	e015      	b.n	1a56 <led_io+0x4e>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    1a2a:	687b      	ldr	r3, [r7, #4]
    1a2c:	f240 1209 	movw	r2, #265	; 0x109
    1a30:	851a      	strh	r2, [r3, #40]	; 0x28
    1a32:	687b      	ldr	r3, [r7, #4]
    1a34:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1a38:	4618      	mov	r0, r3
    1a3a:	f641 0185 	movw	r1, #6277	; 0x1885
    1a3e:	f2c0 0100 	movt	r1, #0
    1a42:	f04f 0200 	mov.w	r2, #0
    1a46:	f008 ff9b 	bl	a980 <psock_generator_send>
    1a4a:	4603      	mov	r3, r0
    1a4c:	2b00      	cmp	r3, #0
    1a4e:	d102      	bne.n	1a56 <led_io+0x4e>
    1a50:	f04f 0300 	mov.w	r3, #0
    1a54:	e008      	b.n	1a68 <led_io+0x60>
	PSOCK_END( &s->sout );
    1a56:	f04f 0300 	mov.w	r3, #0
    1a5a:	73fb      	strb	r3, [r7, #15]
    1a5c:	687b      	ldr	r3, [r7, #4]
    1a5e:	f04f 0200 	mov.w	r2, #0
    1a62:	851a      	strh	r2, [r3, #40]	; 0x28
    1a64:	f04f 0302 	mov.w	r3, #2
}
    1a68:	4618      	mov	r0, r3
    1a6a:	f107 0710 	add.w	r7, r7, #16
    1a6e:	46bd      	mov	sp, r7
    1a70:	bd80      	pop	{r7, pc}
    1a72:	bf00      	nop

00001a74 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1a74:	b480      	push	{r7}
    1a76:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1a78:	be00      	bkpt	0x0000
}
    1a7a:	46bd      	mov	sp, r7
    1a7c:	bc80      	pop	{r7}
    1a7e:	4770      	bx	lr

00001a80 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1a80:	b480      	push	{r7}
    1a82:	b083      	sub	sp, #12
    1a84:	af00      	add	r7, sp, #0
    1a86:	6078      	str	r0, [r7, #4]
    1a88:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1a8a:	be00      	bkpt	0x0000
}
    1a8c:	f107 070c 	add.w	r7, r7, #12
    1a90:	46bd      	mov	sp, r7
    1a92:	bc80      	pop	{r7}
    1a94:	4770      	bx	lr
    1a96:	bf00      	nop

00001a98 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1a98:	b480      	push	{r7}
    1a9a:	b083      	sub	sp, #12
    1a9c:	af00      	add	r7, sp, #0
    1a9e:	6078      	str	r0, [r7, #4]
    1aa0:	460b      	mov	r3, r1
    1aa2:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1aa4:	be00      	bkpt	0x0000
}
    1aa6:	f107 070c 	add.w	r7, r7, #12
    1aaa:	46bd      	mov	sp, r7
    1aac:	bc80      	pop	{r7}
    1aae:	4770      	bx	lr

00001ab0 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1ab0:	b480      	push	{r7}
    1ab2:	b083      	sub	sp, #12
    1ab4:	af00      	add	r7, sp, #0
    1ab6:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ab8:	be00      	bkpt	0x0000
}
    1aba:	f107 070c 	add.w	r7, r7, #12
    1abe:	46bd      	mov	sp, r7
    1ac0:	bc80      	pop	{r7}
    1ac2:	4770      	bx	lr

00001ac4 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1ac4:	b480      	push	{r7}
    1ac6:	b083      	sub	sp, #12
    1ac8:	af00      	add	r7, sp, #0
    1aca:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1acc:	be00      	bkpt	0x0000
}
    1ace:	f107 070c 	add.w	r7, r7, #12
    1ad2:	46bd      	mov	sp, r7
    1ad4:	bc80      	pop	{r7}
    1ad6:	4770      	bx	lr

00001ad8 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1ad8:	b480      	push	{r7}
    1ada:	b083      	sub	sp, #12
    1adc:	af00      	add	r7, sp, #0
    1ade:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ae0:	be00      	bkpt	0x0000
}
    1ae2:	f107 070c 	add.w	r7, r7, #12
    1ae6:	46bd      	mov	sp, r7
    1ae8:	bc80      	pop	{r7}
    1aea:	4770      	bx	lr

00001aec <HAL_disable_interrupts>:
    1aec:	f3ef 8010 	mrs	r0, PRIMASK
    1af0:	b672      	cpsid	i
    1af2:	4770      	bx	lr

00001af4 <HAL_restore_interrupts>:
    1af4:	f380 8810 	msr	PRIMASK, r0
    1af8:	4770      	bx	lr
	...

00001afc <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1afc:	b480      	push	{r7}
    1afe:	b087      	sub	sp, #28
    1b00:	af00      	add	r7, sp, #0
    1b02:	6078      	str	r0, [r7, #4]
    1b04:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1b06:	687b      	ldr	r3, [r7, #4]
    1b08:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1b0a:	683b      	ldr	r3, [r7, #0]
    1b0c:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1b0e:	697b      	ldr	r3, [r7, #20]
    1b10:	781b      	ldrb	r3, [r3, #0]
    1b12:	b2db      	uxtb	r3, r3
    1b14:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1b16:	693b      	ldr	r3, [r7, #16]
    1b18:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1b1a:	68bb      	ldr	r3, [r7, #8]
    1b1c:	f103 0301 	add.w	r3, r3, #1
    1b20:	60bb      	str	r3, [r7, #8]
    }
    1b22:	e7f0      	b.n	1b06 <HAL_assert_fail+0xa>

00001b24 <HW_set_32bit_reg>:
    1b24:	6001      	str	r1, [r0, #0]
    1b26:	4770      	bx	lr

00001b28 <HW_get_32bit_reg>:
    1b28:	6800      	ldr	r0, [r0, #0]
    1b2a:	4770      	bx	lr

00001b2c <HW_set_32bit_reg_field>:
    1b2c:	b50e      	push	{r1, r2, r3, lr}
    1b2e:	fa03 f301 	lsl.w	r3, r3, r1
    1b32:	ea03 0302 	and.w	r3, r3, r2
    1b36:	6801      	ldr	r1, [r0, #0]
    1b38:	ea6f 0202 	mvn.w	r2, r2
    1b3c:	ea01 0102 	and.w	r1, r1, r2
    1b40:	ea41 0103 	orr.w	r1, r1, r3
    1b44:	6001      	str	r1, [r0, #0]
    1b46:	bd0e      	pop	{r1, r2, r3, pc}

00001b48 <HW_get_32bit_reg_field>:
    1b48:	6800      	ldr	r0, [r0, #0]
    1b4a:	ea00 0002 	and.w	r0, r0, r2
    1b4e:	fa20 f001 	lsr.w	r0, r0, r1
    1b52:	4770      	bx	lr

00001b54 <HW_set_16bit_reg>:
    1b54:	8001      	strh	r1, [r0, #0]
    1b56:	4770      	bx	lr

00001b58 <HW_get_16bit_reg>:
    1b58:	8800      	ldrh	r0, [r0, #0]
    1b5a:	4770      	bx	lr

00001b5c <HW_set_16bit_reg_field>:
    1b5c:	b50e      	push	{r1, r2, r3, lr}
    1b5e:	fa03 f301 	lsl.w	r3, r3, r1
    1b62:	ea03 0302 	and.w	r3, r3, r2
    1b66:	8801      	ldrh	r1, [r0, #0]
    1b68:	ea6f 0202 	mvn.w	r2, r2
    1b6c:	ea01 0102 	and.w	r1, r1, r2
    1b70:	ea41 0103 	orr.w	r1, r1, r3
    1b74:	8001      	strh	r1, [r0, #0]
    1b76:	bd0e      	pop	{r1, r2, r3, pc}

00001b78 <HW_get_16bit_reg_field>:
    1b78:	8800      	ldrh	r0, [r0, #0]
    1b7a:	ea00 0002 	and.w	r0, r0, r2
    1b7e:	fa20 f001 	lsr.w	r0, r0, r1
    1b82:	4770      	bx	lr

00001b84 <HW_set_8bit_reg>:
    1b84:	7001      	strb	r1, [r0, #0]
    1b86:	4770      	bx	lr

00001b88 <HW_get_8bit_reg>:
    1b88:	7800      	ldrb	r0, [r0, #0]
    1b8a:	4770      	bx	lr

00001b8c <HW_set_8bit_reg_field>:
    1b8c:	b50e      	push	{r1, r2, r3, lr}
    1b8e:	fa03 f301 	lsl.w	r3, r3, r1
    1b92:	ea03 0302 	and.w	r3, r3, r2
    1b96:	7801      	ldrb	r1, [r0, #0]
    1b98:	ea6f 0202 	mvn.w	r2, r2
    1b9c:	ea01 0102 	and.w	r1, r1, r2
    1ba0:	ea41 0103 	orr.w	r1, r1, r3
    1ba4:	7001      	strb	r1, [r0, #0]
    1ba6:	bd0e      	pop	{r1, r2, r3, pc}

00001ba8 <HW_get_8bit_reg_field>:
    1ba8:	7800      	ldrb	r0, [r0, #0]
    1baa:	ea00 0002 	and.w	r0, r0, r2
    1bae:	fa20 f001 	lsr.w	r0, r0, r1
    1bb2:	4770      	bx	lr

00001bb4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1bb4:	b480      	push	{r7}
    1bb6:	b083      	sub	sp, #12
    1bb8:	af00      	add	r7, sp, #0
    1bba:	4603      	mov	r3, r0
    1bbc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1bbe:	f24e 1300 	movw	r3, #57600	; 0xe100
    1bc2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bc6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1bca:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1bce:	88f9      	ldrh	r1, [r7, #6]
    1bd0:	f001 011f 	and.w	r1, r1, #31
    1bd4:	f04f 0001 	mov.w	r0, #1
    1bd8:	fa00 f101 	lsl.w	r1, r0, r1
    1bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1be0:	f107 070c 	add.w	r7, r7, #12
    1be4:	46bd      	mov	sp, r7
    1be6:	bc80      	pop	{r7}
    1be8:	4770      	bx	lr
    1bea:	bf00      	nop

00001bec <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1bec:	b480      	push	{r7}
    1bee:	b083      	sub	sp, #12
    1bf0:	af00      	add	r7, sp, #0
    1bf2:	4603      	mov	r3, r0
    1bf4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1bf6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1bfa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bfe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c02:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c06:	88f9      	ldrh	r1, [r7, #6]
    1c08:	f001 011f 	and.w	r1, r1, #31
    1c0c:	f04f 0001 	mov.w	r0, #1
    1c10:	fa00 f101 	lsl.w	r1, r0, r1
    1c14:	f102 0220 	add.w	r2, r2, #32
    1c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c1c:	f107 070c 	add.w	r7, r7, #12
    1c20:	46bd      	mov	sp, r7
    1c22:	bc80      	pop	{r7}
    1c24:	4770      	bx	lr
    1c26:	bf00      	nop

00001c28 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1c28:	b480      	push	{r7}
    1c2a:	b083      	sub	sp, #12
    1c2c:	af00      	add	r7, sp, #0
    1c2e:	4603      	mov	r3, r0
    1c30:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1c32:	f24e 1300 	movw	r3, #57600	; 0xe100
    1c36:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1c3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1c3e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1c42:	88f9      	ldrh	r1, [r7, #6]
    1c44:	f001 011f 	and.w	r1, r1, #31
    1c48:	f04f 0001 	mov.w	r0, #1
    1c4c:	fa00 f101 	lsl.w	r1, r0, r1
    1c50:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1c58:	f107 070c 	add.w	r7, r7, #12
    1c5c:	46bd      	mov	sp, r7
    1c5e:	bc80      	pop	{r7}
    1c60:	4770      	bx	lr
    1c62:	bf00      	nop

00001c64 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1c64:	b580      	push	{r7, lr}
    1c66:	b088      	sub	sp, #32
    1c68:	af00      	add	r7, sp, #0
    1c6a:	60f8      	str	r0, [r7, #12]
    1c6c:	60b9      	str	r1, [r7, #8]
    1c6e:	4613      	mov	r3, r2
    1c70:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1c72:	f04f 0301 	mov.w	r3, #1
    1c76:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1c78:	f04f 0300 	mov.w	r3, #0
    1c7c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c7e:	68fa      	ldr	r2, [r7, #12]
    1c80:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    1c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c88:	429a      	cmp	r2, r3
    1c8a:	d007      	beq.n	1c9c <MSS_UART_init+0x38>
    1c8c:	68fa      	ldr	r2, [r7, #12]
    1c8e:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    1c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c96:	429a      	cmp	r2, r3
    1c98:	d000      	beq.n	1c9c <MSS_UART_init+0x38>
    1c9a:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1c9c:	68bb      	ldr	r3, [r7, #8]
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d100      	bne.n	1ca4 <MSS_UART_init+0x40>
    1ca2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1ca4:	f008 fa26 	bl	a0f4 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1ca8:	68fa      	ldr	r2, [r7, #12]
    1caa:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    1cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cb2:	429a      	cmp	r2, r3
    1cb4:	d12e      	bne.n	1d14 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1cb6:	68fb      	ldr	r3, [r7, #12]
    1cb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1cbc:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1cbe:	68fb      	ldr	r3, [r7, #12]
    1cc0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1cc4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1cc6:	68fb      	ldr	r3, [r7, #12]
    1cc8:	f04f 020a 	mov.w	r2, #10
    1ccc:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1cce:	f240 03b8 	movw	r3, #184	; 0xb8
    1cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd6:	681b      	ldr	r3, [r3, #0]
    1cd8:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1cda:	f242 0300 	movw	r3, #8192	; 0x2000
    1cde:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ce2:	f242 0200 	movw	r2, #8192	; 0x2000
    1ce6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1cea:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1cec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1cf0:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1cf2:	f04f 000a 	mov.w	r0, #10
    1cf6:	f7ff ff97 	bl	1c28 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1cfa:	f242 0300 	movw	r3, #8192	; 0x2000
    1cfe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d02:	f242 0200 	movw	r2, #8192	; 0x2000
    1d06:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1d10:	631a      	str	r2, [r3, #48]	; 0x30
    1d12:	e031      	b.n	1d78 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1d14:	68fa      	ldr	r2, [r7, #12]
    1d16:	f240 0300 	movw	r3, #0
    1d1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1d1e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1d20:	68fa      	ldr	r2, [r7, #12]
    1d22:	f240 0300 	movw	r3, #0
    1d26:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1d2a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1d2c:	68fb      	ldr	r3, [r7, #12]
    1d2e:	f04f 020b 	mov.w	r2, #11
    1d32:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1d34:	f240 03bc 	movw	r3, #188	; 0xbc
    1d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d3c:	681b      	ldr	r3, [r3, #0]
    1d3e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1d40:	f242 0300 	movw	r3, #8192	; 0x2000
    1d44:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d48:	f242 0200 	movw	r2, #8192	; 0x2000
    1d4c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d50:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1d56:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1d58:	f04f 000b 	mov.w	r0, #11
    1d5c:	f7ff ff64 	bl	1c28 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1d60:	f242 0300 	movw	r3, #8192	; 0x2000
    1d64:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d68:	f242 0200 	movw	r2, #8192	; 0x2000
    1d6c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1d70:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1d72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1d76:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1d78:	68fb      	ldr	r3, [r7, #12]
    1d7a:	681b      	ldr	r3, [r3, #0]
    1d7c:	f04f 0200 	mov.w	r2, #0
    1d80:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1d82:	68bb      	ldr	r3, [r7, #8]
    1d84:	2b00      	cmp	r3, #0
    1d86:	d021      	beq.n	1dcc <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1d88:	69ba      	ldr	r2, [r7, #24]
    1d8a:	68bb      	ldr	r3, [r7, #8]
    1d8c:	fbb2 f3f3 	udiv	r3, r2, r3
    1d90:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1d92:	69fb      	ldr	r3, [r7, #28]
    1d94:	f003 0308 	and.w	r3, r3, #8
    1d98:	2b00      	cmp	r3, #0
    1d9a:	d006      	beq.n	1daa <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1d9c:	69fb      	ldr	r3, [r7, #28]
    1d9e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1da2:	f103 0301 	add.w	r3, r3, #1
    1da6:	61fb      	str	r3, [r7, #28]
    1da8:	e003      	b.n	1db2 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1daa:	69fb      	ldr	r3, [r7, #28]
    1dac:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1db0:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1db2:	69fa      	ldr	r2, [r7, #28]
    1db4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1db8:	429a      	cmp	r2, r3
    1dba:	d900      	bls.n	1dbe <MSS_UART_init+0x15a>
    1dbc:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1dbe:	69fa      	ldr	r2, [r7, #28]
    1dc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1dc4:	429a      	cmp	r2, r3
    1dc6:	d801      	bhi.n	1dcc <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1dc8:	69fb      	ldr	r3, [r7, #28]
    1dca:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1dcc:	68fb      	ldr	r3, [r7, #12]
    1dce:	685b      	ldr	r3, [r3, #4]
    1dd0:	f04f 0201 	mov.w	r2, #1
    1dd4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1dd8:	68fb      	ldr	r3, [r7, #12]
    1dda:	681b      	ldr	r3, [r3, #0]
    1ddc:	8afa      	ldrh	r2, [r7, #22]
    1dde:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1de2:	b292      	uxth	r2, r2
    1de4:	b2d2      	uxtb	r2, r2
    1de6:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1de8:	68fb      	ldr	r3, [r7, #12]
    1dea:	681b      	ldr	r3, [r3, #0]
    1dec:	8afa      	ldrh	r2, [r7, #22]
    1dee:	b2d2      	uxtb	r2, r2
    1df0:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1df2:	68fb      	ldr	r3, [r7, #12]
    1df4:	685b      	ldr	r3, [r3, #4]
    1df6:	f04f 0200 	mov.w	r2, #0
    1dfa:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1dfe:	68fb      	ldr	r3, [r7, #12]
    1e00:	681b      	ldr	r3, [r3, #0]
    1e02:	79fa      	ldrb	r2, [r7, #7]
    1e04:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1e06:	68fb      	ldr	r3, [r7, #12]
    1e08:	681b      	ldr	r3, [r3, #0]
    1e0a:	f04f 020e 	mov.w	r2, #14
    1e0e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1e10:	68fb      	ldr	r3, [r7, #12]
    1e12:	685b      	ldr	r3, [r3, #4]
    1e14:	f04f 0200 	mov.w	r2, #0
    1e18:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1e1c:	68fb      	ldr	r3, [r7, #12]
    1e1e:	f04f 0200 	mov.w	r2, #0
    1e22:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1e24:	68fb      	ldr	r3, [r7, #12]
    1e26:	f04f 0200 	mov.w	r2, #0
    1e2a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1e2c:	68fb      	ldr	r3, [r7, #12]
    1e2e:	f04f 0200 	mov.w	r2, #0
    1e32:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1e34:	68fb      	ldr	r3, [r7, #12]
    1e36:	f04f 0200 	mov.w	r2, #0
    1e3a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1e3c:	68fa      	ldr	r2, [r7, #12]
    1e3e:	f242 4359 	movw	r3, #9305	; 0x2459
    1e42:	f2c0 0300 	movt	r3, #0
    1e46:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1e48:	68fb      	ldr	r3, [r7, #12]
    1e4a:	f04f 0200 	mov.w	r2, #0
    1e4e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1e50:	68fb      	ldr	r3, [r7, #12]
    1e52:	f04f 0200 	mov.w	r2, #0
    1e56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1e58:	68fb      	ldr	r3, [r7, #12]
    1e5a:	f04f 0200 	mov.w	r2, #0
    1e5e:	729a      	strb	r2, [r3, #10]
}
    1e60:	f107 0720 	add.w	r7, r7, #32
    1e64:	46bd      	mov	sp, r7
    1e66:	bd80      	pop	{r7, pc}

00001e68 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1e68:	b480      	push	{r7}
    1e6a:	b089      	sub	sp, #36	; 0x24
    1e6c:	af00      	add	r7, sp, #0
    1e6e:	60f8      	str	r0, [r7, #12]
    1e70:	60b9      	str	r1, [r7, #8]
    1e72:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1e74:	f04f 0300 	mov.w	r3, #0
    1e78:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e7a:	68fa      	ldr	r2, [r7, #12]
    1e7c:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    1e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e84:	429a      	cmp	r2, r3
    1e86:	d007      	beq.n	1e98 <MSS_UART_polled_tx+0x30>
    1e88:	68fa      	ldr	r2, [r7, #12]
    1e8a:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    1e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e92:	429a      	cmp	r2, r3
    1e94:	d000      	beq.n	1e98 <MSS_UART_polled_tx+0x30>
    1e96:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1e98:	68bb      	ldr	r3, [r7, #8]
    1e9a:	2b00      	cmp	r3, #0
    1e9c:	d100      	bne.n	1ea0 <MSS_UART_polled_tx+0x38>
    1e9e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1ea0:	687b      	ldr	r3, [r7, #4]
    1ea2:	2b00      	cmp	r3, #0
    1ea4:	d100      	bne.n	1ea8 <MSS_UART_polled_tx+0x40>
    1ea6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ea8:	68fa      	ldr	r2, [r7, #12]
    1eaa:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    1eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eb2:	429a      	cmp	r2, r3
    1eb4:	d006      	beq.n	1ec4 <MSS_UART_polled_tx+0x5c>
    1eb6:	68fa      	ldr	r2, [r7, #12]
    1eb8:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    1ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ec0:	429a      	cmp	r2, r3
    1ec2:	d13d      	bne.n	1f40 <MSS_UART_polled_tx+0xd8>
    1ec4:	68bb      	ldr	r3, [r7, #8]
    1ec6:	2b00      	cmp	r3, #0
    1ec8:	d03a      	beq.n	1f40 <MSS_UART_polled_tx+0xd8>
    1eca:	687b      	ldr	r3, [r7, #4]
    1ecc:	2b00      	cmp	r3, #0
    1ece:	d037      	beq.n	1f40 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1ed0:	68fb      	ldr	r3, [r7, #12]
    1ed2:	681b      	ldr	r3, [r3, #0]
    1ed4:	7d1b      	ldrb	r3, [r3, #20]
    1ed6:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1ed8:	68fb      	ldr	r3, [r7, #12]
    1eda:	7a9a      	ldrb	r2, [r3, #10]
    1edc:	7efb      	ldrb	r3, [r7, #27]
    1ede:	ea42 0303 	orr.w	r3, r2, r3
    1ee2:	b2da      	uxtb	r2, r3
    1ee4:	68fb      	ldr	r3, [r7, #12]
    1ee6:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1ee8:	7efb      	ldrb	r3, [r7, #27]
    1eea:	f003 0320 	and.w	r3, r3, #32
    1eee:	2b00      	cmp	r3, #0
    1ef0:	d023      	beq.n	1f3a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1ef2:	f04f 0310 	mov.w	r3, #16
    1ef6:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1ef8:	687b      	ldr	r3, [r7, #4]
    1efa:	2b0f      	cmp	r3, #15
    1efc:	d801      	bhi.n	1f02 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1efe:	687b      	ldr	r3, [r7, #4]
    1f00:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1f02:	f04f 0300 	mov.w	r3, #0
    1f06:	617b      	str	r3, [r7, #20]
    1f08:	e00e      	b.n	1f28 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1f0a:	68fb      	ldr	r3, [r7, #12]
    1f0c:	681b      	ldr	r3, [r3, #0]
    1f0e:	68b9      	ldr	r1, [r7, #8]
    1f10:	693a      	ldr	r2, [r7, #16]
    1f12:	440a      	add	r2, r1
    1f14:	7812      	ldrb	r2, [r2, #0]
    1f16:	701a      	strb	r2, [r3, #0]
    1f18:	693b      	ldr	r3, [r7, #16]
    1f1a:	f103 0301 	add.w	r3, r3, #1
    1f1e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1f20:	697b      	ldr	r3, [r7, #20]
    1f22:	f103 0301 	add.w	r3, r3, #1
    1f26:	617b      	str	r3, [r7, #20]
    1f28:	697a      	ldr	r2, [r7, #20]
    1f2a:	69fb      	ldr	r3, [r7, #28]
    1f2c:	429a      	cmp	r2, r3
    1f2e:	d3ec      	bcc.n	1f0a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1f30:	687a      	ldr	r2, [r7, #4]
    1f32:	697b      	ldr	r3, [r7, #20]
    1f34:	ebc3 0302 	rsb	r3, r3, r2
    1f38:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1f3a:	687b      	ldr	r3, [r7, #4]
    1f3c:	2b00      	cmp	r3, #0
    1f3e:	d1c7      	bne.n	1ed0 <MSS_UART_polled_tx+0x68>
    }
}
    1f40:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1f44:	46bd      	mov	sp, r7
    1f46:	bc80      	pop	{r7}
    1f48:	4770      	bx	lr
    1f4a:	bf00      	nop

00001f4c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1f4c:	b480      	push	{r7}
    1f4e:	b087      	sub	sp, #28
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
    1f54:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1f56:	f04f 0300 	mov.w	r3, #0
    1f5a:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f5c:	687a      	ldr	r2, [r7, #4]
    1f5e:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    1f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f66:	429a      	cmp	r2, r3
    1f68:	d007      	beq.n	1f7a <MSS_UART_polled_tx_string+0x2e>
    1f6a:	687a      	ldr	r2, [r7, #4]
    1f6c:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    1f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f74:	429a      	cmp	r2, r3
    1f76:	d000      	beq.n	1f7a <MSS_UART_polled_tx_string+0x2e>
    1f78:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1f7a:	683b      	ldr	r3, [r7, #0]
    1f7c:	2b00      	cmp	r3, #0
    1f7e:	d100      	bne.n	1f82 <MSS_UART_polled_tx_string+0x36>
    1f80:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1f82:	687a      	ldr	r2, [r7, #4]
    1f84:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    1f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f8c:	429a      	cmp	r2, r3
    1f8e:	d006      	beq.n	1f9e <MSS_UART_polled_tx_string+0x52>
    1f90:	687a      	ldr	r2, [r7, #4]
    1f92:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    1f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f9a:	429a      	cmp	r2, r3
    1f9c:	d138      	bne.n	2010 <MAIN_STACK_SIZE+0x10>
    1f9e:	683b      	ldr	r3, [r7, #0]
    1fa0:	2b00      	cmp	r3, #0
    1fa2:	d035      	beq.n	2010 <MAIN_STACK_SIZE+0x10>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1fa4:	683a      	ldr	r2, [r7, #0]
    1fa6:	68bb      	ldr	r3, [r7, #8]
    1fa8:	4413      	add	r3, r2
    1faa:	781b      	ldrb	r3, [r3, #0]
    1fac:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1fae:	e02c      	b.n	200a <MAIN_STACK_SIZE+0xa>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1fb0:	687b      	ldr	r3, [r7, #4]
    1fb2:	681b      	ldr	r3, [r3, #0]
    1fb4:	7d1b      	ldrb	r3, [r3, #20]
    1fb6:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1fb8:	687b      	ldr	r3, [r7, #4]
    1fba:	7a9a      	ldrb	r2, [r3, #10]
    1fbc:	7dfb      	ldrb	r3, [r7, #23]
    1fbe:	ea42 0303 	orr.w	r3, r2, r3
    1fc2:	b2da      	uxtb	r2, r3
    1fc4:	687b      	ldr	r3, [r7, #4]
    1fc6:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1fc8:	7dfb      	ldrb	r3, [r7, #23]
    1fca:	f003 0320 	and.w	r3, r3, #32
    1fce:	2b00      	cmp	r3, #0
    1fd0:	d0ee      	beq.n	1fb0 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    1fd2:	f04f 0300 	mov.w	r3, #0
    1fd6:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1fd8:	e011      	b.n	1ffe <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1fda:	687b      	ldr	r3, [r7, #4]
    1fdc:	681b      	ldr	r3, [r3, #0]
    1fde:	693a      	ldr	r2, [r7, #16]
    1fe0:	b2d2      	uxtb	r2, r2
    1fe2:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1fe4:	68fb      	ldr	r3, [r7, #12]
    1fe6:	f103 0301 	add.w	r3, r3, #1
    1fea:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1fec:	68bb      	ldr	r3, [r7, #8]
    1fee:	f103 0301 	add.w	r3, r3, #1
    1ff2:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1ff4:	683a      	ldr	r2, [r7, #0]
    1ff6:	68bb      	ldr	r3, [r7, #8]
    1ff8:	4413      	add	r3, r2
    1ffa:	781b      	ldrb	r3, [r3, #0]
    1ffc:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1ffe:	693b      	ldr	r3, [r7, #16]
    2000:	2b00      	cmp	r3, #0
    2002:	d002      	beq.n	200a <MAIN_STACK_SIZE+0xa>
    2004:	68fb      	ldr	r3, [r7, #12]
    2006:	2b0f      	cmp	r3, #15
    2008:	d9e7      	bls.n	1fda <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    200a:	693b      	ldr	r3, [r7, #16]
    200c:	2b00      	cmp	r3, #0
    200e:	d1cf      	bne.n	1fb0 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    2010:	f107 071c 	add.w	r7, r7, #28
    2014:	46bd      	mov	sp, r7
    2016:	bc80      	pop	{r7}
    2018:	4770      	bx	lr
    201a:	bf00      	nop

0000201c <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    201c:	b580      	push	{r7, lr}
    201e:	b084      	sub	sp, #16
    2020:	af00      	add	r7, sp, #0
    2022:	60f8      	str	r0, [r7, #12]
    2024:	60b9      	str	r1, [r7, #8]
    2026:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2028:	68fa      	ldr	r2, [r7, #12]
    202a:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    202e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2032:	429a      	cmp	r2, r3
    2034:	d007      	beq.n	2046 <MSS_UART_irq_tx+0x2a>
    2036:	68fa      	ldr	r2, [r7, #12]
    2038:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    203c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2040:	429a      	cmp	r2, r3
    2042:	d000      	beq.n	2046 <MSS_UART_irq_tx+0x2a>
    2044:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    2046:	68bb      	ldr	r3, [r7, #8]
    2048:	2b00      	cmp	r3, #0
    204a:	d100      	bne.n	204e <MSS_UART_irq_tx+0x32>
    204c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    204e:	687b      	ldr	r3, [r7, #4]
    2050:	2b00      	cmp	r3, #0
    2052:	d100      	bne.n	2056 <MSS_UART_irq_tx+0x3a>
    2054:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    2056:	687b      	ldr	r3, [r7, #4]
    2058:	2b00      	cmp	r3, #0
    205a:	d032      	beq.n	20c2 <MSS_UART_irq_tx+0xa6>
    205c:	68bb      	ldr	r3, [r7, #8]
    205e:	2b00      	cmp	r3, #0
    2060:	d02f      	beq.n	20c2 <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    2062:	68fa      	ldr	r2, [r7, #12]
    2064:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2068:	f2c2 0300 	movt	r3, #8192	; 0x2000
    206c:	429a      	cmp	r2, r3
    206e:	d006      	beq.n	207e <MSS_UART_irq_tx+0x62>
    2070:	68fa      	ldr	r2, [r7, #12]
    2072:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    207a:	429a      	cmp	r2, r3
    207c:	d121      	bne.n	20c2 <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    207e:	68fb      	ldr	r3, [r7, #12]
    2080:	68ba      	ldr	r2, [r7, #8]
    2082:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    2084:	68fb      	ldr	r3, [r7, #12]
    2086:	687a      	ldr	r2, [r7, #4]
    2088:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    208a:	68fb      	ldr	r3, [r7, #12]
    208c:	f04f 0200 	mov.w	r2, #0
    2090:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2092:	68fb      	ldr	r3, [r7, #12]
    2094:	891b      	ldrh	r3, [r3, #8]
    2096:	b21b      	sxth	r3, r3
    2098:	4618      	mov	r0, r3
    209a:	f7ff fdc5 	bl	1c28 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    209e:	68fa      	ldr	r2, [r7, #12]
    20a0:	f242 4359 	movw	r3, #9305	; 0x2459
    20a4:	f2c0 0300 	movt	r3, #0
    20a8:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    20aa:	68fb      	ldr	r3, [r7, #12]
    20ac:	685b      	ldr	r3, [r3, #4]
    20ae:	f04f 0201 	mov.w	r2, #1
    20b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    20b6:	68fb      	ldr	r3, [r7, #12]
    20b8:	891b      	ldrh	r3, [r3, #8]
    20ba:	b21b      	sxth	r3, r3
    20bc:	4618      	mov	r0, r3
    20be:	f7ff fd79 	bl	1bb4 <NVIC_EnableIRQ>
    }
}
    20c2:	f107 0710 	add.w	r7, r7, #16
    20c6:	46bd      	mov	sp, r7
    20c8:	bd80      	pop	{r7, pc}
    20ca:	bf00      	nop

000020cc <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    20cc:	b480      	push	{r7}
    20ce:	b085      	sub	sp, #20
    20d0:	af00      	add	r7, sp, #0
    20d2:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    20d4:	f04f 0300 	mov.w	r3, #0
    20d8:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    20da:	f04f 0300 	mov.w	r3, #0
    20de:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20e0:	687a      	ldr	r2, [r7, #4]
    20e2:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    20e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ea:	429a      	cmp	r2, r3
    20ec:	d007      	beq.n	20fe <MSS_UART_tx_complete+0x32>
    20ee:	687a      	ldr	r2, [r7, #4]
    20f0:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    20f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f8:	429a      	cmp	r2, r3
    20fa:	d000      	beq.n	20fe <MSS_UART_tx_complete+0x32>
    20fc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    20fe:	687a      	ldr	r2, [r7, #4]
    2100:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2108:	429a      	cmp	r2, r3
    210a:	d006      	beq.n	211a <MSS_UART_tx_complete+0x4e>
    210c:	687a      	ldr	r2, [r7, #4]
    210e:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2116:	429a      	cmp	r2, r3
    2118:	d117      	bne.n	214a <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    211a:	687b      	ldr	r3, [r7, #4]
    211c:	681b      	ldr	r3, [r3, #0]
    211e:	7d1b      	ldrb	r3, [r3, #20]
    2120:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2122:	687b      	ldr	r3, [r7, #4]
    2124:	7a9a      	ldrb	r2, [r3, #10]
    2126:	7bfb      	ldrb	r3, [r7, #15]
    2128:	ea42 0303 	orr.w	r3, r2, r3
    212c:	b2da      	uxtb	r2, r3
    212e:	687b      	ldr	r3, [r7, #4]
    2130:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2132:	687b      	ldr	r3, [r7, #4]
    2134:	691b      	ldr	r3, [r3, #16]
    2136:	2b00      	cmp	r3, #0
    2138:	d107      	bne.n	214a <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    213a:	7bfb      	ldrb	r3, [r7, #15]
    213c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2140:	2b00      	cmp	r3, #0
    2142:	d002      	beq.n	214a <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    2144:	f04f 0301 	mov.w	r3, #1
    2148:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    214a:	7bbb      	ldrb	r3, [r7, #14]
    214c:	b25b      	sxtb	r3, r3
}
    214e:	4618      	mov	r0, r3
    2150:	f107 0714 	add.w	r7, r7, #20
    2154:	46bd      	mov	sp, r7
    2156:	bc80      	pop	{r7}
    2158:	4770      	bx	lr
    215a:	bf00      	nop

0000215c <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    215c:	b480      	push	{r7}
    215e:	b087      	sub	sp, #28
    2160:	af00      	add	r7, sp, #0
    2162:	60f8      	str	r0, [r7, #12]
    2164:	60b9      	str	r1, [r7, #8]
    2166:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2168:	f04f 0300 	mov.w	r3, #0
    216c:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    216e:	f04f 0300 	mov.w	r3, #0
    2172:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2174:	68fa      	ldr	r2, [r7, #12]
    2176:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    217a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    217e:	429a      	cmp	r2, r3
    2180:	d007      	beq.n	2192 <MSS_UART_get_rx+0x36>
    2182:	68fa      	ldr	r2, [r7, #12]
    2184:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    218c:	429a      	cmp	r2, r3
    218e:	d000      	beq.n	2192 <MSS_UART_get_rx+0x36>
    2190:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    2192:	68bb      	ldr	r3, [r7, #8]
    2194:	2b00      	cmp	r3, #0
    2196:	d100      	bne.n	219a <MSS_UART_get_rx+0x3e>
    2198:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    219a:	687b      	ldr	r3, [r7, #4]
    219c:	2b00      	cmp	r3, #0
    219e:	d100      	bne.n	21a2 <MSS_UART_get_rx+0x46>
    21a0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    21a2:	68fa      	ldr	r2, [r7, #12]
    21a4:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    21a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ac:	429a      	cmp	r2, r3
    21ae:	d006      	beq.n	21be <MSS_UART_get_rx+0x62>
    21b0:	68fa      	ldr	r2, [r7, #12]
    21b2:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    21b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ba:	429a      	cmp	r2, r3
    21bc:	d134      	bne.n	2228 <MSS_UART_get_rx+0xcc>
    21be:	68bb      	ldr	r3, [r7, #8]
    21c0:	2b00      	cmp	r3, #0
    21c2:	d031      	beq.n	2228 <MSS_UART_get_rx+0xcc>
    21c4:	687b      	ldr	r3, [r7, #4]
    21c6:	2b00      	cmp	r3, #0
    21c8:	d02e      	beq.n	2228 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    21ca:	68fb      	ldr	r3, [r7, #12]
    21cc:	681b      	ldr	r3, [r3, #0]
    21ce:	7d1b      	ldrb	r3, [r3, #20]
    21d0:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    21d2:	68fb      	ldr	r3, [r7, #12]
    21d4:	7a9a      	ldrb	r2, [r3, #10]
    21d6:	7dfb      	ldrb	r3, [r7, #23]
    21d8:	ea42 0303 	orr.w	r3, r2, r3
    21dc:	b2da      	uxtb	r2, r3
    21de:	68fb      	ldr	r3, [r7, #12]
    21e0:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    21e2:	e017      	b.n	2214 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    21e4:	68ba      	ldr	r2, [r7, #8]
    21e6:	693b      	ldr	r3, [r7, #16]
    21e8:	4413      	add	r3, r2
    21ea:	68fa      	ldr	r2, [r7, #12]
    21ec:	6812      	ldr	r2, [r2, #0]
    21ee:	7812      	ldrb	r2, [r2, #0]
    21f0:	b2d2      	uxtb	r2, r2
    21f2:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    21f4:	693b      	ldr	r3, [r7, #16]
    21f6:	f103 0301 	add.w	r3, r3, #1
    21fa:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    21fc:	68fb      	ldr	r3, [r7, #12]
    21fe:	681b      	ldr	r3, [r3, #0]
    2200:	7d1b      	ldrb	r3, [r3, #20]
    2202:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2204:	68fb      	ldr	r3, [r7, #12]
    2206:	7a9a      	ldrb	r2, [r3, #10]
    2208:	7dfb      	ldrb	r3, [r7, #23]
    220a:	ea42 0303 	orr.w	r3, r2, r3
    220e:	b2da      	uxtb	r2, r3
    2210:	68fb      	ldr	r3, [r7, #12]
    2212:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2214:	7dfb      	ldrb	r3, [r7, #23]
    2216:	f003 0301 	and.w	r3, r3, #1
    221a:	b2db      	uxtb	r3, r3
    221c:	2b00      	cmp	r3, #0
    221e:	d003      	beq.n	2228 <MSS_UART_get_rx+0xcc>
    2220:	693a      	ldr	r2, [r7, #16]
    2222:	687b      	ldr	r3, [r7, #4]
    2224:	429a      	cmp	r2, r3
    2226:	d3dd      	bcc.n	21e4 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    2228:	693b      	ldr	r3, [r7, #16]
}
    222a:	4618      	mov	r0, r3
    222c:	f107 071c 	add.w	r7, r7, #28
    2230:	46bd      	mov	sp, r7
    2232:	bc80      	pop	{r7}
    2234:	4770      	bx	lr
    2236:	bf00      	nop

00002238 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2238:	b580      	push	{r7, lr}
    223a:	b082      	sub	sp, #8
    223c:	af00      	add	r7, sp, #0
    223e:	6078      	str	r0, [r7, #4]
    2240:	460b      	mov	r3, r1
    2242:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2244:	687a      	ldr	r2, [r7, #4]
    2246:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    224a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    224e:	429a      	cmp	r2, r3
    2250:	d007      	beq.n	2262 <MSS_UART_enable_irq+0x2a>
    2252:	687a      	ldr	r2, [r7, #4]
    2254:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    225c:	429a      	cmp	r2, r3
    225e:	d000      	beq.n	2262 <MSS_UART_enable_irq+0x2a>
    2260:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2262:	687a      	ldr	r2, [r7, #4]
    2264:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    226c:	429a      	cmp	r2, r3
    226e:	d006      	beq.n	227e <MSS_UART_enable_irq+0x46>
    2270:	687a      	ldr	r2, [r7, #4]
    2272:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    227a:	429a      	cmp	r2, r3
    227c:	d116      	bne.n	22ac <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    227e:	687b      	ldr	r3, [r7, #4]
    2280:	891b      	ldrh	r3, [r3, #8]
    2282:	b21b      	sxth	r3, r3
    2284:	4618      	mov	r0, r3
    2286:	f7ff fccf 	bl	1c28 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    228a:	687b      	ldr	r3, [r7, #4]
    228c:	681b      	ldr	r3, [r3, #0]
    228e:	687a      	ldr	r2, [r7, #4]
    2290:	6812      	ldr	r2, [r2, #0]
    2292:	7912      	ldrb	r2, [r2, #4]
    2294:	b2d1      	uxtb	r1, r2
    2296:	78fa      	ldrb	r2, [r7, #3]
    2298:	ea41 0202 	orr.w	r2, r1, r2
    229c:	b2d2      	uxtb	r2, r2
    229e:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    22a0:	687b      	ldr	r3, [r7, #4]
    22a2:	891b      	ldrh	r3, [r3, #8]
    22a4:	b21b      	sxth	r3, r3
    22a6:	4618      	mov	r0, r3
    22a8:	f7ff fc84 	bl	1bb4 <NVIC_EnableIRQ>
    }
}
    22ac:	f107 0708 	add.w	r7, r7, #8
    22b0:	46bd      	mov	sp, r7
    22b2:	bd80      	pop	{r7, pc}

000022b4 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    22b4:	b580      	push	{r7, lr}
    22b6:	b082      	sub	sp, #8
    22b8:	af00      	add	r7, sp, #0
    22ba:	6078      	str	r0, [r7, #4]
    22bc:	460b      	mov	r3, r1
    22be:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22c0:	687a      	ldr	r2, [r7, #4]
    22c2:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    22c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ca:	429a      	cmp	r2, r3
    22cc:	d007      	beq.n	22de <MSS_UART_disable_irq+0x2a>
    22ce:	687a      	ldr	r2, [r7, #4]
    22d0:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    22d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22d8:	429a      	cmp	r2, r3
    22da:	d000      	beq.n	22de <MSS_UART_disable_irq+0x2a>
    22dc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    22de:	687a      	ldr	r2, [r7, #4]
    22e0:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    22e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e8:	429a      	cmp	r2, r3
    22ea:	d006      	beq.n	22fa <MSS_UART_disable_irq+0x46>
    22ec:	687a      	ldr	r2, [r7, #4]
    22ee:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    22f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f6:	429a      	cmp	r2, r3
    22f8:	d11c      	bne.n	2334 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    22fa:	687b      	ldr	r3, [r7, #4]
    22fc:	681b      	ldr	r3, [r3, #0]
    22fe:	687a      	ldr	r2, [r7, #4]
    2300:	6812      	ldr	r2, [r2, #0]
    2302:	7912      	ldrb	r2, [r2, #4]
    2304:	b2d1      	uxtb	r1, r2
    2306:	78fa      	ldrb	r2, [r7, #3]
    2308:	ea6f 0202 	mvn.w	r2, r2
    230c:	b2d2      	uxtb	r2, r2
    230e:	ea01 0202 	and.w	r2, r1, r2
    2312:	b2d2      	uxtb	r2, r2
    2314:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2316:	687b      	ldr	r3, [r7, #4]
    2318:	891b      	ldrh	r3, [r3, #8]
    231a:	b21b      	sxth	r3, r3
    231c:	4618      	mov	r0, r3
    231e:	f7ff fc83 	bl	1c28 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    2322:	78fb      	ldrb	r3, [r7, #3]
    2324:	2b0f      	cmp	r3, #15
    2326:	d105      	bne.n	2334 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    2328:	687b      	ldr	r3, [r7, #4]
    232a:	891b      	ldrh	r3, [r3, #8]
    232c:	b21b      	sxth	r3, r3
    232e:	4618      	mov	r0, r3
    2330:	f7ff fc5c 	bl	1bec <NVIC_DisableIRQ>

        }
    }
}
    2334:	f107 0708 	add.w	r7, r7, #8
    2338:	46bd      	mov	sp, r7
    233a:	bd80      	pop	{r7, pc}

0000233c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    233c:	b580      	push	{r7, lr}
    233e:	b084      	sub	sp, #16
    2340:	af00      	add	r7, sp, #0
    2342:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2344:	687a      	ldr	r2, [r7, #4]
    2346:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    234a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    234e:	429a      	cmp	r2, r3
    2350:	d007      	beq.n	2362 <MSS_UART_isr+0x26>
    2352:	687a      	ldr	r2, [r7, #4]
    2354:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    235c:	429a      	cmp	r2, r3
    235e:	d000      	beq.n	2362 <MSS_UART_isr+0x26>
    2360:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2362:	687a      	ldr	r2, [r7, #4]
    2364:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    236c:	429a      	cmp	r2, r3
    236e:	d006      	beq.n	237e <MSS_UART_isr+0x42>
    2370:	687a      	ldr	r2, [r7, #4]
    2372:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    237a:	429a      	cmp	r2, r3
    237c:	d167      	bne.n	244e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    237e:	687b      	ldr	r3, [r7, #4]
    2380:	681b      	ldr	r3, [r3, #0]
    2382:	7a1b      	ldrb	r3, [r3, #8]
    2384:	b2db      	uxtb	r3, r3
    2386:	f003 030f 	and.w	r3, r3, #15
    238a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    238c:	7bfb      	ldrb	r3, [r7, #15]
    238e:	2b0c      	cmp	r3, #12
    2390:	d854      	bhi.n	243c <MSS_UART_isr+0x100>
    2392:	a201      	add	r2, pc, #4	; (adr r2, 2398 <MSS_UART_isr+0x5c>)
    2394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2398:	000023cd 	.word	0x000023cd
    239c:	0000243d 	.word	0x0000243d
    23a0:	000023e9 	.word	0x000023e9
    23a4:	0000243d 	.word	0x0000243d
    23a8:	00002405 	.word	0x00002405
    23ac:	0000243d 	.word	0x0000243d
    23b0:	00002421 	.word	0x00002421
    23b4:	0000243d 	.word	0x0000243d
    23b8:	0000243d 	.word	0x0000243d
    23bc:	0000243d 	.word	0x0000243d
    23c0:	0000243d 	.word	0x0000243d
    23c4:	0000243d 	.word	0x0000243d
    23c8:	00002405 	.word	0x00002405
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    23cc:	687b      	ldr	r3, [r7, #4]
    23ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    23d0:	2b00      	cmp	r3, #0
    23d2:	d100      	bne.n	23d6 <MSS_UART_isr+0x9a>
    23d4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    23d6:	687b      	ldr	r3, [r7, #4]
    23d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    23da:	2b00      	cmp	r3, #0
    23dc:	d030      	beq.n	2440 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    23de:	687b      	ldr	r3, [r7, #4]
    23e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    23e2:	6878      	ldr	r0, [r7, #4]
    23e4:	4798      	blx	r3
                }
            }
            break;
    23e6:	e032      	b.n	244e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    23e8:	687b      	ldr	r3, [r7, #4]
    23ea:	6a1b      	ldr	r3, [r3, #32]
    23ec:	2b00      	cmp	r3, #0
    23ee:	d100      	bne.n	23f2 <MSS_UART_isr+0xb6>
    23f0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    23f2:	687b      	ldr	r3, [r7, #4]
    23f4:	6a1b      	ldr	r3, [r3, #32]
    23f6:	2b00      	cmp	r3, #0
    23f8:	d024      	beq.n	2444 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    23fa:	687b      	ldr	r3, [r7, #4]
    23fc:	6a1b      	ldr	r3, [r3, #32]
    23fe:	6878      	ldr	r0, [r7, #4]
    2400:	4798      	blx	r3
                }
            }
            break;
    2402:	e024      	b.n	244e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2404:	687b      	ldr	r3, [r7, #4]
    2406:	69db      	ldr	r3, [r3, #28]
    2408:	2b00      	cmp	r3, #0
    240a:	d100      	bne.n	240e <MSS_UART_isr+0xd2>
    240c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    240e:	687b      	ldr	r3, [r7, #4]
    2410:	69db      	ldr	r3, [r3, #28]
    2412:	2b00      	cmp	r3, #0
    2414:	d018      	beq.n	2448 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2416:	687b      	ldr	r3, [r7, #4]
    2418:	69db      	ldr	r3, [r3, #28]
    241a:	6878      	ldr	r0, [r7, #4]
    241c:	4798      	blx	r3
                }
            }
            break;
    241e:	e016      	b.n	244e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    2420:	687b      	ldr	r3, [r7, #4]
    2422:	699b      	ldr	r3, [r3, #24]
    2424:	2b00      	cmp	r3, #0
    2426:	d100      	bne.n	242a <MSS_UART_isr+0xee>
    2428:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    242a:	687b      	ldr	r3, [r7, #4]
    242c:	699b      	ldr	r3, [r3, #24]
    242e:	2b00      	cmp	r3, #0
    2430:	d00c      	beq.n	244c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    2432:	687b      	ldr	r3, [r7, #4]
    2434:	699b      	ldr	r3, [r3, #24]
    2436:	6878      	ldr	r0, [r7, #4]
    2438:	4798      	blx	r3
                }
            }
            break;
    243a:	e008      	b.n	244e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    243c:	be00      	bkpt	0x0000
    243e:	e006      	b.n	244e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    2440:	bf00      	nop
    2442:	e004      	b.n	244e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2444:	bf00      	nop
    2446:	e002      	b.n	244e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2448:	bf00      	nop
    244a:	e000      	b.n	244e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    244c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    244e:	f107 0710 	add.w	r7, r7, #16
    2452:	46bd      	mov	sp, r7
    2454:	bd80      	pop	{r7, pc}
    2456:	bf00      	nop

00002458 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2458:	b480      	push	{r7}
    245a:	b087      	sub	sp, #28
    245c:	af00      	add	r7, sp, #0
    245e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2460:	687a      	ldr	r2, [r7, #4]
    2462:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    246a:	429a      	cmp	r2, r3
    246c:	d007      	beq.n	247e <default_tx_handler+0x26>
    246e:	687a      	ldr	r2, [r7, #4]
    2470:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2474:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2478:	429a      	cmp	r2, r3
    247a:	d000      	beq.n	247e <default_tx_handler+0x26>
    247c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    247e:	687b      	ldr	r3, [r7, #4]
    2480:	68db      	ldr	r3, [r3, #12]
    2482:	2b00      	cmp	r3, #0
    2484:	d100      	bne.n	2488 <default_tx_handler+0x30>
    2486:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2488:	687b      	ldr	r3, [r7, #4]
    248a:	691b      	ldr	r3, [r3, #16]
    248c:	2b00      	cmp	r3, #0
    248e:	d100      	bne.n	2492 <default_tx_handler+0x3a>
    2490:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2492:	687a      	ldr	r2, [r7, #4]
    2494:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    249c:	429a      	cmp	r2, r3
    249e:	d006      	beq.n	24ae <default_tx_handler+0x56>
    24a0:	687a      	ldr	r2, [r7, #4]
    24a2:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    24a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24aa:	429a      	cmp	r2, r3
    24ac:	d152      	bne.n	2554 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    24ae:	687b      	ldr	r3, [r7, #4]
    24b0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    24b2:	2b00      	cmp	r3, #0
    24b4:	d04e      	beq.n	2554 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    24b6:	687b      	ldr	r3, [r7, #4]
    24b8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    24ba:	2b00      	cmp	r3, #0
    24bc:	d04a      	beq.n	2554 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    24be:	687b      	ldr	r3, [r7, #4]
    24c0:	681b      	ldr	r3, [r3, #0]
    24c2:	7d1b      	ldrb	r3, [r3, #20]
    24c4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    24c6:	687b      	ldr	r3, [r7, #4]
    24c8:	7a9a      	ldrb	r2, [r3, #10]
    24ca:	7afb      	ldrb	r3, [r7, #11]
    24cc:	ea42 0303 	orr.w	r3, r2, r3
    24d0:	b2da      	uxtb	r2, r3
    24d2:	687b      	ldr	r3, [r7, #4]
    24d4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    24d6:	7afb      	ldrb	r3, [r7, #11]
    24d8:	f003 0320 	and.w	r3, r3, #32
    24dc:	2b00      	cmp	r3, #0
    24de:	d029      	beq.n	2534 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    24e0:	f04f 0310 	mov.w	r3, #16
    24e4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    24e6:	687b      	ldr	r3, [r7, #4]
    24e8:	691a      	ldr	r2, [r3, #16]
    24ea:	687b      	ldr	r3, [r7, #4]
    24ec:	695b      	ldr	r3, [r3, #20]
    24ee:	ebc3 0302 	rsb	r3, r3, r2
    24f2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    24f4:	697b      	ldr	r3, [r7, #20]
    24f6:	2b0f      	cmp	r3, #15
    24f8:	d801      	bhi.n	24fe <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    24fa:	697b      	ldr	r3, [r7, #20]
    24fc:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    24fe:	f04f 0300 	mov.w	r3, #0
    2502:	60fb      	str	r3, [r7, #12]
    2504:	e012      	b.n	252c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2506:	687b      	ldr	r3, [r7, #4]
    2508:	681b      	ldr	r3, [r3, #0]
    250a:	687a      	ldr	r2, [r7, #4]
    250c:	68d1      	ldr	r1, [r2, #12]
    250e:	687a      	ldr	r2, [r7, #4]
    2510:	6952      	ldr	r2, [r2, #20]
    2512:	440a      	add	r2, r1
    2514:	7812      	ldrb	r2, [r2, #0]
    2516:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2518:	687b      	ldr	r3, [r7, #4]
    251a:	695b      	ldr	r3, [r3, #20]
    251c:	f103 0201 	add.w	r2, r3, #1
    2520:	687b      	ldr	r3, [r7, #4]
    2522:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2524:	68fb      	ldr	r3, [r7, #12]
    2526:	f103 0301 	add.w	r3, r3, #1
    252a:	60fb      	str	r3, [r7, #12]
    252c:	68fa      	ldr	r2, [r7, #12]
    252e:	693b      	ldr	r3, [r7, #16]
    2530:	429a      	cmp	r2, r3
    2532:	d3e8      	bcc.n	2506 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2534:	687b      	ldr	r3, [r7, #4]
    2536:	695a      	ldr	r2, [r3, #20]
    2538:	687b      	ldr	r3, [r7, #4]
    253a:	691b      	ldr	r3, [r3, #16]
    253c:	429a      	cmp	r2, r3
    253e:	d109      	bne.n	2554 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    2540:	687b      	ldr	r3, [r7, #4]
    2542:	f04f 0200 	mov.w	r2, #0
    2546:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2548:	687b      	ldr	r3, [r7, #4]
    254a:	685b      	ldr	r3, [r3, #4]
    254c:	f04f 0200 	mov.w	r2, #0
    2550:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2554:	f107 071c 	add.w	r7, r7, #28
    2558:	46bd      	mov	sp, r7
    255a:	bc80      	pop	{r7}
    255c:	4770      	bx	lr
    255e:	bf00      	nop

00002560 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    2560:	b580      	push	{r7, lr}
    2562:	b084      	sub	sp, #16
    2564:	af00      	add	r7, sp, #0
    2566:	60f8      	str	r0, [r7, #12]
    2568:	60b9      	str	r1, [r7, #8]
    256a:	4613      	mov	r3, r2
    256c:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    256e:	68fa      	ldr	r2, [r7, #12]
    2570:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2574:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2578:	429a      	cmp	r2, r3
    257a:	d007      	beq.n	258c <MSS_UART_set_rx_handler+0x2c>
    257c:	68fa      	ldr	r2, [r7, #12]
    257e:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2582:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2586:	429a      	cmp	r2, r3
    2588:	d000      	beq.n	258c <MSS_UART_set_rx_handler+0x2c>
    258a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    258c:	68bb      	ldr	r3, [r7, #8]
    258e:	2b00      	cmp	r3, #0
    2590:	d100      	bne.n	2594 <MSS_UART_set_rx_handler+0x34>
    2592:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2594:	79fb      	ldrb	r3, [r7, #7]
    2596:	2bc0      	cmp	r3, #192	; 0xc0
    2598:	d900      	bls.n	259c <MSS_UART_set_rx_handler+0x3c>
    259a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    259c:	68fa      	ldr	r2, [r7, #12]
    259e:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    25a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25a6:	429a      	cmp	r2, r3
    25a8:	d006      	beq.n	25b8 <MSS_UART_set_rx_handler+0x58>
    25aa:	68fa      	ldr	r2, [r7, #12]
    25ac:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    25b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25b4:	429a      	cmp	r2, r3
    25b6:	d123      	bne.n	2600 <MSS_UART_set_rx_handler+0xa0>
    25b8:	68bb      	ldr	r3, [r7, #8]
    25ba:	2b00      	cmp	r3, #0
    25bc:	d020      	beq.n	2600 <MSS_UART_set_rx_handler+0xa0>
    25be:	79fb      	ldrb	r3, [r7, #7]
    25c0:	2bc0      	cmp	r3, #192	; 0xc0
    25c2:	d81d      	bhi.n	2600 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    25c4:	68fb      	ldr	r3, [r7, #12]
    25c6:	68ba      	ldr	r2, [r7, #8]
    25c8:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    25ca:	68fb      	ldr	r3, [r7, #12]
    25cc:	681a      	ldr	r2, [r3, #0]
    25ce:	79fb      	ldrb	r3, [r7, #7]
    25d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    25d4:	f043 030a 	orr.w	r3, r3, #10
    25d8:	b2db      	uxtb	r3, r3
    25da:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    25dc:	68fb      	ldr	r3, [r7, #12]
    25de:	891b      	ldrh	r3, [r3, #8]
    25e0:	b21b      	sxth	r3, r3
    25e2:	4618      	mov	r0, r3
    25e4:	f7ff fb20 	bl	1c28 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    25e8:	68fb      	ldr	r3, [r7, #12]
    25ea:	685b      	ldr	r3, [r3, #4]
    25ec:	f04f 0201 	mov.w	r2, #1
    25f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    25f4:	68fb      	ldr	r3, [r7, #12]
    25f6:	891b      	ldrh	r3, [r3, #8]
    25f8:	b21b      	sxth	r3, r3
    25fa:	4618      	mov	r0, r3
    25fc:	f7ff fada 	bl	1bb4 <NVIC_EnableIRQ>
    }
}
    2600:	f107 0710 	add.w	r7, r7, #16
    2604:	46bd      	mov	sp, r7
    2606:	bd80      	pop	{r7, pc}

00002608 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2608:	b480      	push	{r7}
    260a:	b083      	sub	sp, #12
    260c:	af00      	add	r7, sp, #0
    260e:	6078      	str	r0, [r7, #4]
    2610:	460b      	mov	r3, r1
    2612:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2614:	687a      	ldr	r2, [r7, #4]
    2616:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    261e:	429a      	cmp	r2, r3
    2620:	d007      	beq.n	2632 <MSS_UART_set_loopback+0x2a>
    2622:	687a      	ldr	r2, [r7, #4]
    2624:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2628:	f2c2 0300 	movt	r3, #8192	; 0x2000
    262c:	429a      	cmp	r2, r3
    262e:	d000      	beq.n	2632 <MSS_UART_set_loopback+0x2a>
    2630:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2632:	687a      	ldr	r2, [r7, #4]
    2634:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2638:	f2c2 0300 	movt	r3, #8192	; 0x2000
    263c:	429a      	cmp	r2, r3
    263e:	d006      	beq.n	264e <MSS_UART_set_loopback+0x46>
    2640:	687a      	ldr	r2, [r7, #4]
    2642:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2646:	f2c2 0300 	movt	r3, #8192	; 0x2000
    264a:	429a      	cmp	r2, r3
    264c:	d10f      	bne.n	266e <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    264e:	78fb      	ldrb	r3, [r7, #3]
    2650:	2b00      	cmp	r3, #0
    2652:	d106      	bne.n	2662 <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2654:	687b      	ldr	r3, [r7, #4]
    2656:	685b      	ldr	r3, [r3, #4]
    2658:	f04f 0200 	mov.w	r2, #0
    265c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2660:	e005      	b.n	266e <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    2662:	687b      	ldr	r3, [r7, #4]
    2664:	685b      	ldr	r3, [r3, #4]
    2666:	f04f 0201 	mov.w	r2, #1
    266a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    266e:	f107 070c 	add.w	r7, r7, #12
    2672:	46bd      	mov	sp, r7
    2674:	bc80      	pop	{r7}
    2676:	4770      	bx	lr

00002678 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    2678:	4668      	mov	r0, sp
    267a:	f020 0107 	bic.w	r1, r0, #7
    267e:	468d      	mov	sp, r1
    2680:	b589      	push	{r0, r3, r7, lr}
    2682:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2684:	f64a 10d4 	movw	r0, #43476	; 0xa9d4
    2688:	f2c2 0000 	movt	r0, #8192	; 0x2000
    268c:	f7ff fe56 	bl	233c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    2690:	f04f 000a 	mov.w	r0, #10
    2694:	f7ff fac8 	bl	1c28 <NVIC_ClearPendingIRQ>
}
    2698:	46bd      	mov	sp, r7
    269a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    269e:	4685      	mov	sp, r0
    26a0:	4770      	bx	lr
    26a2:	bf00      	nop

000026a4 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    26a4:	4668      	mov	r0, sp
    26a6:	f020 0107 	bic.w	r1, r0, #7
    26aa:	468d      	mov	sp, r1
    26ac:	b589      	push	{r0, r3, r7, lr}
    26ae:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    26b0:	f64a 10ac 	movw	r0, #43436	; 0xa9ac
    26b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    26b8:	f7ff fe40 	bl	233c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    26bc:	f04f 000b 	mov.w	r0, #11
    26c0:	f7ff fab2 	bl	1c28 <NVIC_ClearPendingIRQ>
}
    26c4:	46bd      	mov	sp, r7
    26c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    26ca:	4685      	mov	sp, r0
    26cc:	4770      	bx	lr
    26ce:	bf00      	nop

000026d0 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    26d0:	b580      	push	{r7, lr}
    26d2:	b082      	sub	sp, #8
    26d4:	af00      	add	r7, sp, #0
    26d6:	6078      	str	r0, [r7, #4]
    26d8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26da:	687a      	ldr	r2, [r7, #4]
    26dc:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    26e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e4:	429a      	cmp	r2, r3
    26e6:	d007      	beq.n	26f8 <MSS_UART_set_rxstatus_handler+0x28>
    26e8:	687a      	ldr	r2, [r7, #4]
    26ea:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    26ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f2:	429a      	cmp	r2, r3
    26f4:	d000      	beq.n	26f8 <MSS_UART_set_rxstatus_handler+0x28>
    26f6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    26f8:	683b      	ldr	r3, [r7, #0]
    26fa:	2b00      	cmp	r3, #0
    26fc:	d100      	bne.n	2700 <MSS_UART_set_rxstatus_handler+0x30>
    26fe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2700:	687a      	ldr	r2, [r7, #4]
    2702:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    270a:	429a      	cmp	r2, r3
    270c:	d006      	beq.n	271c <MSS_UART_set_rxstatus_handler+0x4c>
    270e:	687a      	ldr	r2, [r7, #4]
    2710:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2718:	429a      	cmp	r2, r3
    271a:	d117      	bne.n	274c <MSS_UART_set_rxstatus_handler+0x7c>
    271c:	683b      	ldr	r3, [r7, #0]
    271e:	2b00      	cmp	r3, #0
    2720:	d014      	beq.n	274c <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2722:	687b      	ldr	r3, [r7, #4]
    2724:	683a      	ldr	r2, [r7, #0]
    2726:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	891b      	ldrh	r3, [r3, #8]
    272c:	b21b      	sxth	r3, r3
    272e:	4618      	mov	r0, r3
    2730:	f7ff fa7a 	bl	1c28 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2734:	687b      	ldr	r3, [r7, #4]
    2736:	685b      	ldr	r3, [r3, #4]
    2738:	f04f 0201 	mov.w	r2, #1
    273c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	891b      	ldrh	r3, [r3, #8]
    2744:	b21b      	sxth	r3, r3
    2746:	4618      	mov	r0, r3
    2748:	f7ff fa34 	bl	1bb4 <NVIC_EnableIRQ>
    }
}
    274c:	f107 0708 	add.w	r7, r7, #8
    2750:	46bd      	mov	sp, r7
    2752:	bd80      	pop	{r7, pc}

00002754 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2754:	b580      	push	{r7, lr}
    2756:	b082      	sub	sp, #8
    2758:	af00      	add	r7, sp, #0
    275a:	6078      	str	r0, [r7, #4]
    275c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    275e:	687a      	ldr	r2, [r7, #4]
    2760:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2764:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2768:	429a      	cmp	r2, r3
    276a:	d007      	beq.n	277c <MSS_UART_set_tx_handler+0x28>
    276c:	687a      	ldr	r2, [r7, #4]
    276e:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2776:	429a      	cmp	r2, r3
    2778:	d000      	beq.n	277c <MSS_UART_set_tx_handler+0x28>
    277a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    277c:	683b      	ldr	r3, [r7, #0]
    277e:	2b00      	cmp	r3, #0
    2780:	d100      	bne.n	2784 <MSS_UART_set_tx_handler+0x30>
    2782:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2784:	687a      	ldr	r2, [r7, #4]
    2786:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    278a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    278e:	429a      	cmp	r2, r3
    2790:	d006      	beq.n	27a0 <MSS_UART_set_tx_handler+0x4c>
    2792:	687a      	ldr	r2, [r7, #4]
    2794:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    279c:	429a      	cmp	r2, r3
    279e:	d11f      	bne.n	27e0 <MSS_UART_set_tx_handler+0x8c>
    27a0:	683b      	ldr	r3, [r7, #0]
    27a2:	2b00      	cmp	r3, #0
    27a4:	d01c      	beq.n	27e0 <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    27a6:	687b      	ldr	r3, [r7, #4]
    27a8:	683a      	ldr	r2, [r7, #0]
    27aa:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    27ac:	687b      	ldr	r3, [r7, #4]
    27ae:	f04f 0200 	mov.w	r2, #0
    27b2:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    27b4:	687b      	ldr	r3, [r7, #4]
    27b6:	f04f 0200 	mov.w	r2, #0
    27ba:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    27bc:	687b      	ldr	r3, [r7, #4]
    27be:	891b      	ldrh	r3, [r3, #8]
    27c0:	b21b      	sxth	r3, r3
    27c2:	4618      	mov	r0, r3
    27c4:	f7ff fa30 	bl	1c28 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	685b      	ldr	r3, [r3, #4]
    27cc:	f04f 0201 	mov.w	r2, #1
    27d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    27d4:	687b      	ldr	r3, [r7, #4]
    27d6:	891b      	ldrh	r3, [r3, #8]
    27d8:	b21b      	sxth	r3, r3
    27da:	4618      	mov	r0, r3
    27dc:	f7ff f9ea 	bl	1bb4 <NVIC_EnableIRQ>
    }
}
    27e0:	f107 0708 	add.w	r7, r7, #8
    27e4:	46bd      	mov	sp, r7
    27e6:	bd80      	pop	{r7, pc}

000027e8 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    27e8:	b580      	push	{r7, lr}
    27ea:	b082      	sub	sp, #8
    27ec:	af00      	add	r7, sp, #0
    27ee:	6078      	str	r0, [r7, #4]
    27f0:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    27f2:	687a      	ldr	r2, [r7, #4]
    27f4:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    27f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27fc:	429a      	cmp	r2, r3
    27fe:	d007      	beq.n	2810 <MSS_UART_set_modemstatus_handler+0x28>
    2800:	687a      	ldr	r2, [r7, #4]
    2802:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280a:	429a      	cmp	r2, r3
    280c:	d000      	beq.n	2810 <MSS_UART_set_modemstatus_handler+0x28>
    280e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2810:	683b      	ldr	r3, [r7, #0]
    2812:	2b00      	cmp	r3, #0
    2814:	d100      	bne.n	2818 <MSS_UART_set_modemstatus_handler+0x30>
    2816:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2818:	687a      	ldr	r2, [r7, #4]
    281a:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    281e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2822:	429a      	cmp	r2, r3
    2824:	d006      	beq.n	2834 <MSS_UART_set_modemstatus_handler+0x4c>
    2826:	687a      	ldr	r2, [r7, #4]
    2828:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    282c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2830:	429a      	cmp	r2, r3
    2832:	d117      	bne.n	2864 <MSS_UART_set_modemstatus_handler+0x7c>
    2834:	683b      	ldr	r3, [r7, #0]
    2836:	2b00      	cmp	r3, #0
    2838:	d014      	beq.n	2864 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    283a:	687b      	ldr	r3, [r7, #4]
    283c:	683a      	ldr	r2, [r7, #0]
    283e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2840:	687b      	ldr	r3, [r7, #4]
    2842:	891b      	ldrh	r3, [r3, #8]
    2844:	b21b      	sxth	r3, r3
    2846:	4618      	mov	r0, r3
    2848:	f7ff f9ee 	bl	1c28 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    284c:	687b      	ldr	r3, [r7, #4]
    284e:	685b      	ldr	r3, [r3, #4]
    2850:	f04f 0201 	mov.w	r2, #1
    2854:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2858:	687b      	ldr	r3, [r7, #4]
    285a:	891b      	ldrh	r3, [r3, #8]
    285c:	b21b      	sxth	r3, r3
    285e:	4618      	mov	r0, r3
    2860:	f7ff f9a8 	bl	1bb4 <NVIC_EnableIRQ>
    }
}
    2864:	f107 0708 	add.w	r7, r7, #8
    2868:	46bd      	mov	sp, r7
    286a:	bd80      	pop	{r7, pc}

0000286c <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    286c:	b480      	push	{r7}
    286e:	b089      	sub	sp, #36	; 0x24
    2870:	af00      	add	r7, sp, #0
    2872:	60f8      	str	r0, [r7, #12]
    2874:	60b9      	str	r1, [r7, #8]
    2876:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2878:	f04f 0300 	mov.w	r3, #0
    287c:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    287e:	f04f 0300 	mov.w	r3, #0
    2882:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2884:	68fa      	ldr	r2, [r7, #12]
    2886:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    288a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    288e:	429a      	cmp	r2, r3
    2890:	d007      	beq.n	28a2 <MSS_UART_fill_tx_fifo+0x36>
    2892:	68fa      	ldr	r2, [r7, #12]
    2894:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    289c:	429a      	cmp	r2, r3
    289e:	d000      	beq.n	28a2 <MSS_UART_fill_tx_fifo+0x36>
    28a0:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    28a2:	68bb      	ldr	r3, [r7, #8]
    28a4:	2b00      	cmp	r3, #0
    28a6:	d100      	bne.n	28aa <MSS_UART_fill_tx_fifo+0x3e>
    28a8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    28aa:	687b      	ldr	r3, [r7, #4]
    28ac:	2b00      	cmp	r3, #0
    28ae:	d100      	bne.n	28b2 <MSS_UART_fill_tx_fifo+0x46>
    28b0:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    28b2:	68fa      	ldr	r2, [r7, #12]
    28b4:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    28b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28bc:	429a      	cmp	r2, r3
    28be:	d006      	beq.n	28ce <MSS_UART_fill_tx_fifo+0x62>
    28c0:	68fa      	ldr	r2, [r7, #12]
    28c2:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    28c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ca:	429a      	cmp	r2, r3
    28cc:	d131      	bne.n	2932 <MSS_UART_fill_tx_fifo+0xc6>
    28ce:	68bb      	ldr	r3, [r7, #8]
    28d0:	2b00      	cmp	r3, #0
    28d2:	d02e      	beq.n	2932 <MSS_UART_fill_tx_fifo+0xc6>
    28d4:	687b      	ldr	r3, [r7, #4]
    28d6:	2b00      	cmp	r3, #0
    28d8:	d02b      	beq.n	2932 <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    28da:	68fb      	ldr	r3, [r7, #12]
    28dc:	681b      	ldr	r3, [r3, #0]
    28de:	7d1b      	ldrb	r3, [r3, #20]
    28e0:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    28e2:	68fb      	ldr	r3, [r7, #12]
    28e4:	7a9a      	ldrb	r2, [r3, #10]
    28e6:	7dfb      	ldrb	r3, [r7, #23]
    28e8:	ea42 0303 	orr.w	r3, r2, r3
    28ec:	b2da      	uxtb	r2, r3
    28ee:	68fb      	ldr	r3, [r7, #12]
    28f0:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    28f2:	7dfb      	ldrb	r3, [r7, #23]
    28f4:	f003 0320 	and.w	r3, r3, #32
    28f8:	2b00      	cmp	r3, #0
    28fa:	d01a      	beq.n	2932 <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    28fc:	f04f 0310 	mov.w	r3, #16
    2900:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2902:	687b      	ldr	r3, [r7, #4]
    2904:	2b0f      	cmp	r3, #15
    2906:	d801      	bhi.n	290c <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    290c:	f04f 0300 	mov.w	r3, #0
    2910:	61bb      	str	r3, [r7, #24]
    2912:	e00a      	b.n	292a <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2914:	68fb      	ldr	r3, [r7, #12]
    2916:	681b      	ldr	r3, [r3, #0]
    2918:	68b9      	ldr	r1, [r7, #8]
    291a:	69ba      	ldr	r2, [r7, #24]
    291c:	440a      	add	r2, r1
    291e:	7812      	ldrb	r2, [r2, #0]
    2920:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2922:	69bb      	ldr	r3, [r7, #24]
    2924:	f103 0301 	add.w	r3, r3, #1
    2928:	61bb      	str	r3, [r7, #24]
    292a:	69ba      	ldr	r2, [r7, #24]
    292c:	69fb      	ldr	r3, [r7, #28]
    292e:	429a      	cmp	r2, r3
    2930:	d3f0      	bcc.n	2914 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2932:	69bb      	ldr	r3, [r7, #24]
}
    2934:	4618      	mov	r0, r3
    2936:	f107 0724 	add.w	r7, r7, #36	; 0x24
    293a:	46bd      	mov	sp, r7
    293c:	bc80      	pop	{r7}
    293e:	4770      	bx	lr

00002940 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2940:	b480      	push	{r7}
    2942:	b085      	sub	sp, #20
    2944:	af00      	add	r7, sp, #0
    2946:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2948:	f04f 33ff 	mov.w	r3, #4294967295
    294c:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    294e:	687a      	ldr	r2, [r7, #4]
    2950:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2958:	429a      	cmp	r2, r3
    295a:	d007      	beq.n	296c <MSS_UART_get_rx_status+0x2c>
    295c:	687a      	ldr	r2, [r7, #4]
    295e:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2966:	429a      	cmp	r2, r3
    2968:	d000      	beq.n	296c <MSS_UART_get_rx_status+0x2c>
    296a:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    296c:	687a      	ldr	r2, [r7, #4]
    296e:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2976:	429a      	cmp	r2, r3
    2978:	d006      	beq.n	2988 <MSS_UART_get_rx_status+0x48>
    297a:	687a      	ldr	r2, [r7, #4]
    297c:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2984:	429a      	cmp	r2, r3
    2986:	d113      	bne.n	29b0 <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2988:	687b      	ldr	r3, [r7, #4]
    298a:	7a9a      	ldrb	r2, [r3, #10]
    298c:	687b      	ldr	r3, [r7, #4]
    298e:	681b      	ldr	r3, [r3, #0]
    2990:	7d1b      	ldrb	r3, [r3, #20]
    2992:	b2db      	uxtb	r3, r3
    2994:	ea42 0303 	orr.w	r3, r2, r3
    2998:	b2da      	uxtb	r2, r3
    299a:	687b      	ldr	r3, [r7, #4]
    299c:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    299e:	687b      	ldr	r3, [r7, #4]
    29a0:	7a9b      	ldrb	r3, [r3, #10]
    29a2:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    29a6:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    29a8:	687b      	ldr	r3, [r7, #4]
    29aa:	f04f 0200 	mov.w	r2, #0
    29ae:	729a      	strb	r2, [r3, #10]
    }
    return status;
    29b0:	7bfb      	ldrb	r3, [r7, #15]
}
    29b2:	4618      	mov	r0, r3
    29b4:	f107 0714 	add.w	r7, r7, #20
    29b8:	46bd      	mov	sp, r7
    29ba:	bc80      	pop	{r7}
    29bc:	4770      	bx	lr
    29be:	bf00      	nop

000029c0 <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    29c0:	b480      	push	{r7}
    29c2:	b085      	sub	sp, #20
    29c4:	af00      	add	r7, sp, #0
    29c6:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    29c8:	f04f 33ff 	mov.w	r3, #4294967295
    29cc:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29ce:	687a      	ldr	r2, [r7, #4]
    29d0:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    29d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29d8:	429a      	cmp	r2, r3
    29da:	d007      	beq.n	29ec <MSS_UART_get_modem_status+0x2c>
    29dc:	687a      	ldr	r2, [r7, #4]
    29de:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    29e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e6:	429a      	cmp	r2, r3
    29e8:	d000      	beq.n	29ec <MSS_UART_get_modem_status+0x2c>
    29ea:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29ec:	687a      	ldr	r2, [r7, #4]
    29ee:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    29f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29f6:	429a      	cmp	r2, r3
    29f8:	d006      	beq.n	2a08 <MSS_UART_get_modem_status+0x48>
    29fa:	687a      	ldr	r2, [r7, #4]
    29fc:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a04:	429a      	cmp	r2, r3
    2a06:	d103      	bne.n	2a10 <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2a08:	687b      	ldr	r3, [r7, #4]
    2a0a:	681b      	ldr	r3, [r3, #0]
    2a0c:	7e1b      	ldrb	r3, [r3, #24]
    2a0e:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2a10:	7bfb      	ldrb	r3, [r7, #15]
}
    2a12:	4618      	mov	r0, r3
    2a14:	f107 0714 	add.w	r7, r7, #20
    2a18:	46bd      	mov	sp, r7
    2a1a:	bc80      	pop	{r7}
    2a1c:	4770      	bx	lr
    2a1e:	bf00      	nop

00002a20 <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2a20:	b480      	push	{r7}
    2a22:	b085      	sub	sp, #20
    2a24:	af00      	add	r7, sp, #0
    2a26:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2a28:	f04f 0300 	mov.w	r3, #0
    2a2c:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2a2e:	687a      	ldr	r2, [r7, #4]
    2a30:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a38:	429a      	cmp	r2, r3
    2a3a:	d007      	beq.n	2a4c <MSS_UART_get_tx_status+0x2c>
    2a3c:	687a      	ldr	r2, [r7, #4]
    2a3e:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a46:	429a      	cmp	r2, r3
    2a48:	d000      	beq.n	2a4c <MSS_UART_get_tx_status+0x2c>
    2a4a:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2a4c:	687a      	ldr	r2, [r7, #4]
    2a4e:	f64a 13d4 	movw	r3, #43476	; 0xa9d4
    2a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a56:	429a      	cmp	r2, r3
    2a58:	d006      	beq.n	2a68 <MSS_UART_get_tx_status+0x48>
    2a5a:	687a      	ldr	r2, [r7, #4]
    2a5c:	f64a 13ac 	movw	r3, #43436	; 0xa9ac
    2a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a64:	429a      	cmp	r2, r3
    2a66:	d10f      	bne.n	2a88 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2a68:	687b      	ldr	r3, [r7, #4]
    2a6a:	681b      	ldr	r3, [r3, #0]
    2a6c:	7d1b      	ldrb	r3, [r3, #20]
    2a6e:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2a70:	687b      	ldr	r3, [r7, #4]
    2a72:	7a9a      	ldrb	r2, [r3, #10]
    2a74:	7bfb      	ldrb	r3, [r7, #15]
    2a76:	ea42 0303 	orr.w	r3, r2, r3
    2a7a:	b2da      	uxtb	r2, r3
    2a7c:	687b      	ldr	r3, [r7, #4]
    2a7e:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2a80:	7bfb      	ldrb	r3, [r7, #15]
    2a82:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2a86:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2a88:	7bfb      	ldrb	r3, [r7, #15]
}
    2a8a:	4618      	mov	r0, r3
    2a8c:	f107 0714 	add.w	r7, r7, #20
    2a90:	46bd      	mov	sp, r7
    2a92:	bc80      	pop	{r7}
    2a94:	4770      	bx	lr
    2a96:	bf00      	nop

00002a98 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2a98:	b480      	push	{r7}
    2a9a:	b083      	sub	sp, #12
    2a9c:	af00      	add	r7, sp, #0
    2a9e:	4603      	mov	r3, r0
    2aa0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2aa2:	f24e 1300 	movw	r3, #57600	; 0xe100
    2aa6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2aaa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2aae:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ab2:	88f9      	ldrh	r1, [r7, #6]
    2ab4:	f001 011f 	and.w	r1, r1, #31
    2ab8:	f04f 0001 	mov.w	r0, #1
    2abc:	fa00 f101 	lsl.w	r1, r0, r1
    2ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ac4:	f107 070c 	add.w	r7, r7, #12
    2ac8:	46bd      	mov	sp, r7
    2aca:	bc80      	pop	{r7}
    2acc:	4770      	bx	lr
    2ace:	bf00      	nop

00002ad0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2ad0:	b480      	push	{r7}
    2ad2:	b083      	sub	sp, #12
    2ad4:	af00      	add	r7, sp, #0
    2ad6:	4603      	mov	r3, r0
    2ad8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2ada:	f24e 1300 	movw	r3, #57600	; 0xe100
    2ade:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ae2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ae6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2aea:	88f9      	ldrh	r1, [r7, #6]
    2aec:	f001 011f 	and.w	r1, r1, #31
    2af0:	f04f 0001 	mov.w	r0, #1
    2af4:	fa00 f101 	lsl.w	r1, r0, r1
    2af8:	f102 0220 	add.w	r2, r2, #32
    2afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2b00:	f107 070c 	add.w	r7, r7, #12
    2b04:	46bd      	mov	sp, r7
    2b06:	bc80      	pop	{r7}
    2b08:	4770      	bx	lr
    2b0a:	bf00      	nop

00002b0c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2b0c:	b480      	push	{r7}
    2b0e:	b083      	sub	sp, #12
    2b10:	af00      	add	r7, sp, #0
    2b12:	4603      	mov	r3, r0
    2b14:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2b16:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b1e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2b22:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2b26:	88f9      	ldrh	r1, [r7, #6]
    2b28:	f001 011f 	and.w	r1, r1, #31
    2b2c:	f04f 0001 	mov.w	r0, #1
    2b30:	fa00 f101 	lsl.w	r1, r0, r1
    2b34:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2b3c:	f107 070c 	add.w	r7, r7, #12
    2b40:	46bd      	mov	sp, r7
    2b42:	bc80      	pop	{r7}
    2b44:	4770      	bx	lr
    2b46:	bf00      	nop

00002b48 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2b48:	b580      	push	{r7, lr}
    2b4a:	b084      	sub	sp, #16
    2b4c:	af00      	add	r7, sp, #0
    2b4e:	6078      	str	r0, [r7, #4]
    2b50:	4613      	mov	r3, r2
    2b52:	460a      	mov	r2, r1
    2b54:	70fa      	strb	r2, [r7, #3]
    2b56:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2b58:	78bb      	ldrb	r3, [r7, #2]
    2b5a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2b5c:	687a      	ldr	r2, [r7, #4]
    2b5e:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    2b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b66:	429a      	cmp	r2, r3
    2b68:	d007      	beq.n	2b7a <MSS_I2C_init+0x32>
    2b6a:	687a      	ldr	r2, [r7, #4]
    2b6c:	f64a 2370 	movw	r3, #43632	; 0xaa70
    2b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b74:	429a      	cmp	r2, r3
    2b76:	d000      	beq.n	2b7a <MSS_I2C_init+0x32>
    2b78:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2b7a:	f001 f98f 	bl	3e9c <disable_interrupts>
    2b7e:	4603      	mov	r3, r0
    2b80:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2b82:	6878      	ldr	r0, [r7, #4]
    2b84:	f04f 0100 	mov.w	r1, #0
    2b88:	f04f 0274 	mov.w	r2, #116	; 0x74
    2b8c:	f011 fd82 	bl	14694 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2b90:	687a      	ldr	r2, [r7, #4]
    2b92:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    2b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b9a:	429a      	cmp	r2, r3
    2b9c:	d12c      	bne.n	2bf8 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2b9e:	687b      	ldr	r3, [r7, #4]
    2ba0:	f04f 020e 	mov.w	r2, #14
    2ba4:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2ba6:	687a      	ldr	r2, [r7, #4]
    2ba8:	f242 0300 	movw	r3, #8192	; 0x2000
    2bac:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2bb0:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2bb2:	687a      	ldr	r2, [r7, #4]
    2bb4:	f240 0300 	movw	r3, #0
    2bb8:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2bbc:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2bbe:	f242 0300 	movw	r3, #8192	; 0x2000
    2bc2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2bc6:	f242 0200 	movw	r2, #8192	; 0x2000
    2bca:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2bce:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2bd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2bd4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2bd6:	f04f 000e 	mov.w	r0, #14
    2bda:	f7ff ff97 	bl	2b0c <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2bde:	f242 0300 	movw	r3, #8192	; 0x2000
    2be2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2be6:	f242 0200 	movw	r2, #8192	; 0x2000
    2bea:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2bee:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2bf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2bf4:	631a      	str	r2, [r3, #48]	; 0x30
    2bf6:	e02b      	b.n	2c50 <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2bf8:	687b      	ldr	r3, [r7, #4]
    2bfa:	f04f 0211 	mov.w	r2, #17
    2bfe:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2c00:	687a      	ldr	r2, [r7, #4]
    2c02:	f242 0300 	movw	r3, #8192	; 0x2000
    2c06:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2c0a:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2c0c:	687a      	ldr	r2, [r7, #4]
    2c0e:	f240 0300 	movw	r3, #0
    2c12:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2c16:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2c18:	f242 0300 	movw	r3, #8192	; 0x2000
    2c1c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2c20:	f242 0200 	movw	r2, #8192	; 0x2000
    2c24:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2c28:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2c2a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2c2e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2c30:	f04f 0011 	mov.w	r0, #17
    2c34:	f7ff ff6a 	bl	2b0c <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2c38:	f242 0300 	movw	r3, #8192	; 0x2000
    2c3c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2c40:	f242 0200 	movw	r2, #8192	; 0x2000
    2c44:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2c48:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2c4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2c4e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2c50:	687b      	ldr	r3, [r7, #4]
    2c52:	699b      	ldr	r3, [r3, #24]
    2c54:	461a      	mov	r2, r3
    2c56:	687b      	ldr	r3, [r7, #4]
    2c58:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2c5a:	78fb      	ldrb	r3, [r7, #3]
    2c5c:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2c60:	687b      	ldr	r3, [r7, #4]
    2c62:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2c64:	687b      	ldr	r3, [r7, #4]
    2c66:	699b      	ldr	r3, [r3, #24]
    2c68:	68fa      	ldr	r2, [r7, #12]
    2c6a:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2c6e:	f002 0201 	and.w	r2, r2, #1
    2c72:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2c74:	687b      	ldr	r3, [r7, #4]
    2c76:	699b      	ldr	r3, [r3, #24]
    2c78:	68fa      	ldr	r2, [r7, #12]
    2c7a:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2c7e:	f002 0201 	and.w	r2, r2, #1
    2c82:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2c84:	687b      	ldr	r3, [r7, #4]
    2c86:	699b      	ldr	r3, [r3, #24]
    2c88:	68fa      	ldr	r2, [r7, #12]
    2c8a:	f002 0201 	and.w	r2, r2, #1
    2c8e:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2c90:	687b      	ldr	r3, [r7, #4]
    2c92:	695b      	ldr	r3, [r3, #20]
    2c94:	687a      	ldr	r2, [r7, #4]
    2c96:	6812      	ldr	r2, [r2, #0]
    2c98:	b2d2      	uxtb	r2, r2
    2c9a:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2c9c:	687b      	ldr	r3, [r7, #4]
    2c9e:	699b      	ldr	r3, [r3, #24]
    2ca0:	f04f 0201 	mov.w	r2, #1
    2ca4:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2ca6:	68b8      	ldr	r0, [r7, #8]
    2ca8:	f001 f90a 	bl	3ec0 <restore_interrupts>
}
    2cac:	f107 0710 	add.w	r7, r7, #16
    2cb0:	46bd      	mov	sp, r7
    2cb2:	bd80      	pop	{r7, pc}

00002cb4 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2cb4:	b580      	push	{r7, lr}
    2cb6:	b086      	sub	sp, #24
    2cb8:	af00      	add	r7, sp, #0
    2cba:	60f8      	str	r0, [r7, #12]
    2cbc:	607a      	str	r2, [r7, #4]
    2cbe:	460a      	mov	r2, r1
    2cc0:	72fa      	strb	r2, [r7, #11]
    2cc2:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2cc4:	68fa      	ldr	r2, [r7, #12]
    2cc6:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    2cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cce:	429a      	cmp	r2, r3
    2cd0:	d007      	beq.n	2ce2 <MSS_I2C_write+0x2e>
    2cd2:	68fa      	ldr	r2, [r7, #12]
    2cd4:	f64a 2370 	movw	r3, #43632	; 0xaa70
    2cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cdc:	429a      	cmp	r2, r3
    2cde:	d000      	beq.n	2ce2 <MSS_I2C_write+0x2e>
    2ce0:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2ce2:	f001 f8db 	bl	3e9c <disable_interrupts>
    2ce6:	4603      	mov	r3, r0
    2ce8:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2cea:	68fb      	ldr	r3, [r7, #12]
    2cec:	7a1b      	ldrb	r3, [r3, #8]
    2cee:	2b00      	cmp	r3, #0
    2cf0:	d103      	bne.n	2cfa <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2cf2:	68fb      	ldr	r3, [r7, #12]
    2cf4:	f04f 0201 	mov.w	r2, #1
    2cf8:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2cfa:	68fb      	ldr	r3, [r7, #12]
    2cfc:	f04f 0201 	mov.w	r2, #1
    2d00:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2d04:	7afb      	ldrb	r3, [r7, #11]
    2d06:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2d0a:	68fb      	ldr	r3, [r7, #12]
    2d0c:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2d0e:	68fb      	ldr	r3, [r7, #12]
    2d10:	f04f 0200 	mov.w	r2, #0
    2d14:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2d16:	68fb      	ldr	r3, [r7, #12]
    2d18:	687a      	ldr	r2, [r7, #4]
    2d1a:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2d1c:	887a      	ldrh	r2, [r7, #2]
    2d1e:	68fb      	ldr	r3, [r7, #12]
    2d20:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2d22:	68fb      	ldr	r3, [r7, #12]
    2d24:	f04f 0200 	mov.w	r2, #0
    2d28:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2d2a:	68fb      	ldr	r3, [r7, #12]
    2d2c:	f04f 0201 	mov.w	r2, #1
    2d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2d34:	68fb      	ldr	r3, [r7, #12]
    2d36:	f897 2020 	ldrb.w	r2, [r7, #32]
    2d3a:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2d3c:	68fb      	ldr	r3, [r7, #12]
    2d3e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2d42:	b2db      	uxtb	r3, r3
    2d44:	2b01      	cmp	r3, #1
    2d46:	d105      	bne.n	2d54 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2d48:	68fb      	ldr	r3, [r7, #12]
    2d4a:	f04f 0201 	mov.w	r2, #1
    2d4e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2d52:	e004      	b.n	2d5e <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2d54:	68fb      	ldr	r3, [r7, #12]
    2d56:	699b      	ldr	r3, [r3, #24]
    2d58:	f04f 0201 	mov.w	r2, #1
    2d5c:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2d5e:	68fb      	ldr	r3, [r7, #12]
    2d60:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2d64:	2b01      	cmp	r3, #1
    2d66:	d111      	bne.n	2d8c <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2d68:	68fb      	ldr	r3, [r7, #12]
    2d6a:	699b      	ldr	r3, [r3, #24]
    2d6c:	f04f 0200 	mov.w	r2, #0
    2d70:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2d72:	68fb      	ldr	r3, [r7, #12]
    2d74:	695b      	ldr	r3, [r3, #20]
    2d76:	791b      	ldrb	r3, [r3, #4]
    2d78:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2d7a:	7cfb      	ldrb	r3, [r7, #19]
    2d7c:	b2db      	uxtb	r3, r3
    2d7e:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2d80:	68fb      	ldr	r3, [r7, #12]
    2d82:	8a5b      	ldrh	r3, [r3, #18]
    2d84:	b21b      	sxth	r3, r3
    2d86:	4618      	mov	r0, r3
    2d88:	f7ff fec0 	bl	2b0c <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2d8c:	68fb      	ldr	r3, [r7, #12]
    2d8e:	8a5b      	ldrh	r3, [r3, #18]
    2d90:	b21b      	sxth	r3, r3
    2d92:	4618      	mov	r0, r3
    2d94:	f7ff fe80 	bl	2a98 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2d98:	6978      	ldr	r0, [r7, #20]
    2d9a:	f001 f891 	bl	3ec0 <restore_interrupts>
}
    2d9e:	f107 0718 	add.w	r7, r7, #24
    2da2:	46bd      	mov	sp, r7
    2da4:	bd80      	pop	{r7, pc}
    2da6:	bf00      	nop

00002da8 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2da8:	b580      	push	{r7, lr}
    2daa:	b086      	sub	sp, #24
    2dac:	af00      	add	r7, sp, #0
    2dae:	60f8      	str	r0, [r7, #12]
    2db0:	607a      	str	r2, [r7, #4]
    2db2:	460a      	mov	r2, r1
    2db4:	72fa      	strb	r2, [r7, #11]
    2db6:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2db8:	68fa      	ldr	r2, [r7, #12]
    2dba:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    2dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dc2:	429a      	cmp	r2, r3
    2dc4:	d007      	beq.n	2dd6 <MSS_I2C_read+0x2e>
    2dc6:	68fa      	ldr	r2, [r7, #12]
    2dc8:	f64a 2370 	movw	r3, #43632	; 0xaa70
    2dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dd0:	429a      	cmp	r2, r3
    2dd2:	d000      	beq.n	2dd6 <MSS_I2C_read+0x2e>
    2dd4:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2dd6:	f001 f861 	bl	3e9c <disable_interrupts>
    2dda:	4603      	mov	r3, r0
    2ddc:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2dde:	68fb      	ldr	r3, [r7, #12]
    2de0:	7a1b      	ldrb	r3, [r3, #8]
    2de2:	2b00      	cmp	r3, #0
    2de4:	d103      	bne.n	2dee <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    2de6:	68fb      	ldr	r3, [r7, #12]
    2de8:	f04f 0202 	mov.w	r2, #2
    2dec:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    2dee:	68fb      	ldr	r3, [r7, #12]
    2df0:	f04f 0202 	mov.w	r2, #2
    2df4:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2df8:	7afb      	ldrb	r3, [r7, #11]
    2dfa:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2dfe:	68fb      	ldr	r3, [r7, #12]
    2e00:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    2e02:	68fb      	ldr	r3, [r7, #12]
    2e04:	f04f 0201 	mov.w	r2, #1
    2e08:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    2e0a:	68fb      	ldr	r3, [r7, #12]
    2e0c:	687a      	ldr	r2, [r7, #4]
    2e0e:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    2e10:	887a      	ldrh	r2, [r7, #2]
    2e12:	68fb      	ldr	r3, [r7, #12]
    2e14:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    2e16:	68fb      	ldr	r3, [r7, #12]
    2e18:	f04f 0200 	mov.w	r2, #0
    2e1c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2e1e:	68fb      	ldr	r3, [r7, #12]
    2e20:	f04f 0201 	mov.w	r2, #1
    2e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2e28:	68fb      	ldr	r3, [r7, #12]
    2e2a:	f897 2020 	ldrb.w	r2, [r7, #32]
    2e2e:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2e30:	68fb      	ldr	r3, [r7, #12]
    2e32:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2e36:	b2db      	uxtb	r3, r3
    2e38:	2b01      	cmp	r3, #1
    2e3a:	d105      	bne.n	2e48 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2e3c:	68fb      	ldr	r3, [r7, #12]
    2e3e:	f04f 0201 	mov.w	r2, #1
    2e42:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2e46:	e004      	b.n	2e52 <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2e48:	68fb      	ldr	r3, [r7, #12]
    2e4a:	699b      	ldr	r3, [r3, #24]
    2e4c:	f04f 0201 	mov.w	r2, #1
    2e50:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2e52:	68fb      	ldr	r3, [r7, #12]
    2e54:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2e58:	2b01      	cmp	r3, #1
    2e5a:	d111      	bne.n	2e80 <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2e5c:	68fb      	ldr	r3, [r7, #12]
    2e5e:	699b      	ldr	r3, [r3, #24]
    2e60:	f04f 0200 	mov.w	r2, #0
    2e64:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2e66:	68fb      	ldr	r3, [r7, #12]
    2e68:	695b      	ldr	r3, [r3, #20]
    2e6a:	791b      	ldrb	r3, [r3, #4]
    2e6c:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2e6e:	7cfb      	ldrb	r3, [r7, #19]
    2e70:	b2db      	uxtb	r3, r3
    2e72:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2e74:	68fb      	ldr	r3, [r7, #12]
    2e76:	8a5b      	ldrh	r3, [r3, #18]
    2e78:	b21b      	sxth	r3, r3
    2e7a:	4618      	mov	r0, r3
    2e7c:	f7ff fe46 	bl	2b0c <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2e80:	68fb      	ldr	r3, [r7, #12]
    2e82:	8a5b      	ldrh	r3, [r3, #18]
    2e84:	b21b      	sxth	r3, r3
    2e86:	4618      	mov	r0, r3
    2e88:	f7ff fe06 	bl	2a98 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    2e8c:	6978      	ldr	r0, [r7, #20]
    2e8e:	f001 f817 	bl	3ec0 <restore_interrupts>
}
    2e92:	f107 0718 	add.w	r7, r7, #24
    2e96:	46bd      	mov	sp, r7
    2e98:	bd80      	pop	{r7, pc}
    2e9a:	bf00      	nop

00002e9c <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2e9c:	b580      	push	{r7, lr}
    2e9e:	b086      	sub	sp, #24
    2ea0:	af00      	add	r7, sp, #0
    2ea2:	60f8      	str	r0, [r7, #12]
    2ea4:	607a      	str	r2, [r7, #4]
    2ea6:	460a      	mov	r2, r1
    2ea8:	72fa      	strb	r2, [r7, #11]
    2eaa:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2eac:	68fa      	ldr	r2, [r7, #12]
    2eae:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    2eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eb6:	429a      	cmp	r2, r3
    2eb8:	d007      	beq.n	2eca <MSS_I2C_write_read+0x2e>
    2eba:	68fa      	ldr	r2, [r7, #12]
    2ebc:	f64a 2370 	movw	r3, #43632	; 0xaa70
    2ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ec4:	429a      	cmp	r2, r3
    2ec6:	d000      	beq.n	2eca <MSS_I2C_write_read+0x2e>
    2ec8:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    2eca:	887b      	ldrh	r3, [r7, #2]
    2ecc:	2b00      	cmp	r3, #0
    2ece:	d100      	bne.n	2ed2 <MSS_I2C_write_read+0x36>
    2ed0:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    2ed2:	687b      	ldr	r3, [r7, #4]
    2ed4:	2b00      	cmp	r3, #0
    2ed6:	d100      	bne.n	2eda <MSS_I2C_write_read+0x3e>
    2ed8:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    2eda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2edc:	2b00      	cmp	r3, #0
    2ede:	d100      	bne.n	2ee2 <MSS_I2C_write_read+0x46>
    2ee0:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    2ee2:	6a3b      	ldr	r3, [r7, #32]
    2ee4:	2b00      	cmp	r3, #0
    2ee6:	d100      	bne.n	2eea <MSS_I2C_write_read+0x4e>
    2ee8:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    2eea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    2eec:	2b00      	cmp	r3, #0
    2eee:	d06a      	beq.n	2fc6 <MSS_I2C_write_read+0x12a>
    2ef0:	887b      	ldrh	r3, [r7, #2]
    2ef2:	2b00      	cmp	r3, #0
    2ef4:	d067      	beq.n	2fc6 <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    2ef6:	f000 ffd1 	bl	3e9c <disable_interrupts>
    2efa:	4603      	mov	r3, r0
    2efc:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    2efe:	68fb      	ldr	r3, [r7, #12]
    2f00:	7a1b      	ldrb	r3, [r3, #8]
    2f02:	2b00      	cmp	r3, #0
    2f04:	d103      	bne.n	2f0e <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    2f06:	68fb      	ldr	r3, [r7, #12]
    2f08:	f04f 0203 	mov.w	r2, #3
    2f0c:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    2f0e:	68fb      	ldr	r3, [r7, #12]
    2f10:	f04f 0203 	mov.w	r2, #3
    2f14:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2f18:	7afb      	ldrb	r3, [r7, #11]
    2f1a:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2f1e:	68fb      	ldr	r3, [r7, #12]
    2f20:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    2f22:	68fb      	ldr	r3, [r7, #12]
    2f24:	f04f 0200 	mov.w	r2, #0
    2f28:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    2f2a:	68fb      	ldr	r3, [r7, #12]
    2f2c:	687a      	ldr	r2, [r7, #4]
    2f2e:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    2f30:	887a      	ldrh	r2, [r7, #2]
    2f32:	68fb      	ldr	r3, [r7, #12]
    2f34:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    2f36:	68fb      	ldr	r3, [r7, #12]
    2f38:	f04f 0200 	mov.w	r2, #0
    2f3c:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    2f3e:	68fb      	ldr	r3, [r7, #12]
    2f40:	6a3a      	ldr	r2, [r7, #32]
    2f42:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    2f44:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    2f46:	68fb      	ldr	r3, [r7, #12]
    2f48:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    2f4a:	68fb      	ldr	r3, [r7, #12]
    2f4c:	f04f 0200 	mov.w	r2, #0
    2f50:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2f52:	68fb      	ldr	r3, [r7, #12]
    2f54:	f04f 0201 	mov.w	r2, #1
    2f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    2f5c:	68fb      	ldr	r3, [r7, #12]
    2f5e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    2f62:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2f64:	68fb      	ldr	r3, [r7, #12]
    2f66:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2f6a:	b2db      	uxtb	r3, r3
    2f6c:	2b01      	cmp	r3, #1
    2f6e:	d105      	bne.n	2f7c <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    2f70:	68fb      	ldr	r3, [r7, #12]
    2f72:	f04f 0201 	mov.w	r2, #1
    2f76:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2f7a:	e004      	b.n	2f86 <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2f7c:	68fb      	ldr	r3, [r7, #12]
    2f7e:	699b      	ldr	r3, [r3, #24]
    2f80:	f04f 0201 	mov.w	r2, #1
    2f84:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2f86:	68fb      	ldr	r3, [r7, #12]
    2f88:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2f8c:	2b01      	cmp	r3, #1
    2f8e:	d111      	bne.n	2fb4 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2f90:	68fb      	ldr	r3, [r7, #12]
    2f92:	699b      	ldr	r3, [r3, #24]
    2f94:	f04f 0200 	mov.w	r2, #0
    2f98:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    2f9a:	68fb      	ldr	r3, [r7, #12]
    2f9c:	695b      	ldr	r3, [r3, #20]
    2f9e:	791b      	ldrb	r3, [r3, #4]
    2fa0:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2fa2:	7cfb      	ldrb	r3, [r7, #19]
    2fa4:	b2db      	uxtb	r3, r3
    2fa6:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2fa8:	68fb      	ldr	r3, [r7, #12]
    2faa:	8a5b      	ldrh	r3, [r3, #18]
    2fac:	b21b      	sxth	r3, r3
    2fae:	4618      	mov	r0, r3
    2fb0:	f7ff fdac 	bl	2b0c <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    2fb4:	68fb      	ldr	r3, [r7, #12]
    2fb6:	8a5b      	ldrh	r3, [r3, #18]
    2fb8:	b21b      	sxth	r3, r3
    2fba:	4618      	mov	r0, r3
    2fbc:	f7ff fd6c 	bl	2a98 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    2fc0:	6978      	ldr	r0, [r7, #20]
    2fc2:	f000 ff7d 	bl	3ec0 <restore_interrupts>
    }
}
    2fc6:	f107 0718 	add.w	r7, r7, #24
    2fca:	46bd      	mov	sp, r7
    2fcc:	bd80      	pop	{r7, pc}
    2fce:	bf00      	nop

00002fd0 <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    2fd0:	b480      	push	{r7}
    2fd2:	b085      	sub	sp, #20
    2fd4:	af00      	add	r7, sp, #0
    2fd6:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2fd8:	687a      	ldr	r2, [r7, #4]
    2fda:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    2fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fe2:	429a      	cmp	r2, r3
    2fe4:	d007      	beq.n	2ff6 <MSS_I2C_get_status+0x26>
    2fe6:	687a      	ldr	r2, [r7, #4]
    2fe8:	f64a 2370 	movw	r3, #43632	; 0xaa70
    2fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ff0:	429a      	cmp	r2, r3
    2ff2:	d000      	beq.n	2ff6 <MSS_I2C_get_status+0x26>
    2ff4:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    2ff6:	687b      	ldr	r3, [r7, #4]
    2ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    2ffc:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    2ffe:	7bfb      	ldrb	r3, [r7, #15]
}
    3000:	4618      	mov	r0, r3
    3002:	f107 0714 	add.w	r7, r7, #20
    3006:	46bd      	mov	sp, r7
    3008:	bc80      	pop	{r7}
    300a:	4770      	bx	lr

0000300c <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    300c:	b480      	push	{r7}
    300e:	b085      	sub	sp, #20
    3010:	af00      	add	r7, sp, #0
    3012:	6078      	str	r0, [r7, #4]
    3014:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3016:	687a      	ldr	r2, [r7, #4]
    3018:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    301c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3020:	429a      	cmp	r2, r3
    3022:	d007      	beq.n	3034 <MSS_I2C_wait_complete+0x28>
    3024:	687a      	ldr	r2, [r7, #4]
    3026:	f64a 2370 	movw	r3, #43632	; 0xaa70
    302a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    302e:	429a      	cmp	r2, r3
    3030:	d000      	beq.n	3034 <MSS_I2C_wait_complete+0x28>
    3032:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    3034:	687b      	ldr	r3, [r7, #4]
    3036:	683a      	ldr	r2, [r7, #0]
    3038:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    303a:	687b      	ldr	r3, [r7, #4]
    303c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3040:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    3042:	7bfb      	ldrb	r3, [r7, #15]
    3044:	2b01      	cmp	r3, #1
    3046:	d0f8      	beq.n	303a <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    3048:	7bfb      	ldrb	r3, [r7, #15]
}
    304a:	4618      	mov	r0, r3
    304c:	f107 0714 	add.w	r7, r7, #20
    3050:	46bd      	mov	sp, r7
    3052:	bc80      	pop	{r7}
    3054:	4770      	bx	lr
    3056:	bf00      	nop

00003058 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    3058:	b480      	push	{r7}
    305a:	b083      	sub	sp, #12
    305c:	af00      	add	r7, sp, #0
    305e:	6078      	str	r0, [r7, #4]
    3060:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    3062:	687b      	ldr	r3, [r7, #4]
    3064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3066:	2b00      	cmp	r3, #0
    3068:	d01e      	beq.n	30a8 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    306a:	687b      	ldr	r3, [r7, #4]
    306c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    306e:	683b      	ldr	r3, [r7, #0]
    3070:	429a      	cmp	r2, r3
    3072:	d907      	bls.n	3084 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    3074:	687b      	ldr	r3, [r7, #4]
    3076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3078:	683b      	ldr	r3, [r7, #0]
    307a:	ebc3 0202 	rsb	r2, r3, r2
    307e:	687b      	ldr	r3, [r7, #4]
    3080:	641a      	str	r2, [r3, #64]	; 0x40
    3082:	e011      	b.n	30a8 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    3084:	687b      	ldr	r3, [r7, #4]
    3086:	f04f 0203 	mov.w	r2, #3
    308a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    308e:	687b      	ldr	r3, [r7, #4]
    3090:	f04f 0200 	mov.w	r2, #0
    3094:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    3096:	687b      	ldr	r3, [r7, #4]
    3098:	f04f 0200 	mov.w	r2, #0
    309c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    30a0:	687b      	ldr	r3, [r7, #4]
    30a2:	f04f 0200 	mov.w	r2, #0
    30a6:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    30a8:	f107 070c 	add.w	r7, r7, #12
    30ac:	46bd      	mov	sp, r7
    30ae:	bc80      	pop	{r7}
    30b0:	4770      	bx	lr
    30b2:	bf00      	nop

000030b4 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    30b4:	b580      	push	{r7, lr}
    30b6:	b086      	sub	sp, #24
    30b8:	af00      	add	r7, sp, #0
    30ba:	60f8      	str	r0, [r7, #12]
    30bc:	60b9      	str	r1, [r7, #8]
    30be:	4613      	mov	r3, r2
    30c0:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    30c2:	68fa      	ldr	r2, [r7, #12]
    30c4:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    30c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30cc:	429a      	cmp	r2, r3
    30ce:	d007      	beq.n	30e0 <MSS_I2C_set_slave_tx_buffer+0x2c>
    30d0:	68fa      	ldr	r2, [r7, #12]
    30d2:	f64a 2370 	movw	r3, #43632	; 0xaa70
    30d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30da:	429a      	cmp	r2, r3
    30dc:	d000      	beq.n	30e0 <MSS_I2C_set_slave_tx_buffer+0x2c>
    30de:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    30e0:	f000 fedc 	bl	3e9c <disable_interrupts>
    30e4:	4603      	mov	r3, r0
    30e6:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    30e8:	68fb      	ldr	r3, [r7, #12]
    30ea:	68ba      	ldr	r2, [r7, #8]
    30ec:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    30ee:	88fa      	ldrh	r2, [r7, #6]
    30f0:	68fb      	ldr	r3, [r7, #12]
    30f2:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    30f4:	68fb      	ldr	r3, [r7, #12]
    30f6:	f04f 0200 	mov.w	r2, #0
    30fa:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    30fc:	6978      	ldr	r0, [r7, #20]
    30fe:	f000 fedf 	bl	3ec0 <restore_interrupts>
}
    3102:	f107 0718 	add.w	r7, r7, #24
    3106:	46bd      	mov	sp, r7
    3108:	bd80      	pop	{r7, pc}
    310a:	bf00      	nop

0000310c <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    310c:	b580      	push	{r7, lr}
    310e:	b086      	sub	sp, #24
    3110:	af00      	add	r7, sp, #0
    3112:	60f8      	str	r0, [r7, #12]
    3114:	60b9      	str	r1, [r7, #8]
    3116:	4613      	mov	r3, r2
    3118:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    311a:	68fa      	ldr	r2, [r7, #12]
    311c:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    3120:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3124:	429a      	cmp	r2, r3
    3126:	d007      	beq.n	3138 <MSS_I2C_set_slave_rx_buffer+0x2c>
    3128:	68fa      	ldr	r2, [r7, #12]
    312a:	f64a 2370 	movw	r3, #43632	; 0xaa70
    312e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3132:	429a      	cmp	r2, r3
    3134:	d000      	beq.n	3138 <MSS_I2C_set_slave_rx_buffer+0x2c>
    3136:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3138:	f000 feb0 	bl	3e9c <disable_interrupts>
    313c:	4603      	mov	r3, r0
    313e:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    3140:	68fb      	ldr	r3, [r7, #12]
    3142:	68ba      	ldr	r2, [r7, #8]
    3144:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    3146:	88fa      	ldrh	r2, [r7, #6]
    3148:	68fb      	ldr	r3, [r7, #12]
    314a:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    314c:	68fb      	ldr	r3, [r7, #12]
    314e:	f04f 0200 	mov.w	r2, #0
    3152:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    3154:	6978      	ldr	r0, [r7, #20]
    3156:	f000 feb3 	bl	3ec0 <restore_interrupts>
}
    315a:	f107 0718 	add.w	r7, r7, #24
    315e:	46bd      	mov	sp, r7
    3160:	bd80      	pop	{r7, pc}
    3162:	bf00      	nop

00003164 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    3164:	b480      	push	{r7}
    3166:	b083      	sub	sp, #12
    3168:	af00      	add	r7, sp, #0
    316a:	6078      	str	r0, [r7, #4]
    316c:	460b      	mov	r3, r1
    316e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3170:	687a      	ldr	r2, [r7, #4]
    3172:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    3176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    317a:	429a      	cmp	r2, r3
    317c:	d007      	beq.n	318e <MSS_I2C_set_slave_mem_offset_length+0x2a>
    317e:	687a      	ldr	r2, [r7, #4]
    3180:	f64a 2370 	movw	r3, #43632	; 0xaa70
    3184:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3188:	429a      	cmp	r2, r3
    318a:	d000      	beq.n	318e <MSS_I2C_set_slave_mem_offset_length+0x2a>
    318c:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    318e:	78fb      	ldrb	r3, [r7, #3]
    3190:	2b02      	cmp	r3, #2
    3192:	d900      	bls.n	3196 <MSS_I2C_set_slave_mem_offset_length+0x32>
    3194:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    3196:	78fb      	ldrb	r3, [r7, #3]
    3198:	2b02      	cmp	r3, #2
    319a:	d904      	bls.n	31a6 <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    319c:	687b      	ldr	r3, [r7, #4]
    319e:	f04f 0202 	mov.w	r2, #2
    31a2:	661a      	str	r2, [r3, #96]	; 0x60
    31a4:	e002      	b.n	31ac <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    31a6:	78fa      	ldrb	r2, [r7, #3]
    31a8:	687b      	ldr	r3, [r7, #4]
    31aa:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    31ac:	f107 070c 	add.w	r7, r7, #12
    31b0:	46bd      	mov	sp, r7
    31b2:	bc80      	pop	{r7}
    31b4:	4770      	bx	lr
    31b6:	bf00      	nop

000031b8 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    31b8:	b480      	push	{r7}
    31ba:	b083      	sub	sp, #12
    31bc:	af00      	add	r7, sp, #0
    31be:	6078      	str	r0, [r7, #4]
    31c0:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    31c2:	687a      	ldr	r2, [r7, #4]
    31c4:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    31c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31cc:	429a      	cmp	r2, r3
    31ce:	d007      	beq.n	31e0 <MSS_I2C_register_write_handler+0x28>
    31d0:	687a      	ldr	r2, [r7, #4]
    31d2:	f64a 2370 	movw	r3, #43632	; 0xaa70
    31d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31da:	429a      	cmp	r2, r3
    31dc:	d000      	beq.n	31e0 <MSS_I2C_register_write_handler+0x28>
    31de:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    31e0:	687b      	ldr	r3, [r7, #4]
    31e2:	683a      	ldr	r2, [r7, #0]
    31e4:	665a      	str	r2, [r3, #100]	; 0x64
}
    31e6:	f107 070c 	add.w	r7, r7, #12
    31ea:	46bd      	mov	sp, r7
    31ec:	bc80      	pop	{r7}
    31ee:	4770      	bx	lr

000031f0 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    31f0:	b580      	push	{r7, lr}
    31f2:	b084      	sub	sp, #16
    31f4:	af00      	add	r7, sp, #0
    31f6:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    31f8:	687a      	ldr	r2, [r7, #4]
    31fa:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    31fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3202:	429a      	cmp	r2, r3
    3204:	d007      	beq.n	3216 <MSS_I2C_enable_slave+0x26>
    3206:	687a      	ldr	r2, [r7, #4]
    3208:	f64a 2370 	movw	r3, #43632	; 0xaa70
    320c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3210:	429a      	cmp	r2, r3
    3212:	d000      	beq.n	3216 <MSS_I2C_enable_slave+0x26>
    3214:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3216:	f000 fe41 	bl	3e9c <disable_interrupts>
    321a:	4603      	mov	r3, r0
    321c:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    321e:	687b      	ldr	r3, [r7, #4]
    3220:	699b      	ldr	r3, [r3, #24]
    3222:	f04f 0201 	mov.w	r2, #1
    3226:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    3228:	687b      	ldr	r3, [r7, #4]
    322a:	f04f 0201 	mov.w	r2, #1
    322e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    3232:	68f8      	ldr	r0, [r7, #12]
    3234:	f000 fe44 	bl	3ec0 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    3238:	687b      	ldr	r3, [r7, #4]
    323a:	8a5b      	ldrh	r3, [r3, #18]
    323c:	b21b      	sxth	r3, r3
    323e:	4618      	mov	r0, r3
    3240:	f7ff fc2a 	bl	2a98 <NVIC_EnableIRQ>
}
    3244:	f107 0710 	add.w	r7, r7, #16
    3248:	46bd      	mov	sp, r7
    324a:	bd80      	pop	{r7, pc}

0000324c <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    324c:	b580      	push	{r7, lr}
    324e:	b084      	sub	sp, #16
    3250:	af00      	add	r7, sp, #0
    3252:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3254:	687a      	ldr	r2, [r7, #4]
    3256:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    325a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    325e:	429a      	cmp	r2, r3
    3260:	d007      	beq.n	3272 <MSS_I2C_disable_slave+0x26>
    3262:	687a      	ldr	r2, [r7, #4]
    3264:	f64a 2370 	movw	r3, #43632	; 0xaa70
    3268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    326c:	429a      	cmp	r2, r3
    326e:	d000      	beq.n	3272 <MSS_I2C_disable_slave+0x26>
    3270:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3272:	f000 fe13 	bl	3e9c <disable_interrupts>
    3276:	4603      	mov	r3, r0
    3278:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    327a:	687b      	ldr	r3, [r7, #4]
    327c:	699b      	ldr	r3, [r3, #24]
    327e:	f04f 0200 	mov.w	r2, #0
    3282:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    3284:	687b      	ldr	r3, [r7, #4]
    3286:	f04f 0200 	mov.w	r2, #0
    328a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    328e:	68f8      	ldr	r0, [r7, #12]
    3290:	f000 fe16 	bl	3ec0 <restore_interrupts>
}
    3294:	f107 0710 	add.w	r7, r7, #16
    3298:	46bd      	mov	sp, r7
    329a:	bd80      	pop	{r7, pc}

0000329c <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    329c:	b480      	push	{r7}
    329e:	b083      	sub	sp, #12
    32a0:	af00      	add	r7, sp, #0
    32a2:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    32a4:	687b      	ldr	r3, [r7, #4]
    32a6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    32aa:	2b00      	cmp	r3, #0
    32ac:	d004      	beq.n	32b8 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    32ae:	687b      	ldr	r3, [r7, #4]
    32b0:	699b      	ldr	r3, [r3, #24]
    32b2:	f04f 0201 	mov.w	r2, #1
    32b6:	609a      	str	r2, [r3, #8]
    }
}
    32b8:	f107 070c 	add.w	r7, r7, #12
    32bc:	46bd      	mov	sp, r7
    32be:	bc80      	pop	{r7}
    32c0:	4770      	bx	lr
    32c2:	bf00      	nop

000032c4 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    32c4:	b580      	push	{r7, lr}
    32c6:	b084      	sub	sp, #16
    32c8:	af00      	add	r7, sp, #0
    32ca:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    32cc:	f04f 0301 	mov.w	r3, #1
    32d0:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    32d2:	687a      	ldr	r2, [r7, #4]
    32d4:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    32d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32dc:	429a      	cmp	r2, r3
    32de:	d007      	beq.n	32f0 <mss_i2c_isr+0x2c>
    32e0:	687a      	ldr	r2, [r7, #4]
    32e2:	f64a 2370 	movw	r3, #43632	; 0xaa70
    32e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32ea:	429a      	cmp	r2, r3
    32ec:	d000      	beq.n	32f0 <mss_i2c_isr+0x2c>
    32ee:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    32f0:	687b      	ldr	r3, [r7, #4]
    32f2:	695b      	ldr	r3, [r3, #20]
    32f4:	791b      	ldrb	r3, [r3, #4]
    32f6:	72fb      	strb	r3, [r7, #11]

    switch( status )
    32f8:	7afb      	ldrb	r3, [r7, #11]
    32fa:	b2db      	uxtb	r3, r3
    32fc:	f1a3 0308 	sub.w	r3, r3, #8
    3300:	2bd0      	cmp	r3, #208	; 0xd0
    3302:	f200 841c 	bhi.w	3b3e <mss_i2c_isr+0x87a>
    3306:	a201      	add	r2, pc, #4	; (adr r2, 330c <mss_i2c_isr+0x48>)
    3308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    330c:	00003651 	.word	0x00003651
    3310:	00003b3f 	.word	0x00003b3f
    3314:	00003b3f 	.word	0x00003b3f
    3318:	00003b3f 	.word	0x00003b3f
    331c:	00003b3f 	.word	0x00003b3f
    3320:	00003b3f 	.word	0x00003b3f
    3324:	00003b3f 	.word	0x00003b3f
    3328:	00003b3f 	.word	0x00003b3f
    332c:	00003651 	.word	0x00003651
    3330:	00003b3f 	.word	0x00003b3f
    3334:	00003b3f 	.word	0x00003b3f
    3338:	00003b3f 	.word	0x00003b3f
    333c:	00003b3f 	.word	0x00003b3f
    3340:	00003b3f 	.word	0x00003b3f
    3344:	00003b3f 	.word	0x00003b3f
    3348:	00003b3f 	.word	0x00003b3f
    334c:	000036f5 	.word	0x000036f5
    3350:	00003b3f 	.word	0x00003b3f
    3354:	00003b3f 	.word	0x00003b3f
    3358:	00003b3f 	.word	0x00003b3f
    335c:	00003b3f 	.word	0x00003b3f
    3360:	00003b3f 	.word	0x00003b3f
    3364:	00003b3f 	.word	0x00003b3f
    3368:	00003b3f 	.word	0x00003b3f
    336c:	000036d1 	.word	0x000036d1
    3370:	00003b3f 	.word	0x00003b3f
    3374:	00003b3f 	.word	0x00003b3f
    3378:	00003b3f 	.word	0x00003b3f
    337c:	00003b3f 	.word	0x00003b3f
    3380:	00003b3f 	.word	0x00003b3f
    3384:	00003b3f 	.word	0x00003b3f
    3388:	00003b3f 	.word	0x00003b3f
    338c:	000036f5 	.word	0x000036f5
    3390:	00003b3f 	.word	0x00003b3f
    3394:	00003b3f 	.word	0x00003b3f
    3398:	00003b3f 	.word	0x00003b3f
    339c:	00003b3f 	.word	0x00003b3f
    33a0:	00003b3f 	.word	0x00003b3f
    33a4:	00003b3f 	.word	0x00003b3f
    33a8:	00003b3f 	.word	0x00003b3f
    33ac:	00003789 	.word	0x00003789
    33b0:	00003b3f 	.word	0x00003b3f
    33b4:	00003b3f 	.word	0x00003b3f
    33b8:	00003b3f 	.word	0x00003b3f
    33bc:	00003b3f 	.word	0x00003b3f
    33c0:	00003b3f 	.word	0x00003b3f
    33c4:	00003b3f 	.word	0x00003b3f
    33c8:	00003b3f 	.word	0x00003b3f
    33cc:	000036c5 	.word	0x000036c5
    33d0:	00003b3f 	.word	0x00003b3f
    33d4:	00003b3f 	.word	0x00003b3f
    33d8:	00003b3f 	.word	0x00003b3f
    33dc:	00003b3f 	.word	0x00003b3f
    33e0:	00003b3f 	.word	0x00003b3f
    33e4:	00003b3f 	.word	0x00003b3f
    33e8:	00003b3f 	.word	0x00003b3f
    33ec:	000037ad 	.word	0x000037ad
    33f0:	00003b3f 	.word	0x00003b3f
    33f4:	00003b3f 	.word	0x00003b3f
    33f8:	00003b3f 	.word	0x00003b3f
    33fc:	00003b3f 	.word	0x00003b3f
    3400:	00003b3f 	.word	0x00003b3f
    3404:	00003b3f 	.word	0x00003b3f
    3408:	00003b3f 	.word	0x00003b3f
    340c:	000037fd 	.word	0x000037fd
    3410:	00003b3f 	.word	0x00003b3f
    3414:	00003b3f 	.word	0x00003b3f
    3418:	00003b3f 	.word	0x00003b3f
    341c:	00003b3f 	.word	0x00003b3f
    3420:	00003b3f 	.word	0x00003b3f
    3424:	00003b3f 	.word	0x00003b3f
    3428:	00003b3f 	.word	0x00003b3f
    342c:	00003821 	.word	0x00003821
    3430:	00003b3f 	.word	0x00003b3f
    3434:	00003b3f 	.word	0x00003b3f
    3438:	00003b3f 	.word	0x00003b3f
    343c:	00003b3f 	.word	0x00003b3f
    3440:	00003b3f 	.word	0x00003b3f
    3444:	00003b3f 	.word	0x00003b3f
    3448:	00003b3f 	.word	0x00003b3f
    344c:	0000385b 	.word	0x0000385b
    3450:	00003b3f 	.word	0x00003b3f
    3454:	00003b3f 	.word	0x00003b3f
    3458:	00003b3f 	.word	0x00003b3f
    345c:	00003b3f 	.word	0x00003b3f
    3460:	00003b3f 	.word	0x00003b3f
    3464:	00003b3f 	.word	0x00003b3f
    3468:	00003b3f 	.word	0x00003b3f
    346c:	000038fd 	.word	0x000038fd
    3470:	00003b3f 	.word	0x00003b3f
    3474:	00003b3f 	.word	0x00003b3f
    3478:	00003b3f 	.word	0x00003b3f
    347c:	00003b3f 	.word	0x00003b3f
    3480:	00003b3f 	.word	0x00003b3f
    3484:	00003b3f 	.word	0x00003b3f
    3488:	00003b3f 	.word	0x00003b3f
    348c:	000038f3 	.word	0x000038f3
    3490:	00003b3f 	.word	0x00003b3f
    3494:	00003b3f 	.word	0x00003b3f
    3498:	00003b3f 	.word	0x00003b3f
    349c:	00003b3f 	.word	0x00003b3f
    34a0:	00003b3f 	.word	0x00003b3f
    34a4:	00003b3f 	.word	0x00003b3f
    34a8:	00003b3f 	.word	0x00003b3f
    34ac:	000038fd 	.word	0x000038fd
    34b0:	00003b3f 	.word	0x00003b3f
    34b4:	00003b3f 	.word	0x00003b3f
    34b8:	00003b3f 	.word	0x00003b3f
    34bc:	00003b3f 	.word	0x00003b3f
    34c0:	00003b3f 	.word	0x00003b3f
    34c4:	00003b3f 	.word	0x00003b3f
    34c8:	00003b3f 	.word	0x00003b3f
    34cc:	000038f3 	.word	0x000038f3
    34d0:	00003b3f 	.word	0x00003b3f
    34d4:	00003b3f 	.word	0x00003b3f
    34d8:	00003b3f 	.word	0x00003b3f
    34dc:	00003b3f 	.word	0x00003b3f
    34e0:	00003b3f 	.word	0x00003b3f
    34e4:	00003b3f 	.word	0x00003b3f
    34e8:	00003b3f 	.word	0x00003b3f
    34ec:	0000393f 	.word	0x0000393f
    34f0:	00003b3f 	.word	0x00003b3f
    34f4:	00003b3f 	.word	0x00003b3f
    34f8:	00003b3f 	.word	0x00003b3f
    34fc:	00003b3f 	.word	0x00003b3f
    3500:	00003b3f 	.word	0x00003b3f
    3504:	00003b3f 	.word	0x00003b3f
    3508:	00003b3f 	.word	0x00003b3f
    350c:	000038bf 	.word	0x000038bf
    3510:	00003b3f 	.word	0x00003b3f
    3514:	00003b3f 	.word	0x00003b3f
    3518:	00003b3f 	.word	0x00003b3f
    351c:	00003b3f 	.word	0x00003b3f
    3520:	00003b3f 	.word	0x00003b3f
    3524:	00003b3f 	.word	0x00003b3f
    3528:	00003b3f 	.word	0x00003b3f
    352c:	0000393f 	.word	0x0000393f
    3530:	00003b3f 	.word	0x00003b3f
    3534:	00003b3f 	.word	0x00003b3f
    3538:	00003b3f 	.word	0x00003b3f
    353c:	00003b3f 	.word	0x00003b3f
    3540:	00003b3f 	.word	0x00003b3f
    3544:	00003b3f 	.word	0x00003b3f
    3548:	00003b3f 	.word	0x00003b3f
    354c:	000038bf 	.word	0x000038bf
    3550:	00003b3f 	.word	0x00003b3f
    3554:	00003b3f 	.word	0x00003b3f
    3558:	00003b3f 	.word	0x00003b3f
    355c:	00003b3f 	.word	0x00003b3f
    3560:	00003b3f 	.word	0x00003b3f
    3564:	00003b3f 	.word	0x00003b3f
    3568:	00003b3f 	.word	0x00003b3f
    356c:	0000399b 	.word	0x0000399b
    3570:	00003b3f 	.word	0x00003b3f
    3574:	00003b3f 	.word	0x00003b3f
    3578:	00003b3f 	.word	0x00003b3f
    357c:	00003b3f 	.word	0x00003b3f
    3580:	00003b3f 	.word	0x00003b3f
    3584:	00003b3f 	.word	0x00003b3f
    3588:	00003b3f 	.word	0x00003b3f
    358c:	00003a73 	.word	0x00003a73
    3590:	00003b3f 	.word	0x00003b3f
    3594:	00003b3f 	.word	0x00003b3f
    3598:	00003b3f 	.word	0x00003b3f
    359c:	00003b3f 	.word	0x00003b3f
    35a0:	00003b3f 	.word	0x00003b3f
    35a4:	00003b3f 	.word	0x00003b3f
    35a8:	00003b3f 	.word	0x00003b3f
    35ac:	00003a73 	.word	0x00003a73
    35b0:	00003b3f 	.word	0x00003b3f
    35b4:	00003b3f 	.word	0x00003b3f
    35b8:	00003b3f 	.word	0x00003b3f
    35bc:	00003b3f 	.word	0x00003b3f
    35c0:	00003b3f 	.word	0x00003b3f
    35c4:	00003b3f 	.word	0x00003b3f
    35c8:	00003b3f 	.word	0x00003b3f
    35cc:	00003a73 	.word	0x00003a73
    35d0:	00003b3f 	.word	0x00003b3f
    35d4:	00003b3f 	.word	0x00003b3f
    35d8:	00003b3f 	.word	0x00003b3f
    35dc:	00003b3f 	.word	0x00003b3f
    35e0:	00003b3f 	.word	0x00003b3f
    35e4:	00003b3f 	.word	0x00003b3f
    35e8:	00003b3f 	.word	0x00003b3f
    35ec:	00003b05 	.word	0x00003b05
    35f0:	00003b3f 	.word	0x00003b3f
    35f4:	00003b3f 	.word	0x00003b3f
    35f8:	00003b3f 	.word	0x00003b3f
    35fc:	00003b3f 	.word	0x00003b3f
    3600:	00003b3f 	.word	0x00003b3f
    3604:	00003b3f 	.word	0x00003b3f
    3608:	00003b3f 	.word	0x00003b3f
    360c:	00003b05 	.word	0x00003b05
    3610:	00003b3f 	.word	0x00003b3f
    3614:	00003b3f 	.word	0x00003b3f
    3618:	00003b3f 	.word	0x00003b3f
    361c:	00003b3f 	.word	0x00003b3f
    3620:	00003b3f 	.word	0x00003b3f
    3624:	00003b3f 	.word	0x00003b3f
    3628:	00003b3f 	.word	0x00003b3f
    362c:	00003b3f 	.word	0x00003b3f
    3630:	00003b3f 	.word	0x00003b3f
    3634:	00003b3f 	.word	0x00003b3f
    3638:	00003b3f 	.word	0x00003b3f
    363c:	00003b3f 	.word	0x00003b3f
    3640:	00003b3f 	.word	0x00003b3f
    3644:	00003b3f 	.word	0x00003b3f
    3648:	00003b3f 	.word	0x00003b3f
    364c:	00003a45 	.word	0x00003a45
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    3650:	687b      	ldr	r3, [r7, #4]
    3652:	699b      	ldr	r3, [r3, #24]
    3654:	f04f 0200 	mov.w	r2, #0
    3658:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    365a:	687b      	ldr	r3, [r7, #4]
    365c:	695b      	ldr	r3, [r3, #20]
    365e:	687a      	ldr	r2, [r7, #4]
    3660:	6852      	ldr	r2, [r2, #4]
    3662:	b2d2      	uxtb	r2, r2
    3664:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3666:	687b      	ldr	r3, [r7, #4]
    3668:	699b      	ldr	r3, [r3, #24]
    366a:	687a      	ldr	r2, [r7, #4]
    366c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    366e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    3672:	687b      	ldr	r3, [r7, #4]
    3674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3676:	2b00      	cmp	r3, #0
    3678:	d104      	bne.n	3684 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    367a:	687b      	ldr	r3, [r7, #4]
    367c:	f04f 0200 	mov.w	r2, #0
    3680:	629a      	str	r2, [r3, #40]	; 0x28
    3682:	e007      	b.n	3694 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    3684:	687b      	ldr	r3, [r7, #4]
    3686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3688:	2b01      	cmp	r3, #1
    368a:	d103      	bne.n	3694 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    368c:	687b      	ldr	r3, [r7, #4]
    368e:	f04f 0200 	mov.w	r2, #0
    3692:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3694:	687b      	ldr	r3, [r7, #4]
    3696:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    369a:	2b00      	cmp	r3, #0
    369c:	d004      	beq.n	36a8 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    369e:	687b      	ldr	r3, [r7, #4]
    36a0:	f04f 0200 	mov.w	r2, #0
    36a4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    36a8:	687b      	ldr	r3, [r7, #4]
    36aa:	7a1a      	ldrb	r2, [r3, #8]
    36ac:	687b      	ldr	r3, [r7, #4]
    36ae:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    36b2:	429a      	cmp	r2, r3
    36b4:	f000 8267 	beq.w	3b86 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    36b8:	687b      	ldr	r3, [r7, #4]
    36ba:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    36be:	687b      	ldr	r3, [r7, #4]
    36c0:	721a      	strb	r2, [r3, #8]
            }
            break;
    36c2:	e269      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    36c4:	687b      	ldr	r3, [r7, #4]
    36c6:	699b      	ldr	r3, [r3, #24]
    36c8:	f04f 0201 	mov.w	r2, #1
    36cc:	615a      	str	r2, [r3, #20]
            break;
    36ce:	e263      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    36d0:	687b      	ldr	r3, [r7, #4]
    36d2:	699b      	ldr	r3, [r3, #24]
    36d4:	f04f 0201 	mov.w	r2, #1
    36d8:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    36da:	687b      	ldr	r3, [r7, #4]
    36dc:	f04f 0202 	mov.w	r2, #2
    36e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    36e4:	687b      	ldr	r3, [r7, #4]
    36e6:	f04f 0200 	mov.w	r2, #0
    36ea:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    36ec:	6878      	ldr	r0, [r7, #4]
    36ee:	f7ff fdd5 	bl	329c <enable_slave_if_required>
            break;
    36f2:	e251      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    36f4:	687b      	ldr	r3, [r7, #4]
    36f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    36f8:	687b      	ldr	r3, [r7, #4]
    36fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    36fc:	429a      	cmp	r2, r3
    36fe:	d20d      	bcs.n	371c <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    3700:	687b      	ldr	r3, [r7, #4]
    3702:	695a      	ldr	r2, [r3, #20]
    3704:	687b      	ldr	r3, [r7, #4]
    3706:	6a19      	ldr	r1, [r3, #32]
    3708:	687b      	ldr	r3, [r7, #4]
    370a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    370c:	4419      	add	r1, r3
    370e:	7809      	ldrb	r1, [r1, #0]
    3710:	7211      	strb	r1, [r2, #8]
    3712:	f103 0201 	add.w	r2, r3, #1
    3716:	687b      	ldr	r3, [r7, #4]
    3718:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    371a:	e23d      	b.n	3b98 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    371c:	687b      	ldr	r3, [r7, #4]
    371e:	7a1b      	ldrb	r3, [r3, #8]
    3720:	2b03      	cmp	r3, #3
    3722:	d109      	bne.n	3738 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3724:	687b      	ldr	r3, [r7, #4]
    3726:	f04f 0201 	mov.w	r2, #1
    372a:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    372c:	687b      	ldr	r3, [r7, #4]
    372e:	699b      	ldr	r3, [r3, #24]
    3730:	f04f 0201 	mov.w	r2, #1
    3734:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3736:	e22f      	b.n	3b98 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    3738:	687b      	ldr	r3, [r7, #4]
    373a:	f04f 0200 	mov.w	r2, #0
    373e:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    3740:	687b      	ldr	r3, [r7, #4]
    3742:	7c1b      	ldrb	r3, [r3, #16]
    3744:	f003 0301 	and.w	r3, r3, #1
    3748:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    374a:	687b      	ldr	r3, [r7, #4]
    374c:	7b7a      	ldrb	r2, [r7, #13]
    374e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    3752:	7b7b      	ldrb	r3, [r7, #13]
    3754:	2b00      	cmp	r3, #0
    3756:	d108      	bne.n	376a <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3758:	687b      	ldr	r3, [r7, #4]
    375a:	699b      	ldr	r3, [r3, #24]
    375c:	f04f 0201 	mov.w	r2, #1
    3760:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    3762:	6878      	ldr	r0, [r7, #4]
    3764:	f7ff fd9a 	bl	329c <enable_slave_if_required>
    3768:	e008      	b.n	377c <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    376a:	687b      	ldr	r3, [r7, #4]
    376c:	8a5b      	ldrh	r3, [r3, #18]
    376e:	b21b      	sxth	r3, r3
    3770:	4618      	mov	r0, r3
    3772:	f7ff f9ad 	bl	2ad0 <NVIC_DisableIRQ>
                    clear_irq = 0u;
    3776:	f04f 0300 	mov.w	r3, #0
    377a:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    377c:	687b      	ldr	r3, [r7, #4]
    377e:	f04f 0200 	mov.w	r2, #0
    3782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    3786:	e207      	b.n	3b98 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3788:	687b      	ldr	r3, [r7, #4]
    378a:	699b      	ldr	r3, [r3, #24]
    378c:	f04f 0201 	mov.w	r2, #1
    3790:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3792:	687b      	ldr	r3, [r7, #4]
    3794:	f04f 0202 	mov.w	r2, #2
    3798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    379c:	687b      	ldr	r3, [r7, #4]
    379e:	f04f 0200 	mov.w	r2, #0
    37a2:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    37a4:	6878      	ldr	r0, [r7, #4]
    37a6:	f7ff fd79 	bl	329c <enable_slave_if_required>

            break;
    37aa:	e1f5      	b.n	3b98 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    37ac:	687b      	ldr	r3, [r7, #4]
    37ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    37b0:	2b01      	cmp	r3, #1
    37b2:	d905      	bls.n	37c0 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    37b4:	687b      	ldr	r3, [r7, #4]
    37b6:	699b      	ldr	r3, [r3, #24]
    37b8:	f04f 0201 	mov.w	r2, #1
    37bc:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    37be:	e1eb      	b.n	3b98 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    37c0:	687b      	ldr	r3, [r7, #4]
    37c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    37c4:	2b01      	cmp	r3, #1
    37c6:	d105      	bne.n	37d4 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    37c8:	687b      	ldr	r3, [r7, #4]
    37ca:	699b      	ldr	r3, [r3, #24]
    37cc:	f04f 0200 	mov.w	r2, #0
    37d0:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    37d2:	e1e1      	b.n	3b98 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    37d4:	687b      	ldr	r3, [r7, #4]
    37d6:	699b      	ldr	r3, [r3, #24]
    37d8:	f04f 0201 	mov.w	r2, #1
    37dc:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    37de:	687b      	ldr	r3, [r7, #4]
    37e0:	699b      	ldr	r3, [r3, #24]
    37e2:	f04f 0201 	mov.w	r2, #1
    37e6:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    37e8:	687b      	ldr	r3, [r7, #4]
    37ea:	f04f 0200 	mov.w	r2, #0
    37ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    37f2:	687b      	ldr	r3, [r7, #4]
    37f4:	f04f 0200 	mov.w	r2, #0
    37f8:	721a      	strb	r2, [r3, #8]
            }
            break;
    37fa:	e1cd      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    37fc:	687b      	ldr	r3, [r7, #4]
    37fe:	699b      	ldr	r3, [r3, #24]
    3800:	f04f 0201 	mov.w	r2, #1
    3804:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3806:	687b      	ldr	r3, [r7, #4]
    3808:	f04f 0202 	mov.w	r2, #2
    380c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3810:	687b      	ldr	r3, [r7, #4]
    3812:	f04f 0200 	mov.w	r2, #0
    3816:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3818:	6878      	ldr	r0, [r7, #4]
    381a:	f7ff fd3f 	bl	329c <enable_slave_if_required>
            break;
    381e:	e1bb      	b.n	3b98 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    3820:	687b      	ldr	r3, [r7, #4]
    3822:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3824:	687b      	ldr	r3, [r7, #4]
    3826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3828:	441a      	add	r2, r3
    382a:	6879      	ldr	r1, [r7, #4]
    382c:	6949      	ldr	r1, [r1, #20]
    382e:	7a09      	ldrb	r1, [r1, #8]
    3830:	b2c9      	uxtb	r1, r1
    3832:	7011      	strb	r1, [r2, #0]
    3834:	f103 0201 	add.w	r2, r3, #1
    3838:	687b      	ldr	r3, [r7, #4]
    383a:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    383c:	687b      	ldr	r3, [r7, #4]
    383e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    3840:	687b      	ldr	r3, [r7, #4]
    3842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3844:	f103 33ff 	add.w	r3, r3, #4294967295
    3848:	429a      	cmp	r2, r3
    384a:	f0c0 819e 	bcc.w	3b8a <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    384e:	687b      	ldr	r3, [r7, #4]
    3850:	699b      	ldr	r3, [r3, #24]
    3852:	f04f 0200 	mov.w	r2, #0
    3856:	609a      	str	r2, [r3, #8]
            }
            break;
    3858:	e19e      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    385a:	687b      	ldr	r3, [r7, #4]
    385c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    385e:	687b      	ldr	r3, [r7, #4]
    3860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3862:	4413      	add	r3, r2
    3864:	687a      	ldr	r2, [r7, #4]
    3866:	6952      	ldr	r2, [r2, #20]
    3868:	7a12      	ldrb	r2, [r2, #8]
    386a:	b2d2      	uxtb	r2, r2
    386c:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    386e:	687b      	ldr	r3, [r7, #4]
    3870:	7c1b      	ldrb	r3, [r3, #16]
    3872:	f003 0301 	and.w	r3, r3, #1
    3876:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3878:	687b      	ldr	r3, [r7, #4]
    387a:	7b7a      	ldrb	r2, [r7, #13]
    387c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    3880:	7b7b      	ldrb	r3, [r7, #13]
    3882:	2b00      	cmp	r3, #0
    3884:	d108      	bne.n	3898 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3886:	687b      	ldr	r3, [r7, #4]
    3888:	699b      	ldr	r3, [r3, #24]
    388a:	f04f 0201 	mov.w	r2, #1
    388e:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    3890:	6878      	ldr	r0, [r7, #4]
    3892:	f7ff fd03 	bl	329c <enable_slave_if_required>
    3896:	e008      	b.n	38aa <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3898:	687b      	ldr	r3, [r7, #4]
    389a:	8a5b      	ldrh	r3, [r3, #18]
    389c:	b21b      	sxth	r3, r3
    389e:	4618      	mov	r0, r3
    38a0:	f7ff f916 	bl	2ad0 <NVIC_DisableIRQ>
                clear_irq = 0u;
    38a4:	f04f 0300 	mov.w	r3, #0
    38a8:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    38aa:	687b      	ldr	r3, [r7, #4]
    38ac:	f04f 0200 	mov.w	r2, #0
    38b0:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    38b2:	687b      	ldr	r3, [r7, #4]
    38b4:	f04f 0200 	mov.w	r2, #0
    38b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    38bc:	e16c      	b.n	3b98 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    38be:	687b      	ldr	r3, [r7, #4]
    38c0:	699b      	ldr	r3, [r3, #24]
    38c2:	f04f 0201 	mov.w	r2, #1
    38c6:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    38c8:	687b      	ldr	r3, [r7, #4]
    38ca:	f04f 0200 	mov.w	r2, #0
    38ce:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    38d0:	687b      	ldr	r3, [r7, #4]
    38d2:	f04f 0200 	mov.w	r2, #0
    38d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    38da:	687b      	ldr	r3, [r7, #4]
    38dc:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    38e0:	2b00      	cmp	r3, #0
    38e2:	f000 8154 	beq.w	3b8e <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    38e6:	687b      	ldr	r3, [r7, #4]
    38e8:	699b      	ldr	r3, [r3, #24]
    38ea:	f04f 0201 	mov.w	r2, #1
    38ee:	615a      	str	r2, [r3, #20]
            }
            break;
    38f0:	e152      	b.n	3b98 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    38f2:	687b      	ldr	r3, [r7, #4]
    38f4:	f04f 0201 	mov.w	r2, #1
    38f8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    38fc:	687b      	ldr	r3, [r7, #4]
    38fe:	f04f 0204 	mov.w	r2, #4
    3902:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3904:	687b      	ldr	r3, [r7, #4]
    3906:	f04f 0200 	mov.w	r2, #0
    390a:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    390c:	687b      	ldr	r3, [r7, #4]
    390e:	f04f 0200 	mov.w	r2, #0
    3912:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3914:	687b      	ldr	r3, [r7, #4]
    3916:	699b      	ldr	r3, [r3, #24]
    3918:	695b      	ldr	r3, [r3, #20]
    391a:	2b00      	cmp	r3, #0
    391c:	d009      	beq.n	3932 <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	699b      	ldr	r3, [r3, #24]
    3922:	f04f 0200 	mov.w	r2, #0
    3926:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    3928:	687b      	ldr	r3, [r7, #4]
    392a:	f04f 0201 	mov.w	r2, #1
    392e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3932:	687b      	ldr	r3, [r7, #4]
    3934:	f04f 0201 	mov.w	r2, #1
    3938:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    393c:	e12c      	b.n	3b98 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    393e:	687b      	ldr	r3, [r7, #4]
    3940:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    3942:	2b00      	cmp	r3, #0
    3944:	d01c      	beq.n	3980 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    3946:	687b      	ldr	r3, [r7, #4]
    3948:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    394a:	687b      	ldr	r3, [r7, #4]
    394c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    394e:	429a      	cmp	r2, r3
    3950:	d216      	bcs.n	3980 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    3952:	687b      	ldr	r3, [r7, #4]
    3954:	695b      	ldr	r3, [r3, #20]
    3956:	7a1b      	ldrb	r3, [r3, #8]
    3958:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    395a:	687b      	ldr	r3, [r7, #4]
    395c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    395e:	687b      	ldr	r3, [r7, #4]
    3960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    3962:	441a      	add	r2, r3
    3964:	7b39      	ldrb	r1, [r7, #12]
    3966:	7011      	strb	r1, [r2, #0]
    3968:	f103 0201 	add.w	r2, r3, #1
    396c:	687b      	ldr	r3, [r7, #4]
    396e:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3970:	687b      	ldr	r3, [r7, #4]
    3972:	68db      	ldr	r3, [r3, #12]
    3974:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3978:	7b3b      	ldrb	r3, [r7, #12]
    397a:	441a      	add	r2, r3
    397c:	687b      	ldr	r3, [r7, #4]
    397e:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3980:	687b      	ldr	r3, [r7, #4]
    3982:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3984:	687b      	ldr	r3, [r7, #4]
    3986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3988:	429a      	cmp	r2, r3
    398a:	f0c0 8102 	bcc.w	3b92 <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    398e:	687b      	ldr	r3, [r7, #4]
    3990:	699b      	ldr	r3, [r3, #24]
    3992:	f04f 0200 	mov.w	r2, #0
    3996:	609a      	str	r2, [r3, #8]
            }
            break;
    3998:	e0fe      	b.n	3b98 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    399a:	687b      	ldr	r3, [r7, #4]
    399c:	7a1b      	ldrb	r3, [r3, #8]
    399e:	2b04      	cmp	r3, #4
    39a0:	d135      	bne.n	3a0e <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    39a2:	687b      	ldr	r3, [r7, #4]
    39a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    39a6:	687b      	ldr	r3, [r7, #4]
    39a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    39aa:	429a      	cmp	r2, r3
    39ac:	d103      	bne.n	39b6 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    39ae:	687b      	ldr	r3, [r7, #4]
    39b0:	68da      	ldr	r2, [r3, #12]
    39b2:	687b      	ldr	r3, [r7, #4]
    39b4:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    39b6:	687b      	ldr	r3, [r7, #4]
    39b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    39ba:	2b00      	cmp	r3, #0
    39bc:	d021      	beq.n	3a02 <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    39be:	687b      	ldr	r3, [r7, #4]
    39c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    39c2:	687a      	ldr	r2, [r7, #4]
    39c4:	6d11      	ldr	r1, [r2, #80]	; 0x50
    39c6:	687a      	ldr	r2, [r7, #4]
    39c8:	6d92      	ldr	r2, [r2, #88]	; 0x58
    39ca:	b292      	uxth	r2, r2
    39cc:	6878      	ldr	r0, [r7, #4]
    39ce:	4798      	blx	r3
    39d0:	4603      	mov	r3, r0
    39d2:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    39d4:	7bfb      	ldrb	r3, [r7, #15]
    39d6:	2b00      	cmp	r3, #0
    39d8:	d108      	bne.n	39ec <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    39da:	6878      	ldr	r0, [r7, #4]
    39dc:	f7ff fc5e 	bl	329c <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    39e0:	687b      	ldr	r3, [r7, #4]
    39e2:	699b      	ldr	r3, [r3, #24]
    39e4:	f04f 0201 	mov.w	r2, #1
    39e8:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    39ea:	e017      	b.n	3a1c <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    39ec:	687b      	ldr	r3, [r7, #4]
    39ee:	699b      	ldr	r3, [r3, #24]
    39f0:	f04f 0200 	mov.w	r2, #0
    39f4:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    39f6:	687b      	ldr	r3, [r7, #4]
    39f8:	f04f 0200 	mov.w	r2, #0
    39fc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3a00:	e00c      	b.n	3a1c <mss_i2c_isr+0x758>
    3a02:	687b      	ldr	r3, [r7, #4]
    3a04:	699b      	ldr	r3, [r3, #24]
    3a06:	f04f 0201 	mov.w	r2, #1
    3a0a:	609a      	str	r2, [r3, #8]
    3a0c:	e006      	b.n	3a1c <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3a0e:	687b      	ldr	r3, [r7, #4]
    3a10:	f04f 0200 	mov.w	r2, #0
    3a14:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3a16:	6878      	ldr	r0, [r7, #4]
    3a18:	f7ff fc40 	bl	329c <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3a1c:	687b      	ldr	r3, [r7, #4]
    3a1e:	f04f 0200 	mov.w	r2, #0
    3a22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3a26:	687b      	ldr	r3, [r7, #4]
    3a28:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3a2c:	2b00      	cmp	r3, #0
    3a2e:	d004      	beq.n	3a3a <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3a30:	687b      	ldr	r3, [r7, #4]
    3a32:	699b      	ldr	r3, [r3, #24]
    3a34:	f04f 0201 	mov.w	r2, #1
    3a38:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3a3a:	687b      	ldr	r3, [r7, #4]
    3a3c:	f04f 0200 	mov.w	r2, #0
    3a40:	721a      	strb	r2, [r3, #8]
            break;
    3a42:	e0a9      	b.n	3b98 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3a44:	687b      	ldr	r3, [r7, #4]
    3a46:	f04f 0200 	mov.w	r2, #0
    3a4a:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	f04f 0200 	mov.w	r2, #0
    3a52:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3a54:	687b      	ldr	r3, [r7, #4]
    3a56:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3a5a:	b2db      	uxtb	r3, r3
    3a5c:	2b01      	cmp	r3, #1
    3a5e:	d104      	bne.n	3a6a <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3a60:	687b      	ldr	r3, [r7, #4]
    3a62:	f04f 0202 	mov.w	r2, #2
    3a66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3a6a:	6878      	ldr	r0, [r7, #4]
    3a6c:	f7ff fc16 	bl	329c <enable_slave_if_required>

            break;
    3a70:	e092      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3a72:	7afb      	ldrb	r3, [r7, #11]
    3a74:	b2db      	uxtb	r3, r3
    3a76:	2ba8      	cmp	r3, #168	; 0xa8
    3a78:	d11b      	bne.n	3ab2 <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3a7a:	687b      	ldr	r3, [r7, #4]
    3a7c:	f04f 0205 	mov.w	r2, #5
    3a80:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    3a82:	687b      	ldr	r3, [r7, #4]
    3a84:	f04f 0200 	mov.w	r2, #0
    3a88:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3a8a:	687b      	ldr	r3, [r7, #4]
    3a8c:	f04f 0201 	mov.w	r2, #1
    3a90:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3a94:	687b      	ldr	r3, [r7, #4]
    3a96:	699b      	ldr	r3, [r3, #24]
    3a98:	695b      	ldr	r3, [r3, #20]
    3a9a:	2b00      	cmp	r3, #0
    3a9c:	d009      	beq.n	3ab2 <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3a9e:	687b      	ldr	r3, [r7, #4]
    3aa0:	699b      	ldr	r3, [r3, #24]
    3aa2:	f04f 0200 	mov.w	r2, #0
    3aa6:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3aa8:	687b      	ldr	r3, [r7, #4]
    3aaa:	f04f 0201 	mov.w	r2, #1
    3aae:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3ab2:	687b      	ldr	r3, [r7, #4]
    3ab4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3ab6:	687b      	ldr	r3, [r7, #4]
    3ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3aba:	429a      	cmp	r2, r3
    3abc:	d305      	bcc.n	3aca <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3abe:	687b      	ldr	r3, [r7, #4]
    3ac0:	695b      	ldr	r3, [r3, #20]
    3ac2:	f04f 32ff 	mov.w	r2, #4294967295
    3ac6:	721a      	strb	r2, [r3, #8]
    3ac8:	e00c      	b.n	3ae4 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3aca:	687b      	ldr	r3, [r7, #4]
    3acc:	695a      	ldr	r2, [r3, #20]
    3ace:	687b      	ldr	r3, [r7, #4]
    3ad0:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3ad2:	687b      	ldr	r3, [r7, #4]
    3ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3ad6:	4419      	add	r1, r3
    3ad8:	7809      	ldrb	r1, [r1, #0]
    3ada:	7211      	strb	r1, [r2, #8]
    3adc:	f103 0201 	add.w	r2, r3, #1
    3ae0:	687b      	ldr	r3, [r7, #4]
    3ae2:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3ae4:	687b      	ldr	r3, [r7, #4]
    3ae6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3ae8:	687b      	ldr	r3, [r7, #4]
    3aea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3aec:	429a      	cmp	r2, r3
    3aee:	d352      	bcc.n	3b96 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3af0:	687b      	ldr	r3, [r7, #4]
    3af2:	699b      	ldr	r3, [r3, #24]
    3af4:	f04f 0200 	mov.w	r2, #0
    3af8:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3afa:	687b      	ldr	r3, [r7, #4]
    3afc:	f04f 0200 	mov.w	r2, #0
    3b00:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3b02:	e049      	b.n	3b98 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3b04:	687b      	ldr	r3, [r7, #4]
    3b06:	f04f 0200 	mov.w	r2, #0
    3b0a:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3b0c:	687b      	ldr	r3, [r7, #4]
    3b0e:	699b      	ldr	r3, [r3, #24]
    3b10:	f04f 0201 	mov.w	r2, #1
    3b14:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3b16:	687b      	ldr	r3, [r7, #4]
    3b18:	f04f 0200 	mov.w	r2, #0
    3b1c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3b20:	687b      	ldr	r3, [r7, #4]
    3b22:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3b26:	2b00      	cmp	r3, #0
    3b28:	d004      	beq.n	3b34 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3b2a:	687b      	ldr	r3, [r7, #4]
    3b2c:	699b      	ldr	r3, [r3, #24]
    3b2e:	f04f 0201 	mov.w	r2, #1
    3b32:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3b34:	687b      	ldr	r3, [r7, #4]
    3b36:	f04f 0200 	mov.w	r2, #0
    3b3a:	721a      	strb	r2, [r3, #8]
            break;
    3b3c:	e02c      	b.n	3b98 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3b3e:	687b      	ldr	r3, [r7, #4]
    3b40:	699b      	ldr	r3, [r3, #24]
    3b42:	f04f 0200 	mov.w	r2, #0
    3b46:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3b48:	687b      	ldr	r3, [r7, #4]
    3b4a:	f04f 0200 	mov.w	r2, #0
    3b4e:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3b50:	687b      	ldr	r3, [r7, #4]
    3b52:	f04f 0200 	mov.w	r2, #0
    3b56:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3b58:	687b      	ldr	r3, [r7, #4]
    3b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3b5e:	b2db      	uxtb	r3, r3
    3b60:	2b01      	cmp	r3, #1
    3b62:	d104      	bne.n	3b6e <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3b64:	687b      	ldr	r3, [r7, #4]
    3b66:	f04f 0202 	mov.w	r2, #2
    3b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3b6e:	687b      	ldr	r3, [r7, #4]
    3b70:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3b74:	b2db      	uxtb	r3, r3
    3b76:	2b01      	cmp	r3, #1
    3b78:	d10e      	bne.n	3b98 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3b7a:	687b      	ldr	r3, [r7, #4]
    3b7c:	f04f 0202 	mov.w	r2, #2
    3b80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3b84:	e008      	b.n	3b98 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3b86:	bf00      	nop
    3b88:	e006      	b.n	3b98 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3b8a:	bf00      	nop
    3b8c:	e004      	b.n	3b98 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3b8e:	bf00      	nop
    3b90:	e002      	b.n	3b98 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3b92:	bf00      	nop
    3b94:	e000      	b.n	3b98 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3b96:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3b98:	7bbb      	ldrb	r3, [r7, #14]
    3b9a:	2b00      	cmp	r3, #0
    3b9c:	d004      	beq.n	3ba8 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3b9e:	687b      	ldr	r3, [r7, #4]
    3ba0:	699b      	ldr	r3, [r3, #24]
    3ba2:	f04f 0200 	mov.w	r2, #0
    3ba6:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3ba8:	687b      	ldr	r3, [r7, #4]
    3baa:	695b      	ldr	r3, [r3, #20]
    3bac:	791b      	ldrb	r3, [r3, #4]
    3bae:	72fb      	strb	r3, [r7, #11]
}
    3bb0:	f107 0710 	add.w	r7, r7, #16
    3bb4:	46bd      	mov	sp, r7
    3bb6:	bd80      	pop	{r7, pc}

00003bb8 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3bb8:	b480      	push	{r7}
    3bba:	b083      	sub	sp, #12
    3bbc:	af00      	add	r7, sp, #0
    3bbe:	6078      	str	r0, [r7, #4]
    3bc0:	460b      	mov	r3, r1
    3bc2:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3bc4:	687b      	ldr	r3, [r7, #4]
    3bc6:	695b      	ldr	r3, [r3, #20]
    3bc8:	78fa      	ldrb	r2, [r7, #3]
    3bca:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3bcc:	687b      	ldr	r3, [r7, #4]
    3bce:	695b      	ldr	r3, [r3, #20]
    3bd0:	f04f 0254 	mov.w	r2, #84	; 0x54
    3bd4:	741a      	strb	r2, [r3, #16]
}
    3bd6:	f107 070c 	add.w	r7, r7, #12
    3bda:	46bd      	mov	sp, r7
    3bdc:	bc80      	pop	{r7}
    3bde:	4770      	bx	lr

00003be0 <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3be0:	b580      	push	{r7, lr}
    3be2:	b082      	sub	sp, #8
    3be4:	af00      	add	r7, sp, #0
    3be6:	6078      	str	r0, [r7, #4]
    3be8:	460b      	mov	r3, r1
    3bea:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3bec:	687a      	ldr	r2, [r7, #4]
    3bee:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    3bf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bf6:	429a      	cmp	r2, r3
    3bf8:	d007      	beq.n	3c0a <MSS_I2C_enable_smbus_irq+0x2a>
    3bfa:	687a      	ldr	r2, [r7, #4]
    3bfc:	f64a 2370 	movw	r3, #43632	; 0xaa70
    3c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c04:	429a      	cmp	r2, r3
    3c06:	d000      	beq.n	3c0a <MSS_I2C_enable_smbus_irq+0x2a>
    3c08:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3c0a:	687a      	ldr	r2, [r7, #4]
    3c0c:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    3c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c14:	429a      	cmp	r2, r3
    3c16:	d127      	bne.n	3c68 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3c18:	78fb      	ldrb	r3, [r7, #3]
    3c1a:	f003 0301 	and.w	r3, r3, #1
    3c1e:	b2db      	uxtb	r3, r3
    3c20:	2b00      	cmp	r3, #0
    3c22:	d00d      	beq.n	3c40 <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3c24:	f04f 000f 	mov.w	r0, #15
    3c28:	f7fe ff70 	bl	2b0c <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3c2c:	687b      	ldr	r3, [r7, #4]
    3c2e:	69db      	ldr	r3, [r3, #28]
    3c30:	f04f 0201 	mov.w	r2, #1
    3c34:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    3c38:	f04f 000f 	mov.w	r0, #15
    3c3c:	f7fe ff2c 	bl	2a98 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3c40:	78fb      	ldrb	r3, [r7, #3]
    3c42:	f003 0302 	and.w	r3, r3, #2
    3c46:	2b00      	cmp	r3, #0
    3c48:	d036      	beq.n	3cb8 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    3c4a:	f04f 0010 	mov.w	r0, #16
    3c4e:	f7fe ff5d 	bl	2b0c <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3c52:	687b      	ldr	r3, [r7, #4]
    3c54:	69db      	ldr	r3, [r3, #28]
    3c56:	f04f 0201 	mov.w	r2, #1
    3c5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3c5e:	f04f 0010 	mov.w	r0, #16
    3c62:	f7fe ff19 	bl	2a98 <NVIC_EnableIRQ>
    3c66:	e028      	b.n	3cba <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3c68:	78fb      	ldrb	r3, [r7, #3]
    3c6a:	f003 0301 	and.w	r3, r3, #1
    3c6e:	b2db      	uxtb	r3, r3
    3c70:	2b00      	cmp	r3, #0
    3c72:	d00d      	beq.n	3c90 <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    3c74:	f04f 0012 	mov.w	r0, #18
    3c78:	f7fe ff48 	bl	2b0c <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3c7c:	687b      	ldr	r3, [r7, #4]
    3c7e:	69db      	ldr	r3, [r3, #28]
    3c80:	f04f 0201 	mov.w	r2, #1
    3c84:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    3c88:	f04f 0012 	mov.w	r0, #18
    3c8c:	f7fe ff04 	bl	2a98 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3c90:	78fb      	ldrb	r3, [r7, #3]
    3c92:	f003 0302 	and.w	r3, r3, #2
    3c96:	2b00      	cmp	r3, #0
    3c98:	d00f      	beq.n	3cba <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    3c9a:	f04f 0013 	mov.w	r0, #19
    3c9e:	f7fe ff35 	bl	2b0c <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3ca2:	687b      	ldr	r3, [r7, #4]
    3ca4:	69db      	ldr	r3, [r3, #28]
    3ca6:	f04f 0201 	mov.w	r2, #1
    3caa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    3cae:	f04f 0013 	mov.w	r0, #19
    3cb2:	f7fe fef1 	bl	2a98 <NVIC_EnableIRQ>
    3cb6:	e000      	b.n	3cba <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3cb8:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3cba:	f107 0708 	add.w	r7, r7, #8
    3cbe:	46bd      	mov	sp, r7
    3cc0:	bd80      	pop	{r7, pc}
    3cc2:	bf00      	nop

00003cc4 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3cc4:	b580      	push	{r7, lr}
    3cc6:	b082      	sub	sp, #8
    3cc8:	af00      	add	r7, sp, #0
    3cca:	6078      	str	r0, [r7, #4]
    3ccc:	460b      	mov	r3, r1
    3cce:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3cd0:	687a      	ldr	r2, [r7, #4]
    3cd2:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    3cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cda:	429a      	cmp	r2, r3
    3cdc:	d007      	beq.n	3cee <MSS_I2C_disable_smbus_irq+0x2a>
    3cde:	687a      	ldr	r2, [r7, #4]
    3ce0:	f64a 2370 	movw	r3, #43632	; 0xaa70
    3ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ce8:	429a      	cmp	r2, r3
    3cea:	d000      	beq.n	3cee <MSS_I2C_disable_smbus_irq+0x2a>
    3cec:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3cee:	687a      	ldr	r2, [r7, #4]
    3cf0:	f64a 13fc 	movw	r3, #43516	; 0xa9fc
    3cf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cf8:	429a      	cmp	r2, r3
    3cfa:	d11f      	bne.n	3d3c <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3cfc:	78fb      	ldrb	r3, [r7, #3]
    3cfe:	f003 0301 	and.w	r3, r3, #1
    3d02:	b2db      	uxtb	r3, r3
    3d04:	2b00      	cmp	r3, #0
    3d06:	d009      	beq.n	3d1c <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3d08:	687b      	ldr	r3, [r7, #4]
    3d0a:	69db      	ldr	r3, [r3, #28]
    3d0c:	f04f 0200 	mov.w	r2, #0
    3d10:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    3d14:	f04f 000f 	mov.w	r0, #15
    3d18:	f7fe feda 	bl	2ad0 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3d1c:	78fb      	ldrb	r3, [r7, #3]
    3d1e:	f003 0302 	and.w	r3, r3, #2
    3d22:	2b00      	cmp	r3, #0
    3d24:	d02a      	beq.n	3d7c <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	69db      	ldr	r3, [r3, #28]
    3d2a:	f04f 0200 	mov.w	r2, #0
    3d2e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3d32:	f04f 0010 	mov.w	r0, #16
    3d36:	f7fe fecb 	bl	2ad0 <NVIC_DisableIRQ>
    3d3a:	e020      	b.n	3d7e <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3d3c:	78fb      	ldrb	r3, [r7, #3]
    3d3e:	f003 0301 	and.w	r3, r3, #1
    3d42:	b2db      	uxtb	r3, r3
    3d44:	2b00      	cmp	r3, #0
    3d46:	d009      	beq.n	3d5c <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3d48:	687b      	ldr	r3, [r7, #4]
    3d4a:	69db      	ldr	r3, [r3, #28]
    3d4c:	f04f 0200 	mov.w	r2, #0
    3d50:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    3d54:	f04f 0012 	mov.w	r0, #18
    3d58:	f7fe feba 	bl	2ad0 <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3d5c:	78fb      	ldrb	r3, [r7, #3]
    3d5e:	f003 0302 	and.w	r3, r3, #2
    3d62:	2b00      	cmp	r3, #0
    3d64:	d00b      	beq.n	3d7e <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3d66:	687b      	ldr	r3, [r7, #4]
    3d68:	69db      	ldr	r3, [r3, #28]
    3d6a:	f04f 0200 	mov.w	r2, #0
    3d6e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    3d72:	f04f 0013 	mov.w	r0, #19
    3d76:	f7fe feab 	bl	2ad0 <NVIC_DisableIRQ>
    3d7a:	e000      	b.n	3d7e <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3d7c:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3d7e:	f107 0708 	add.w	r7, r7, #8
    3d82:	46bd      	mov	sp, r7
    3d84:	bd80      	pop	{r7, pc}
    3d86:	bf00      	nop

00003d88 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3d88:	b480      	push	{r7}
    3d8a:	b083      	sub	sp, #12
    3d8c:	af00      	add	r7, sp, #0
    3d8e:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3d90:	687b      	ldr	r3, [r7, #4]
    3d92:	69db      	ldr	r3, [r3, #28]
    3d94:	f04f 0200 	mov.w	r2, #0
    3d98:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3d9c:	f107 070c 	add.w	r7, r7, #12
    3da0:	46bd      	mov	sp, r7
    3da2:	bc80      	pop	{r7}
    3da4:	4770      	bx	lr
    3da6:	bf00      	nop

00003da8 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3da8:	b480      	push	{r7}
    3daa:	b083      	sub	sp, #12
    3dac:	af00      	add	r7, sp, #0
    3dae:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3db0:	687b      	ldr	r3, [r7, #4]
    3db2:	69db      	ldr	r3, [r3, #28]
    3db4:	f04f 0201 	mov.w	r2, #1
    3db8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3dbc:	f107 070c 	add.w	r7, r7, #12
    3dc0:	46bd      	mov	sp, r7
    3dc2:	bc80      	pop	{r7}
    3dc4:	4770      	bx	lr
    3dc6:	bf00      	nop

00003dc8 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    3dc8:	b480      	push	{r7}
    3dca:	b083      	sub	sp, #12
    3dcc:	af00      	add	r7, sp, #0
    3dce:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3dd0:	687b      	ldr	r3, [r7, #4]
    3dd2:	69db      	ldr	r3, [r3, #28]
    3dd4:	f04f 0201 	mov.w	r2, #1
    3dd8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    3ddc:	f107 070c 	add.w	r7, r7, #12
    3de0:	46bd      	mov	sp, r7
    3de2:	bc80      	pop	{r7}
    3de4:	4770      	bx	lr
    3de6:	bf00      	nop

00003de8 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3de8:	b480      	push	{r7}
    3dea:	b083      	sub	sp, #12
    3dec:	af00      	add	r7, sp, #0
    3dee:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    3df0:	687b      	ldr	r3, [r7, #4]
    3df2:	69db      	ldr	r3, [r3, #28]
    3df4:	f04f 0200 	mov.w	r2, #0
    3df8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3dfc:	f107 070c 	add.w	r7, r7, #12
    3e00:	46bd      	mov	sp, r7
    3e02:	bc80      	pop	{r7}
    3e04:	4770      	bx	lr
    3e06:	bf00      	nop

00003e08 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    3e08:	b480      	push	{r7}
    3e0a:	b083      	sub	sp, #12
    3e0c:	af00      	add	r7, sp, #0
    3e0e:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    3e10:	687b      	ldr	r3, [r7, #4]
    3e12:	69db      	ldr	r3, [r3, #28]
    3e14:	f04f 0201 	mov.w	r2, #1
    3e18:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3e1c:	f107 070c 	add.w	r7, r7, #12
    3e20:	46bd      	mov	sp, r7
    3e22:	bc80      	pop	{r7}
    3e24:	4770      	bx	lr
    3e26:	bf00      	nop

00003e28 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3e28:	b480      	push	{r7}
    3e2a:	b083      	sub	sp, #12
    3e2c:	af00      	add	r7, sp, #0
    3e2e:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    3e30:	687b      	ldr	r3, [r7, #4]
    3e32:	699b      	ldr	r3, [r3, #24]
    3e34:	f04f 0201 	mov.w	r2, #1
    3e38:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3e3c:	f107 070c 	add.w	r7, r7, #12
    3e40:	46bd      	mov	sp, r7
    3e42:	bc80      	pop	{r7}
    3e44:	4770      	bx	lr
    3e46:	bf00      	nop

00003e48 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    3e48:	b480      	push	{r7}
    3e4a:	b083      	sub	sp, #12
    3e4c:	af00      	add	r7, sp, #0
    3e4e:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    3e50:	687b      	ldr	r3, [r7, #4]
    3e52:	699b      	ldr	r3, [r3, #24]
    3e54:	f04f 0200 	mov.w	r2, #0
    3e58:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3e5c:	f107 070c 	add.w	r7, r7, #12
    3e60:	46bd      	mov	sp, r7
    3e62:	bc80      	pop	{r7}
    3e64:	4770      	bx	lr
    3e66:	bf00      	nop

00003e68 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    3e68:	b480      	push	{r7}
    3e6a:	b083      	sub	sp, #12
    3e6c:	af00      	add	r7, sp, #0
    3e6e:	6078      	str	r0, [r7, #4]
    3e70:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    3e72:	687b      	ldr	r3, [r7, #4]
    3e74:	683a      	ldr	r2, [r7, #0]
    3e76:	66da      	str	r2, [r3, #108]	; 0x6c
}
    3e78:	f107 070c 	add.w	r7, r7, #12
    3e7c:	46bd      	mov	sp, r7
    3e7e:	bc80      	pop	{r7}
    3e80:	4770      	bx	lr
    3e82:	bf00      	nop

00003e84 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    3e84:	b480      	push	{r7}
    3e86:	b083      	sub	sp, #12
    3e88:	af00      	add	r7, sp, #0
    3e8a:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    3e8c:	687b      	ldr	r3, [r7, #4]
    3e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    3e90:	4618      	mov	r0, r3
    3e92:	f107 070c 	add.w	r7, r7, #12
    3e96:	46bd      	mov	sp, r7
    3e98:	bc80      	pop	{r7}
    3e9a:	4770      	bx	lr

00003e9c <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3e9c:	b580      	push	{r7, lr}
    3e9e:	b082      	sub	sp, #8
    3ea0:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    3ea2:	f006 f80f 	bl	9ec4 <__get_PRIMASK>
    3ea6:	4603      	mov	r3, r0
    3ea8:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    3eaa:	f04f 0001 	mov.w	r0, #1
    3eae:	f006 f819 	bl	9ee4 <__set_PRIMASK>
    return primask;
    3eb2:	687b      	ldr	r3, [r7, #4]
}
    3eb4:	4618      	mov	r0, r3
    3eb6:	f107 0708 	add.w	r7, r7, #8
    3eba:	46bd      	mov	sp, r7
    3ebc:	bd80      	pop	{r7, pc}
    3ebe:	bf00      	nop

00003ec0 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3ec0:	b580      	push	{r7, lr}
    3ec2:	b082      	sub	sp, #8
    3ec4:	af00      	add	r7, sp, #0
    3ec6:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    3ec8:	6878      	ldr	r0, [r7, #4]
    3eca:	f006 f80b 	bl	9ee4 <__set_PRIMASK>
}
    3ece:	f107 0708 	add.w	r7, r7, #8
    3ed2:	46bd      	mov	sp, r7
    3ed4:	bd80      	pop	{r7, pc}
    3ed6:	bf00      	nop

00003ed8 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3ed8:	4668      	mov	r0, sp
    3eda:	f020 0107 	bic.w	r1, r0, #7
    3ede:	468d      	mov	sp, r1
    3ee0:	b589      	push	{r0, r3, r7, lr}
    3ee2:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    3ee4:	f64a 10fc 	movw	r0, #43516	; 0xa9fc
    3ee8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3eec:	f7ff f9ea 	bl	32c4 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    3ef0:	f04f 000e 	mov.w	r0, #14
    3ef4:	f7fe fe0a 	bl	2b0c <NVIC_ClearPendingIRQ>
}
    3ef8:	46bd      	mov	sp, r7
    3efa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3efe:	4685      	mov	sp, r0
    3f00:	4770      	bx	lr
    3f02:	bf00      	nop

00003f04 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3f04:	4668      	mov	r0, sp
    3f06:	f020 0107 	bic.w	r1, r0, #7
    3f0a:	468d      	mov	sp, r1
    3f0c:	b589      	push	{r0, r3, r7, lr}
    3f0e:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    3f10:	f64a 2070 	movw	r0, #43632	; 0xaa70
    3f14:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f18:	f7ff f9d4 	bl	32c4 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    3f1c:	f04f 0011 	mov.w	r0, #17
    3f20:	f7fe fdf4 	bl	2b0c <NVIC_ClearPendingIRQ>
}
    3f24:	46bd      	mov	sp, r7
    3f26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f2a:	4685      	mov	sp, r0
    3f2c:	4770      	bx	lr
    3f2e:	bf00      	nop

00003f30 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    3f30:	b480      	push	{r7}
    3f32:	b083      	sub	sp, #12
    3f34:	af00      	add	r7, sp, #0
    3f36:	4603      	mov	r3, r0
    3f38:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3f3a:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3f46:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3f4a:	88f9      	ldrh	r1, [r7, #6]
    3f4c:	f001 011f 	and.w	r1, r1, #31
    3f50:	f04f 0001 	mov.w	r0, #1
    3f54:	fa00 f101 	lsl.w	r1, r0, r1
    3f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3f5c:	f107 070c 	add.w	r7, r7, #12
    3f60:	46bd      	mov	sp, r7
    3f62:	bc80      	pop	{r7}
    3f64:	4770      	bx	lr
    3f66:	bf00      	nop

00003f68 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3f68:	b480      	push	{r7}
    3f6a:	b083      	sub	sp, #12
    3f6c:	af00      	add	r7, sp, #0
    3f6e:	4603      	mov	r3, r0
    3f70:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3f72:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f76:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3f7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3f82:	88f9      	ldrh	r1, [r7, #6]
    3f84:	f001 011f 	and.w	r1, r1, #31
    3f88:	f04f 0001 	mov.w	r0, #1
    3f8c:	fa00 f101 	lsl.w	r1, r0, r1
    3f90:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3f98:	f107 070c 	add.w	r7, r7, #12
    3f9c:	46bd      	mov	sp, r7
    3f9e:	bc80      	pop	{r7}
    3fa0:	4770      	bx	lr
    3fa2:	bf00      	nop

00003fa4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    3fa4:	b580      	push	{r7, lr}
    3fa6:	b082      	sub	sp, #8
    3fa8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    3faa:	f242 0300 	movw	r3, #8192	; 0x2000
    3fae:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3fb2:	f242 0200 	movw	r2, #8192	; 0x2000
    3fb6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3fba:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3fbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3fc0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3fc2:	f04f 0300 	mov.w	r3, #0
    3fc6:	607b      	str	r3, [r7, #4]
    3fc8:	e00e      	b.n	3fe8 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    3fca:	687a      	ldr	r2, [r7, #4]
    3fcc:	f64a 6370 	movw	r3, #44656	; 0xae70
    3fd0:	f2c0 0301 	movt	r3, #1
    3fd4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3fd8:	b21b      	sxth	r3, r3
    3fda:	4618      	mov	r0, r3
    3fdc:	f7ff ffc4 	bl	3f68 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3fe0:	687b      	ldr	r3, [r7, #4]
    3fe2:	f103 0301 	add.w	r3, r3, #1
    3fe6:	607b      	str	r3, [r7, #4]
    3fe8:	687b      	ldr	r3, [r7, #4]
    3fea:	2b1f      	cmp	r3, #31
    3fec:	d9ed      	bls.n	3fca <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    3fee:	f242 0300 	movw	r3, #8192	; 0x2000
    3ff2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3ff6:	f242 0200 	movw	r2, #8192	; 0x2000
    3ffa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    3ffe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4000:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    4004:	631a      	str	r2, [r3, #48]	; 0x30
}
    4006:	f107 0708 	add.w	r7, r7, #8
    400a:	46bd      	mov	sp, r7
    400c:	bd80      	pop	{r7, pc}
    400e:	bf00      	nop

00004010 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    4010:	b480      	push	{r7}
    4012:	b085      	sub	sp, #20
    4014:	af00      	add	r7, sp, #0
    4016:	4603      	mov	r3, r0
    4018:	6039      	str	r1, [r7, #0]
    401a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    401c:	79fb      	ldrb	r3, [r7, #7]
    401e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4020:	68fb      	ldr	r3, [r7, #12]
    4022:	2b1f      	cmp	r3, #31
    4024:	d900      	bls.n	4028 <MSS_GPIO_config+0x18>
    4026:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    4028:	68fb      	ldr	r3, [r7, #12]
    402a:	2b1f      	cmp	r3, #31
    402c:	d808      	bhi.n	4040 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    402e:	68fa      	ldr	r2, [r7, #12]
    4030:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    4034:	f2c0 0301 	movt	r3, #1
    4038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    403c:	683a      	ldr	r2, [r7, #0]
    403e:	601a      	str	r2, [r3, #0]
    }
}
    4040:	f107 0714 	add.w	r7, r7, #20
    4044:	46bd      	mov	sp, r7
    4046:	bc80      	pop	{r7}
    4048:	4770      	bx	lr
    404a:	bf00      	nop

0000404c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    404c:	b480      	push	{r7}
    404e:	b085      	sub	sp, #20
    4050:	af00      	add	r7, sp, #0
    4052:	4602      	mov	r2, r0
    4054:	460b      	mov	r3, r1
    4056:	71fa      	strb	r2, [r7, #7]
    4058:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    405a:	79fb      	ldrb	r3, [r7, #7]
    405c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    405e:	68fb      	ldr	r3, [r7, #12]
    4060:	2b1f      	cmp	r3, #31
    4062:	d900      	bls.n	4066 <MSS_GPIO_set_output+0x1a>
    4064:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4066:	68fb      	ldr	r3, [r7, #12]
    4068:	2b1f      	cmp	r3, #31
    406a:	d809      	bhi.n	4080 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    406c:	f240 0300 	movw	r3, #0
    4070:	f2c4 2326 	movt	r3, #16934	; 0x4226
    4074:	68fa      	ldr	r2, [r7, #12]
    4076:	79b9      	ldrb	r1, [r7, #6]
    4078:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    407c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    4080:	f107 0714 	add.w	r7, r7, #20
    4084:	46bd      	mov	sp, r7
    4086:	bc80      	pop	{r7}
    4088:	4770      	bx	lr
    408a:	bf00      	nop

0000408c <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    408c:	b480      	push	{r7}
    408e:	b087      	sub	sp, #28
    4090:	af00      	add	r7, sp, #0
    4092:	4602      	mov	r2, r0
    4094:	460b      	mov	r3, r1
    4096:	71fa      	strb	r2, [r7, #7]
    4098:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    409a:	79fb      	ldrb	r3, [r7, #7]
    409c:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    409e:	697b      	ldr	r3, [r7, #20]
    40a0:	2b1f      	cmp	r3, #31
    40a2:	d900      	bls.n	40a6 <MSS_GPIO_drive_inout+0x1a>
    40a4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    40a6:	697b      	ldr	r3, [r7, #20]
    40a8:	2b1f      	cmp	r3, #31
    40aa:	d87d      	bhi.n	41a8 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    40ac:	79bb      	ldrb	r3, [r7, #6]
    40ae:	2b01      	cmp	r3, #1
    40b0:	d004      	beq.n	40bc <MSS_GPIO_drive_inout+0x30>
    40b2:	2b02      	cmp	r3, #2
    40b4:	d060      	beq.n	4178 <MSS_GPIO_drive_inout+0xec>
    40b6:	2b00      	cmp	r3, #0
    40b8:	d02e      	beq.n	4118 <MSS_GPIO_drive_inout+0x8c>
    40ba:	e074      	b.n	41a6 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    40bc:	f243 0300 	movw	r3, #12288	; 0x3000
    40c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    40c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    40c8:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    40ca:	697b      	ldr	r3, [r7, #20]
    40cc:	f04f 0201 	mov.w	r2, #1
    40d0:	fa02 f303 	lsl.w	r3, r2, r3
    40d4:	68fa      	ldr	r2, [r7, #12]
    40d6:	ea42 0303 	orr.w	r3, r2, r3
    40da:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    40dc:	f243 0300 	movw	r3, #12288	; 0x3000
    40e0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    40e4:	68fa      	ldr	r2, [r7, #12]
    40e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    40ea:	697a      	ldr	r2, [r7, #20]
    40ec:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    40f0:	f2c0 0301 	movt	r3, #1
    40f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    40f8:	681b      	ldr	r3, [r3, #0]
    40fa:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    40fc:	693b      	ldr	r3, [r7, #16]
    40fe:	f043 0304 	orr.w	r3, r3, #4
    4102:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4104:	697a      	ldr	r2, [r7, #20]
    4106:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    410a:	f2c0 0301 	movt	r3, #1
    410e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4112:	693a      	ldr	r2, [r7, #16]
    4114:	601a      	str	r2, [r3, #0]
            break;
    4116:	e047      	b.n	41a8 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    4118:	f243 0300 	movw	r3, #12288	; 0x3000
    411c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4124:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    4126:	697b      	ldr	r3, [r7, #20]
    4128:	f04f 0201 	mov.w	r2, #1
    412c:	fa02 f303 	lsl.w	r3, r2, r3
    4130:	ea6f 0303 	mvn.w	r3, r3
    4134:	68fa      	ldr	r2, [r7, #12]
    4136:	ea02 0303 	and.w	r3, r2, r3
    413a:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    413c:	f243 0300 	movw	r3, #12288	; 0x3000
    4140:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4144:	68fa      	ldr	r2, [r7, #12]
    4146:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    414a:	697a      	ldr	r2, [r7, #20]
    414c:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    4150:	f2c0 0301 	movt	r3, #1
    4154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4158:	681b      	ldr	r3, [r3, #0]
    415a:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    415c:	693b      	ldr	r3, [r7, #16]
    415e:	f043 0304 	orr.w	r3, r3, #4
    4162:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4164:	697a      	ldr	r2, [r7, #20]
    4166:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    416a:	f2c0 0301 	movt	r3, #1
    416e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4172:	693a      	ldr	r2, [r7, #16]
    4174:	601a      	str	r2, [r3, #0]
            break;
    4176:	e017      	b.n	41a8 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4178:	697a      	ldr	r2, [r7, #20]
    417a:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    417e:	f2c0 0301 	movt	r3, #1
    4182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4186:	681b      	ldr	r3, [r3, #0]
    4188:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    418a:	693b      	ldr	r3, [r7, #16]
    418c:	f023 0304 	bic.w	r3, r3, #4
    4190:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4192:	697a      	ldr	r2, [r7, #20]
    4194:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    4198:	f2c0 0301 	movt	r3, #1
    419c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    41a0:	693a      	ldr	r2, [r7, #16]
    41a2:	601a      	str	r2, [r3, #0]
            break;
    41a4:	e000      	b.n	41a8 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    41a6:	be00      	bkpt	0x0000
            break;
        }
    }
}
    41a8:	f107 071c 	add.w	r7, r7, #28
    41ac:	46bd      	mov	sp, r7
    41ae:	bc80      	pop	{r7}
    41b0:	4770      	bx	lr
    41b2:	bf00      	nop

000041b4 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    41b4:	b580      	push	{r7, lr}
    41b6:	b084      	sub	sp, #16
    41b8:	af00      	add	r7, sp, #0
    41ba:	4603      	mov	r3, r0
    41bc:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    41be:	79fb      	ldrb	r3, [r7, #7]
    41c0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    41c2:	68fb      	ldr	r3, [r7, #12]
    41c4:	2b1f      	cmp	r3, #31
    41c6:	d900      	bls.n	41ca <MSS_GPIO_enable_irq+0x16>
    41c8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    41ca:	68fb      	ldr	r3, [r7, #12]
    41cc:	2b1f      	cmp	r3, #31
    41ce:	d81e      	bhi.n	420e <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    41d0:	68fa      	ldr	r2, [r7, #12]
    41d2:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    41d6:	f2c0 0301 	movt	r3, #1
    41da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    41de:	681b      	ldr	r3, [r3, #0]
    41e0:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    41e2:	68fa      	ldr	r2, [r7, #12]
    41e4:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    41e8:	f2c0 0301 	movt	r3, #1
    41ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    41f0:	68ba      	ldr	r2, [r7, #8]
    41f2:	f042 0208 	orr.w	r2, r2, #8
    41f6:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    41f8:	68fa      	ldr	r2, [r7, #12]
    41fa:	f64a 6370 	movw	r3, #44656	; 0xae70
    41fe:	f2c0 0301 	movt	r3, #1
    4202:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4206:	b21b      	sxth	r3, r3
    4208:	4618      	mov	r0, r3
    420a:	f7ff fe91 	bl	3f30 <NVIC_EnableIRQ>
    }
}
    420e:	f107 0710 	add.w	r7, r7, #16
    4212:	46bd      	mov	sp, r7
    4214:	bd80      	pop	{r7, pc}
    4216:	bf00      	nop

00004218 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    4218:	b480      	push	{r7}
    421a:	b085      	sub	sp, #20
    421c:	af00      	add	r7, sp, #0
    421e:	4603      	mov	r3, r0
    4220:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    4222:	79fb      	ldrb	r3, [r7, #7]
    4224:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4226:	68fb      	ldr	r3, [r7, #12]
    4228:	2b1f      	cmp	r3, #31
    422a:	d900      	bls.n	422e <MSS_GPIO_disable_irq+0x16>
    422c:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    422e:	68fb      	ldr	r3, [r7, #12]
    4230:	2b1f      	cmp	r3, #31
    4232:	d813      	bhi.n	425c <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4234:	68fa      	ldr	r2, [r7, #12]
    4236:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    423a:	f2c0 0301 	movt	r3, #1
    423e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4242:	681b      	ldr	r3, [r3, #0]
    4244:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    4246:	68fa      	ldr	r2, [r7, #12]
    4248:	f64a 53f0 	movw	r3, #44528	; 0xadf0
    424c:	f2c0 0301 	movt	r3, #1
    4250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4254:	68ba      	ldr	r2, [r7, #8]
    4256:	f022 0208 	bic.w	r2, r2, #8
    425a:	601a      	str	r2, [r3, #0]
    }
}
    425c:	f107 0714 	add.w	r7, r7, #20
    4260:	46bd      	mov	sp, r7
    4262:	bc80      	pop	{r7}
    4264:	4770      	bx	lr
    4266:	bf00      	nop

00004268 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4268:	b580      	push	{r7, lr}
    426a:	b084      	sub	sp, #16
    426c:	af00      	add	r7, sp, #0
    426e:	4603      	mov	r3, r0
    4270:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    4272:	79fb      	ldrb	r3, [r7, #7]
    4274:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4276:	68fb      	ldr	r3, [r7, #12]
    4278:	2b1f      	cmp	r3, #31
    427a:	d900      	bls.n	427e <MSS_GPIO_clear_irq+0x16>
    427c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    427e:	68fb      	ldr	r3, [r7, #12]
    4280:	2b1f      	cmp	r3, #31
    4282:	d815      	bhi.n	42b0 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    4284:	f243 0300 	movw	r3, #12288	; 0x3000
    4288:	f2c4 0301 	movt	r3, #16385	; 0x4001
    428c:	68fa      	ldr	r2, [r7, #12]
    428e:	f04f 0101 	mov.w	r1, #1
    4292:	fa01 f202 	lsl.w	r2, r1, r2
    4296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    429a:	68fa      	ldr	r2, [r7, #12]
    429c:	f64a 6370 	movw	r3, #44656	; 0xae70
    42a0:	f2c0 0301 	movt	r3, #1
    42a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    42a8:	b21b      	sxth	r3, r3
    42aa:	4618      	mov	r0, r3
    42ac:	f7ff fe5c 	bl	3f68 <NVIC_ClearPendingIRQ>
    }
}
    42b0:	f107 0710 	add.w	r7, r7, #16
    42b4:	46bd      	mov	sp, r7
    42b6:	bd80      	pop	{r7, pc}

000042b8 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    42b8:	b480      	push	{r7}
    42ba:	b087      	sub	sp, #28
    42bc:	af00      	add	r7, sp, #0
    42be:	60f8      	str	r0, [r7, #12]
    42c0:	60b9      	str	r1, [r7, #8]
    42c2:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    42c4:	f04f 0300 	mov.w	r3, #0
    42c8:	617b      	str	r3, [r7, #20]
    42ca:	e019      	b.n	4300 <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    42cc:	68ba      	ldr	r2, [r7, #8]
    42ce:	697b      	ldr	r3, [r7, #20]
    42d0:	4413      	add	r3, r2
    42d2:	781b      	ldrb	r3, [r3, #0]
    42d4:	461a      	mov	r2, r3
    42d6:	68fb      	ldr	r3, [r7, #12]
    42d8:	ea82 0303 	eor.w	r3, r2, r3
    42dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    42e0:	f64a 63b0 	movw	r3, #44720	; 0xaeb0
    42e4:	f2c0 0301 	movt	r3, #1
    42e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    42ec:	68fb      	ldr	r3, [r7, #12]
    42ee:	ea4f 2313 	mov.w	r3, r3, lsr #8
    42f2:	ea82 0303 	eor.w	r3, r2, r3
    42f6:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    42f8:	697b      	ldr	r3, [r7, #20]
    42fa:	f103 0301 	add.w	r3, r3, #1
    42fe:	617b      	str	r3, [r7, #20]
    4300:	697a      	ldr	r2, [r7, #20]
    4302:	687b      	ldr	r3, [r7, #4]
    4304:	429a      	cmp	r2, r3
    4306:	d3e1      	bcc.n	42cc <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    4308:	68fb      	ldr	r3, [r7, #12]
}
    430a:	4618      	mov	r0, r3
    430c:	f107 071c 	add.w	r7, r7, #28
    4310:	46bd      	mov	sp, r7
    4312:	bc80      	pop	{r7}
    4314:	4770      	bx	lr
    4316:	bf00      	nop

00004318 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    4318:	b580      	push	{r7, lr}
    431a:	b082      	sub	sp, #8
    431c:	af00      	add	r7, sp, #0
    431e:	6078      	str	r0, [r7, #4]
    4320:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    4322:	f04f 30ff 	mov.w	r0, #4294967295
    4326:	6879      	ldr	r1, [r7, #4]
    4328:	683a      	ldr	r2, [r7, #0]
    432a:	f7ff ffc5 	bl	42b8 <mss_mac_crc32>
    432e:	4603      	mov	r3, r0
}
    4330:	4618      	mov	r0, r3
    4332:	f107 0708 	add.w	r7, r7, #8
    4336:	46bd      	mov	sp, r7
    4338:	bd80      	pop	{r7, pc}
    433a:	bf00      	nop

0000433c <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    433c:	b580      	push	{r7, lr}
    433e:	b08a      	sub	sp, #40	; 0x28
    4340:	af00      	add	r7, sp, #0
    4342:	4603      	mov	r3, r0
    4344:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    4346:	f24b 4200 	movw	r2, #46080	; 0xb400
    434a:	f2c0 0201 	movt	r2, #1
    434e:	f107 030c 	add.w	r3, r7, #12
    4352:	e892 0003 	ldmia.w	r2, {r0, r1}
    4356:	6018      	str	r0, [r3, #0]
    4358:	f103 0304 	add.w	r3, r3, #4
    435c:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    435e:	f04f 0300 	mov.w	r3, #0
    4362:	617b      	str	r3, [r7, #20]
    4364:	e00b      	b.n	437e <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    4366:	697a      	ldr	r2, [r7, #20]
    4368:	f642 7348 	movw	r3, #12104	; 0x2f48
    436c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4370:	f04f 0100 	mov.w	r1, #0
    4374:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    4376:	697b      	ldr	r3, [r7, #20]
    4378:	f103 0301 	add.w	r3, r3, #1
    437c:	617b      	str	r3, [r7, #20]
    437e:	697b      	ldr	r3, [r7, #20]
    4380:	2b06      	cmp	r3, #6
    4382:	ddf0      	ble.n	4366 <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    4384:	f240 0300 	movw	r3, #0
    4388:	f2c4 2306 	movt	r3, #16902	; 0x4206
    438c:	f04f 0201 	mov.w	r2, #1
    4390:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    4392:	f04f 000a 	mov.w	r0, #10
    4396:	f00c fc03 	bl	10ba0 <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    439a:	f240 0300 	movw	r3, #0
    439e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    43a2:	681b      	ldr	r3, [r3, #0]
    43a4:	2b01      	cmp	r3, #1
    43a6:	d0f4      	beq.n	4392 <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    43a8:	f243 0300 	movw	r3, #12288	; 0x3000
    43ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43b0:	681b      	ldr	r3, [r3, #0]
    43b2:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    43b6:	d009      	beq.n	43cc <MSS_MAC_init+0x90>
    43b8:	f04f 0328 	mov.w	r3, #40	; 0x28
    43bc:	f383 8811 	msr	BASEPRI, r3
    43c0:	f3bf 8f6f 	isb	sy
    43c4:	f3bf 8f4f 	dsb	sy
    43c8:	61bb      	str	r3, [r7, #24]
    43ca:	e7fe      	b.n	43ca <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    43cc:	f243 0300 	movw	r3, #12288	; 0x3000
    43d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    43d6:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    43da:	d009      	beq.n	43f0 <MSS_MAC_init+0xb4>
    43dc:	f04f 0328 	mov.w	r3, #40	; 0x28
    43e0:	f383 8811 	msr	BASEPRI, r3
    43e4:	f3bf 8f6f 	isb	sy
    43e8:	f3bf 8f4f 	dsb	sy
    43ec:	61fb      	str	r3, [r7, #28]
    43ee:	e7fe      	b.n	43ee <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    43f0:	f243 0300 	movw	r3, #12288	; 0x3000
    43f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    43f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    43fa:	f240 0340 	movw	r3, #64	; 0x40
    43fe:	f2c3 2300 	movt	r3, #12800	; 0x3200
    4402:	429a      	cmp	r2, r3
    4404:	d009      	beq.n	441a <MSS_MAC_init+0xde>
    4406:	f04f 0328 	mov.w	r3, #40	; 0x28
    440a:	f383 8811 	msr	BASEPRI, r3
    440e:	f3bf 8f6f 	isb	sy
    4412:	f3bf 8f4f 	dsb	sy
    4416:	623b      	str	r3, [r7, #32]
    4418:	e7fe      	b.n	4418 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    441a:	f64a 20e4 	movw	r0, #43748	; 0xaae4
    441e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4422:	f04f 0100 	mov.w	r1, #0
    4426:	f002 f857 	bl	64d8 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    442a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    442e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4432:	f243 0200 	movw	r2, #12288	; 0x3000
    4436:	f2c4 0200 	movt	r2, #16384	; 0x4000
    443a:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    443c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4444:	79fa      	ldrb	r2, [r7, #7]
    4446:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    444a:	f04f 0300 	mov.w	r3, #0
    444e:	617b      	str	r3, [r7, #20]
    4450:	e03b      	b.n	44ca <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    4452:	697a      	ldr	r2, [r7, #20]
    4454:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    445c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4460:	4413      	add	r3, r2
    4462:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4466:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    446a:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    446c:	697a      	ldr	r2, [r7, #20]
    446e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4476:	ea4f 1202 	mov.w	r2, r2, lsl #4
    447a:	4413      	add	r3, r2
    447c:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    4480:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    4484:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    4486:	6979      	ldr	r1, [r7, #20]
    4488:	f240 6398 	movw	r3, #1688	; 0x698
    448c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4490:	697a      	ldr	r2, [r7, #20]
    4492:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    4496:	fb00 f202 	mul.w	r2, r0, r2
    449a:	4413      	add	r3, r2
    449c:	461a      	mov	r2, r3
    449e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    44a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44a6:	f101 010a 	add.w	r1, r1, #10
    44aa:	ea4f 1101 	mov.w	r1, r1, lsl #4
    44ae:	440b      	add	r3, r1
    44b0:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    44b2:	697a      	ldr	r2, [r7, #20]
    44b4:	f642 7348 	movw	r3, #12104	; 0x2f48
    44b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44bc:	f04f 0101 	mov.w	r1, #1
    44c0:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    44c2:	697b      	ldr	r3, [r7, #20]
    44c4:	f103 0301 	add.w	r3, r3, #1
    44c8:	617b      	str	r3, [r7, #20]
    44ca:	697b      	ldr	r3, [r7, #20]
    44cc:	2b04      	cmp	r3, #4
    44ce:	ddc0      	ble.n	4452 <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    44d0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    44d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    44dc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    44e0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    44e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44e8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    44ec:	f04f 0300 	mov.w	r3, #0
    44f0:	617b      	str	r3, [r7, #20]
    44f2:	e010      	b.n	4516 <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    44f4:	697a      	ldr	r2, [r7, #20]
    44f6:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    44fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44fe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4502:	4413      	add	r3, r2
    4504:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4508:	f04f 0200 	mov.w	r2, #0
    450c:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    450e:	697b      	ldr	r3, [r7, #20]
    4510:	f103 0301 	add.w	r3, r3, #1
    4514:	617b      	str	r3, [r7, #20]
    4516:	697b      	ldr	r3, [r7, #20]
    4518:	2b01      	cmp	r3, #1
    451a:	ddeb      	ble.n	44f4 <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    451c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4520:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4528:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    452c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4530:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4534:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    4538:	f240 0300 	movw	r3, #0
    453c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4540:	f04f 0200 	mov.w	r2, #0
    4544:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    4546:	f243 0300 	movw	r3, #12288	; 0x3000
    454a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    454e:	f243 0200 	movw	r2, #12288	; 0x3000
    4552:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4556:	6812      	ldr	r2, [r2, #0]
    4558:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    455c:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    455e:	f240 0300 	movw	r3, #0
    4562:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4566:	f04f 0200 	mov.w	r2, #0
    456a:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    456c:	f240 0300 	movw	r3, #0
    4570:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4574:	f04f 0200 	mov.w	r2, #0
    4578:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    457a:	f243 0300 	movw	r3, #12288	; 0x3000
    457e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4582:	f243 0200 	movw	r2, #12288	; 0x3000
    4586:	f2c4 0200 	movt	r2, #16384	; 0x4000
    458a:	6812      	ldr	r2, [r2, #0]
    458c:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    4590:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    4592:	f240 0300 	movw	r3, #0
    4596:	f2c4 2306 	movt	r3, #16902	; 0x4206
    459a:	f04f 0201 	mov.w	r2, #1
    459e:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    45a2:	f243 0300 	movw	r3, #12288	; 0x3000
    45a6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45aa:	f243 0200 	movw	r2, #12288	; 0x3000
    45ae:	f2c4 0200 	movt	r2, #16384	; 0x4000
    45b2:	6d92      	ldr	r2, [r2, #88]	; 0x58
    45b4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    45b8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    45bc:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    45be:	f240 0300 	movw	r3, #0
    45c2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45c6:	f04f 0200 	mov.w	r2, #0
    45ca:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    45ce:	f240 0300 	movw	r3, #0
    45d2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45d6:	f04f 0201 	mov.w	r2, #1
    45da:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    45de:	f240 0300 	movw	r3, #0
    45e2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45e6:	f04f 0201 	mov.w	r2, #1
    45ea:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    45ee:	f243 0300 	movw	r3, #12288	; 0x3000
    45f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45f6:	4a24      	ldr	r2, [pc, #144]	; (4688 <MSS_MAC_init+0x34c>)
    45f8:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    45fa:	f243 0300 	movw	r3, #12288	; 0x3000
    45fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4602:	4a22      	ldr	r2, [pc, #136]	; (468c <MSS_MAC_init+0x350>)
    4604:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    4606:	f240 0300 	movw	r3, #0
    460a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    460e:	f04f 0201 	mov.w	r2, #1
    4612:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    4616:	f107 030c 	add.w	r3, r7, #12
    461a:	481d      	ldr	r0, [pc, #116]	; (4690 <MSS_MAC_init+0x354>)
    461c:	4619      	mov	r1, r3
    461e:	f04f 0206 	mov.w	r2, #6
    4622:	f002 f97d 	bl	6920 <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    4626:	f107 030c 	add.w	r3, r7, #12
    462a:	4618      	mov	r0, r3
    462c:	f000 fe66 	bl	52fc <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    4630:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4638:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    463c:	2b1f      	cmp	r3, #31
    463e:	d913      	bls.n	4668 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    4640:	f002 fbd2 	bl	6de8 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    4644:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4648:	f2c2 0300 	movt	r3, #8192	; 0x2000
    464c:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4650:	2b1f      	cmp	r3, #31
    4652:	d909      	bls.n	4668 <MSS_MAC_init+0x32c>
    4654:	f04f 0328 	mov.w	r3, #40	; 0x28
    4658:	f383 8811 	msr	BASEPRI, r3
    465c:	f3bf 8f6f 	isb	sy
    4660:	f3bf 8f4f 	dsb	sy
    4664:	627b      	str	r3, [r7, #36]	; 0x24
    4666:	e7fe      	b.n	4666 <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    4668:	f002 fc00 	bl	6e6c <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    466c:	f000 fdde 	bl	522c <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    4670:	f002 f9b8 	bl	69e4 <MAC_obtain_buffer>
    4674:	4602      	mov	r2, r0
    4676:	f240 6394 	movw	r3, #1684	; 0x694
    467a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    467e:	601a      	str	r2, [r3, #0]
}
    4680:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4684:	46bd      	mov	sp, r7
    4686:	bd80      	pop	{r7, pc}
    4688:	2000ab7c 	.word	0x2000ab7c
    468c:	2000ab58 	.word	0x2000ab58
    4690:	2000aaea 	.word	0x2000aaea

00004694 <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    4694:	b580      	push	{r7, lr}
    4696:	b086      	sub	sp, #24
    4698:	af00      	add	r7, sp, #0
    469a:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    469c:	f001 fd90 	bl	61c0 <MAC_stop_transmission>
    46a0:	4603      	mov	r3, r0
    46a2:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    46a4:	68fb      	ldr	r3, [r7, #12]
    46a6:	2b00      	cmp	r3, #0
    46a8:	d009      	beq.n	46be <MSS_MAC_configure+0x2a>
    46aa:	f04f 0328 	mov.w	r3, #40	; 0x28
    46ae:	f383 8811 	msr	BASEPRI, r3
    46b2:	f3bf 8f6f 	isb	sy
    46b6:	f3bf 8f4f 	dsb	sy
    46ba:	613b      	str	r3, [r7, #16]
    46bc:	e7fe      	b.n	46bc <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    46be:	f001 fdbd 	bl	623c <MAC_stop_receiving>
    46c2:	4603      	mov	r3, r0
    46c4:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    46c6:	68fb      	ldr	r3, [r7, #12]
    46c8:	2b00      	cmp	r3, #0
    46ca:	d009      	beq.n	46e0 <MSS_MAC_configure+0x4c>
    46cc:	f04f 0328 	mov.w	r3, #40	; 0x28
    46d0:	f383 8811 	msr	BASEPRI, r3
    46d4:	f3bf 8f6f 	isb	sy
    46d8:	f3bf 8f4f 	dsb	sy
    46dc:	617b      	str	r3, [r7, #20]
    46de:	e7fe      	b.n	46de <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    46e0:	f240 0300 	movw	r3, #0
    46e4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    46e8:	687a      	ldr	r2, [r7, #4]
    46ea:	f002 0201 	and.w	r2, r2, #1
    46ee:	b2d2      	uxtb	r2, r2
    46f0:	2a00      	cmp	r2, #0
    46f2:	d002      	beq.n	46fa <MSS_MAC_configure+0x66>
    46f4:	f04f 0201 	mov.w	r2, #1
    46f8:	e001      	b.n	46fe <MSS_MAC_configure+0x6a>
    46fa:	f04f 0200 	mov.w	r2, #0
    46fe:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    4702:	f240 0300 	movw	r3, #0
    4706:	f2c4 2306 	movt	r3, #16902	; 0x4206
    470a:	687a      	ldr	r2, [r7, #4]
    470c:	f002 0202 	and.w	r2, r2, #2
    4710:	2a00      	cmp	r2, #0
    4712:	d002      	beq.n	471a <MSS_MAC_configure+0x86>
    4714:	f04f 0201 	mov.w	r2, #1
    4718:	e001      	b.n	471e <MSS_MAC_configure+0x8a>
    471a:	f04f 0200 	mov.w	r2, #0
    471e:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    4722:	f240 0300 	movw	r3, #0
    4726:	f2c4 2306 	movt	r3, #16902	; 0x4206
    472a:	687a      	ldr	r2, [r7, #4]
    472c:	f002 0204 	and.w	r2, r2, #4
    4730:	2a00      	cmp	r2, #0
    4732:	d002      	beq.n	473a <MSS_MAC_configure+0xa6>
    4734:	f04f 0201 	mov.w	r2, #1
    4738:	e001      	b.n	473e <MSS_MAC_configure+0xaa>
    473a:	f04f 0200 	mov.w	r2, #0
    473e:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    4742:	687b      	ldr	r3, [r7, #4]
    4744:	f003 0318 	and.w	r3, r3, #24
    4748:	2b18      	cmp	r3, #24
    474a:	d86c      	bhi.n	4826 <MSS_MAC_configure+0x192>
    474c:	a201      	add	r2, pc, #4	; (adr r2, 4754 <MSS_MAC_configure+0xc0>)
    474e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4752:	bf00      	nop
    4754:	000047b9 	.word	0x000047b9
    4758:	00004827 	.word	0x00004827
    475c:	00004827 	.word	0x00004827
    4760:	00004827 	.word	0x00004827
    4764:	00004827 	.word	0x00004827
    4768:	00004827 	.word	0x00004827
    476c:	00004827 	.word	0x00004827
    4770:	00004827 	.word	0x00004827
    4774:	000047d3 	.word	0x000047d3
    4778:	00004827 	.word	0x00004827
    477c:	00004827 	.word	0x00004827
    4780:	00004827 	.word	0x00004827
    4784:	00004827 	.word	0x00004827
    4788:	00004827 	.word	0x00004827
    478c:	00004827 	.word	0x00004827
    4790:	00004827 	.word	0x00004827
    4794:	000047f1 	.word	0x000047f1
    4798:	00004827 	.word	0x00004827
    479c:	00004827 	.word	0x00004827
    47a0:	00004827 	.word	0x00004827
    47a4:	00004827 	.word	0x00004827
    47a8:	00004827 	.word	0x00004827
    47ac:	00004827 	.word	0x00004827
    47b0:	00004827 	.word	0x00004827
    47b4:	0000480f 	.word	0x0000480f
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    47b8:	f243 0300 	movw	r3, #12288	; 0x3000
    47bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47c0:	f243 0200 	movw	r2, #12288	; 0x3000
    47c4:	f2c4 0200 	movt	r2, #16384	; 0x4000
    47c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
    47ca:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    47ce:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    47d0:	e029      	b.n	4826 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    47d2:	f243 0300 	movw	r3, #12288	; 0x3000
    47d6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47da:	f243 0200 	movw	r2, #12288	; 0x3000
    47de:	f2c4 0200 	movt	r2, #16384	; 0x4000
    47e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    47e4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    47e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    47ec:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    47ee:	e01a      	b.n	4826 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    47f0:	f243 0300 	movw	r3, #12288	; 0x3000
    47f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47f8:	f243 0200 	movw	r2, #12288	; 0x3000
    47fc:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4800:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4802:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4806:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    480a:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    480c:	e00b      	b.n	4826 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    480e:	f243 0300 	movw	r3, #12288	; 0x3000
    4812:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4816:	f243 0200 	movw	r2, #12288	; 0x3000
    481a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    481e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4820:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    4824:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    4826:	f240 0300 	movw	r3, #0
    482a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    482e:	687a      	ldr	r2, [r7, #4]
    4830:	f002 0220 	and.w	r2, r2, #32
    4834:	2a00      	cmp	r2, #0
    4836:	d002      	beq.n	483e <MSS_MAC_configure+0x1aa>
    4838:	f04f 0201 	mov.w	r2, #1
    483c:	e001      	b.n	4842 <MSS_MAC_configure+0x1ae>
    483e:	f04f 0200 	mov.w	r2, #0
    4842:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    4846:	f240 0300 	movw	r3, #0
    484a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    484e:	687a      	ldr	r2, [r7, #4]
    4850:	f002 0240 	and.w	r2, r2, #64	; 0x40
    4854:	2a00      	cmp	r2, #0
    4856:	d002      	beq.n	485e <MSS_MAC_configure+0x1ca>
    4858:	f04f 0201 	mov.w	r2, #1
    485c:	e001      	b.n	4862 <MSS_MAC_configure+0x1ce>
    485e:	f04f 0200 	mov.w	r2, #0
    4862:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    4866:	f240 0300 	movw	r3, #0
    486a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    486e:	687a      	ldr	r2, [r7, #4]
    4870:	f002 0280 	and.w	r2, r2, #128	; 0x80
    4874:	2a00      	cmp	r2, #0
    4876:	d002      	beq.n	487e <MSS_MAC_configure+0x1ea>
    4878:	f04f 0201 	mov.w	r2, #1
    487c:	e001      	b.n	4882 <MSS_MAC_configure+0x1ee>
    487e:	f04f 0200 	mov.w	r2, #0
    4882:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4886:	f240 0300 	movw	r3, #0
    488a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    488e:	687a      	ldr	r2, [r7, #4]
    4890:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4894:	2a00      	cmp	r2, #0
    4896:	d002      	beq.n	489e <MSS_MAC_configure+0x20a>
    4898:	f04f 0201 	mov.w	r2, #1
    489c:	e001      	b.n	48a2 <MSS_MAC_configure+0x20e>
    489e:	f04f 0200 	mov.w	r2, #0
    48a2:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    48a6:	687b      	ldr	r3, [r7, #4]
    48a8:	b2db      	uxtb	r3, r3
    48aa:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    48ae:	687a      	ldr	r2, [r7, #4]
    48b0:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    48b4:	2a00      	cmp	r2, #0
    48b6:	d002      	beq.n	48be <MSS_MAC_configure+0x22a>
    48b8:	f04f 0204 	mov.w	r2, #4
    48bc:	e001      	b.n	48c2 <MSS_MAC_configure+0x22e>
    48be:	f04f 0200 	mov.w	r2, #0
    48c2:	ea43 0302 	orr.w	r3, r3, r2
    48c6:	b2db      	uxtb	r3, r3
    48c8:	4618      	mov	r0, r3
    48ca:	f002 fb43 	bl	6f54 <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    48ce:	f000 fcad 	bl	522c <MSS_MAC_auto_setup_link>
}
    48d2:	f107 0718 	add.w	r7, r7, #24
    48d6:	46bd      	mov	sp, r7
    48d8:	bd80      	pop	{r7, pc}
    48da:	bf00      	nop

000048dc <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    48dc:	b480      	push	{r7}
    48de:	b083      	sub	sp, #12
    48e0:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    48e2:	f04f 0300 	mov.w	r3, #0
    48e6:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    48e8:	f240 0300 	movw	r3, #0
    48ec:	f2c4 2306 	movt	r3, #16902	; 0x4206
    48f0:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    48f4:	2b00      	cmp	r3, #0
    48f6:	d003      	beq.n	4900 <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    48f8:	687b      	ldr	r3, [r7, #4]
    48fa:	f043 0301 	orr.w	r3, r3, #1
    48fe:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    4900:	f240 0300 	movw	r3, #0
    4904:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4908:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    490c:	2b00      	cmp	r3, #0
    490e:	d003      	beq.n	4918 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    4910:	687b      	ldr	r3, [r7, #4]
    4912:	f043 0302 	orr.w	r3, r3, #2
    4916:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    4918:	f240 0300 	movw	r3, #0
    491c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4920:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    4924:	2b00      	cmp	r3, #0
    4926:	d003      	beq.n	4930 <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    4928:	687b      	ldr	r3, [r7, #4]
    492a:	f043 0304 	orr.w	r3, r3, #4
    492e:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    4930:	f243 0300 	movw	r3, #12288	; 0x3000
    4934:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    493a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    493e:	ea4f 3393 	mov.w	r3, r3, lsr #14
    4942:	2b02      	cmp	r3, #2
    4944:	d008      	beq.n	4958 <MSS_MAC_get_configuration+0x7c>
    4946:	2b03      	cmp	r3, #3
    4948:	d00b      	beq.n	4962 <MSS_MAC_get_configuration+0x86>
    494a:	2b01      	cmp	r3, #1
    494c:	d10d      	bne.n	496a <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    494e:	687b      	ldr	r3, [r7, #4]
    4950:	f043 0308 	orr.w	r3, r3, #8
    4954:	607b      	str	r3, [r7, #4]
    4956:	e008      	b.n	496a <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    4958:	687b      	ldr	r3, [r7, #4]
    495a:	f043 0310 	orr.w	r3, r3, #16
    495e:	607b      	str	r3, [r7, #4]
    4960:	e003      	b.n	496a <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    4962:	687b      	ldr	r3, [r7, #4]
    4964:	f043 0318 	orr.w	r3, r3, #24
    4968:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    496a:	f240 0300 	movw	r3, #0
    496e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4972:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    4976:	2b00      	cmp	r3, #0
    4978:	d003      	beq.n	4982 <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    497a:	687b      	ldr	r3, [r7, #4]
    497c:	f043 0320 	orr.w	r3, r3, #32
    4980:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    4982:	f240 0300 	movw	r3, #0
    4986:	f2c4 2306 	movt	r3, #16902	; 0x4206
    498a:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    498e:	2b00      	cmp	r3, #0
    4990:	d003      	beq.n	499a <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    4992:	687b      	ldr	r3, [r7, #4]
    4994:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4998:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    499a:	f240 0300 	movw	r3, #0
    499e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49a2:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    49a6:	2b00      	cmp	r3, #0
    49a8:	d003      	beq.n	49b2 <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    49aa:	687b      	ldr	r3, [r7, #4]
    49ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    49b0:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    49b2:	f240 0300 	movw	r3, #0
    49b6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49ba:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    49be:	2b00      	cmp	r3, #0
    49c0:	d003      	beq.n	49ca <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    49c2:	687b      	ldr	r3, [r7, #4]
    49c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    49c8:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    49ca:	f240 0300 	movw	r3, #0
    49ce:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49d2:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    49d6:	2b00      	cmp	r3, #0
    49d8:	d003      	beq.n	49e2 <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    49da:	687b      	ldr	r3, [r7, #4]
    49dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    49e0:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    49e2:	f240 0300 	movw	r3, #0
    49e6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    49ea:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    49ee:	2b00      	cmp	r3, #0
    49f0:	d003      	beq.n	49fa <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    49f2:	687b      	ldr	r3, [r7, #4]
    49f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    49f8:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    49fa:	f240 0300 	movw	r3, #0
    49fe:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a02:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4a06:	2b00      	cmp	r3, #0
    4a08:	d003      	beq.n	4a12 <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4a0a:	687b      	ldr	r3, [r7, #4]
    4a0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4a10:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    4a12:	687b      	ldr	r3, [r7, #4]
}
    4a14:	4618      	mov	r0, r3
    4a16:	f107 070c 	add.w	r7, r7, #12
    4a1a:	46bd      	mov	sp, r7
    4a1c:	bc80      	pop	{r7}
    4a1e:	4770      	bx	lr

00004a20 <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    4a20:	b580      	push	{r7, lr}
    4a22:	b08a      	sub	sp, #40	; 0x28
    4a24:	af00      	add	r7, sp, #0
    4a26:	4603      	mov	r3, r0
    4a28:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    4a2a:	f04f 0300 	mov.w	r3, #0
    4a2e:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    4a30:	f240 6394 	movw	r3, #1684	; 0x694
    4a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a38:	681a      	ldr	r2, [r3, #0]
    4a3a:	f240 638c 	movw	r3, #1676	; 0x68c
    4a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a42:	681b      	ldr	r3, [r3, #0]
    4a44:	429a      	cmp	r2, r3
    4a46:	d109      	bne.n	4a5c <MSS_MAC_tx_packet+0x3c>
    4a48:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a4c:	f383 8811 	msr	BASEPRI, r3
    4a50:	f3bf 8f6f 	isb	sy
    4a54:	f3bf 8f4f 	dsb	sy
    4a58:	61bb      	str	r3, [r7, #24]
    4a5a:	e7fe      	b.n	4a5a <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    4a5c:	88fb      	ldrh	r3, [r7, #6]
    4a5e:	2b0b      	cmp	r3, #11
    4a60:	d809      	bhi.n	4a76 <MSS_MAC_tx_packet+0x56>
    4a62:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a66:	f383 8811 	msr	BASEPRI, r3
    4a6a:	f3bf 8f6f 	isb	sy
    4a6e:	f3bf 8f4f 	dsb	sy
    4a72:	61fb      	str	r3, [r7, #28]
    4a74:	e7fe      	b.n	4a74 <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    4a76:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4a7e:	791b      	ldrb	r3, [r3, #4]
    4a80:	f003 0308 	and.w	r3, r3, #8
    4a84:	2b00      	cmp	r3, #0
    4a86:	d10e      	bne.n	4aa6 <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4a88:	88fa      	ldrh	r2, [r7, #6]
    4a8a:	f240 53ea 	movw	r3, #1514	; 0x5ea
    4a8e:	429a      	cmp	r2, r3
    4a90:	d909      	bls.n	4aa6 <MSS_MAC_tx_packet+0x86>
    4a92:	f04f 0328 	mov.w	r3, #40	; 0x28
    4a96:	f383 8811 	msr	BASEPRI, r3
    4a9a:	f3bf 8f6f 	isb	sy
    4a9e:	f3bf 8f4f 	dsb	sy
    4aa2:	623b      	str	r3, [r7, #32]
    4aa4:	e7fe      	b.n	4aa4 <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    4aa6:	f00f fb77 	bl	14198 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    4aaa:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4ab4:	2b00      	cmp	r3, #0
    4ab6:	db07      	blt.n	4ac8 <MSS_MAC_tx_packet+0xa8>
    4ab8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4ac4:	2b00      	cmp	r3, #0
    4ac6:	da02      	bge.n	4ace <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4ac8:	f06f 0303 	mvn.w	r3, #3
    4acc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    4ace:	f00f fb9b 	bl	14208 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    4ad2:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4adc:	2b00      	cmp	r3, #0
    4ade:	d009      	beq.n	4af4 <MSS_MAC_tx_packet+0xd4>
    4ae0:	f04f 0328 	mov.w	r3, #40	; 0x28
    4ae4:	f383 8811 	msr	BASEPRI, r3
    4ae8:	f3bf 8f6f 	isb	sy
    4aec:	f3bf 8f4f 	dsb	sy
    4af0:	627b      	str	r3, [r7, #36]	; 0x24
    4af2:	e7fe      	b.n	4af2 <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4af4:	697b      	ldr	r3, [r7, #20]
    4af6:	2b00      	cmp	r3, #0
    4af8:	f040 820d 	bne.w	4f16 <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4afc:	f240 0300 	movw	r3, #0
    4b00:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b04:	f04f 0200 	mov.w	r2, #0
    4b08:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4b0c:	f00f fb44 	bl	14198 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4b10:	f04f 0300 	mov.w	r3, #0
    4b14:	613b      	str	r3, [r7, #16]
    4b16:	e1f8      	b.n	4f0a <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4b18:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4b22:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b2a:	f102 0207 	add.w	r2, r2, #7
    4b2e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4b32:	4413      	add	r3, r2
    4b34:	f103 0308 	add.w	r3, r3, #8
    4b38:	f04f 0200 	mov.w	r2, #0
    4b3c:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    4b3e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b46:	791b      	ldrb	r3, [r3, #4]
    4b48:	f003 0304 	and.w	r3, r3, #4
    4b4c:	2b00      	cmp	r3, #0
    4b4e:	d023      	beq.n	4b98 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    4b50:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b58:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4b5a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4b64:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b6c:	f102 0207 	add.w	r2, r2, #7
    4b70:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4b74:	4413      	add	r3, r2
    4b76:	f103 0308 	add.w	r3, r3, #8
    4b7a:	681b      	ldr	r3, [r3, #0]
    4b7c:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    4b80:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4b88:	f101 0107 	add.w	r1, r1, #7
    4b8c:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4b90:	440b      	add	r3, r1
    4b92:	f103 0308 	add.w	r3, r3, #8
    4b96:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4b98:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ba0:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4ba2:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4baa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4bac:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bb4:	f102 0207 	add.w	r2, r2, #7
    4bb8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4bbc:	4413      	add	r3, r2
    4bbe:	f103 0308 	add.w	r3, r3, #8
    4bc2:	681b      	ldr	r3, [r3, #0]
    4bc4:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4bc8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bd0:	f101 0107 	add.w	r1, r1, #7
    4bd4:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4bd8:	440b      	add	r3, r1
    4bda:	f103 0308 	add.w	r3, r3, #8
    4bde:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4be0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4be8:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4bea:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bf2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4bf4:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4bfc:	f102 0207 	add.w	r2, r2, #7
    4c00:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4c04:	4413      	add	r3, r2
    4c06:	f103 0308 	add.w	r3, r3, #8
    4c0a:	681a      	ldr	r2, [r3, #0]
    4c0c:	88fb      	ldrh	r3, [r7, #6]
    4c0e:	ea42 0203 	orr.w	r2, r2, r3
    4c12:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c1a:	f101 0107 	add.w	r1, r1, #7
    4c1e:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4c22:	440b      	add	r3, r1
    4c24:	f103 0308 	add.w	r3, r3, #8
    4c28:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4c2a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4c36:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4c3a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    4c46:	88fa      	ldrh	r2, [r7, #6]
    4c48:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4c4c:	429a      	cmp	r2, r3
    4c4e:	d902      	bls.n	4c56 <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    4c50:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4c54:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    4c56:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c5e:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4c60:	f240 6394 	movw	r3, #1684	; 0x694
    4c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c68:	681b      	ldr	r3, [r3, #0]
    4c6a:	461a      	mov	r2, r3
    4c6c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c74:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4c78:	440b      	add	r3, r1
    4c7a:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4c7e:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    4c80:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c88:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4c8a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c92:	f102 0207 	add.w	r2, r2, #7
    4c96:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4c9a:	4413      	add	r3, r2
    4c9c:	f103 0304 	add.w	r3, r3, #4
    4ca0:	681b      	ldr	r3, [r3, #0]
    4ca2:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    4ca4:	68fb      	ldr	r3, [r7, #12]
    4ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4caa:	2b00      	cmp	r3, #0
    4cac:	d027      	beq.n	4cfe <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    4cae:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cb6:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    4cba:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4cbe:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    4cc2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4cc6:	ea43 0302 	orr.w	r3, r3, r2
    4cca:	f103 0201 	add.w	r2, r3, #1
    4cce:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cd6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4cda:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4cde:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    4ce2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4ce6:	ea40 0101 	orr.w	r1, r0, r1
    4cea:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    4cee:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4cf2:	f04f 0100 	mov.w	r1, #0
    4cf6:	ea41 0202 	orr.w	r2, r1, r2
    4cfa:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    4cfe:	68fb      	ldr	r3, [r7, #12]
    4d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4d04:	2b00      	cmp	r3, #0
    4d06:	d027      	beq.n	4d58 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    4d08:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d10:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    4d14:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4d18:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    4d1c:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4d20:	ea43 0302 	orr.w	r3, r3, r2
    4d24:	f103 0201 	add.w	r2, r3, #1
    4d28:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d30:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4d34:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4d38:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    4d3c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4d40:	ea40 0101 	orr.w	r1, r0, r1
    4d44:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    4d48:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4d4c:	f04f 0100 	mov.w	r1, #0
    4d50:	ea41 0202 	orr.w	r2, r1, r2
    4d54:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    4d58:	68fb      	ldr	r3, [r7, #12]
    4d5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4d5e:	2b00      	cmp	r3, #0
    4d60:	d027      	beq.n	4db2 <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    4d62:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d6a:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4d6e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4d72:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    4d76:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4d7a:	ea43 0302 	orr.w	r3, r3, r2
    4d7e:	f103 0201 	add.w	r2, r3, #1
    4d82:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d8a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4d8e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4d92:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4d96:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4d9a:	ea40 0101 	orr.w	r1, r0, r1
    4d9e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4da2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4da6:	f04f 0100 	mov.w	r1, #0
    4daa:	ea41 0202 	orr.w	r2, r1, r2
    4dae:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    4db2:	68fb      	ldr	r3, [r7, #12]
    4db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4db8:	2b00      	cmp	r3, #0
    4dba:	d027      	beq.n	4e0c <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    4dbc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dc4:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    4dc8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4dcc:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    4dd0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4dd4:	ea43 0302 	orr.w	r3, r3, r2
    4dd8:	f103 0201 	add.w	r2, r3, #1
    4ddc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4de4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4de8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4dec:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    4df0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4df4:	ea40 0101 	orr.w	r1, r0, r1
    4df8:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    4dfc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4e00:	f04f 0100 	mov.w	r1, #0
    4e04:	ea41 0202 	orr.w	r2, r1, r2
    4e08:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    4e0c:	68fb      	ldr	r3, [r7, #12]
    4e0e:	f003 0302 	and.w	r3, r3, #2
    4e12:	2b00      	cmp	r3, #0
    4e14:	d027      	beq.n	4e66 <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    4e16:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e1e:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    4e22:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4e26:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    4e2a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4e2e:	ea43 0302 	orr.w	r3, r3, r2
    4e32:	f103 0201 	add.w	r2, r3, #1
    4e36:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e3e:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4e42:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4e46:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    4e4a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4e4e:	ea40 0101 	orr.w	r1, r0, r1
    4e52:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    4e56:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4e5a:	f04f 0100 	mov.w	r1, #0
    4e5e:	ea41 0202 	orr.w	r2, r1, r2
    4e62:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    4e66:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e6e:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    4e72:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4e76:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    4e7a:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4e7e:	ea43 0302 	orr.w	r3, r3, r2
    4e82:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    4e84:	68fb      	ldr	r3, [r7, #12]
    4e86:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    4e8a:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    4e8e:	441a      	add	r2, r3
    4e90:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e98:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4e9c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4ea0:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    4ea4:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4ea8:	ea40 0101 	orr.w	r1, r0, r1
    4eac:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    4eb0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4eb4:	f04f 0100 	mov.w	r1, #0
    4eb8:	ea41 0202 	orr.w	r2, r1, r2
    4ebc:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    4ec0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ec8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4eca:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ed2:	f102 0207 	add.w	r2, r2, #7
    4ed6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4eda:	4413      	add	r3, r2
    4edc:	f103 0304 	add.w	r3, r3, #4
    4ee0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4ee4:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    4ee6:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4ef0:	f103 0301 	add.w	r3, r3, #1
    4ef4:	f003 0201 	and.w	r2, r3, #1
    4ef8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f00:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4f02:	693b      	ldr	r3, [r7, #16]
    4f04:	f103 0301 	add.w	r3, r3, #1
    4f08:	613b      	str	r3, [r7, #16]
    4f0a:	693b      	ldr	r3, [r7, #16]
    4f0c:	2b01      	cmp	r3, #1
    4f0e:	f67f ae03 	bls.w	4b18 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    4f12:	f00f f979 	bl	14208 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    4f16:	697b      	ldr	r3, [r7, #20]
    4f18:	2b00      	cmp	r3, #0
    4f1a:	d119      	bne.n	4f50 <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    4f1c:	88fb      	ldrh	r3, [r7, #6]
    4f1e:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    4f20:	f240 0300 	movw	r3, #0
    4f24:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4f28:	f04f 0201 	mov.w	r2, #1
    4f2c:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    4f30:	f243 0300 	movw	r3, #12288	; 0x3000
    4f34:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4f38:	f04f 0201 	mov.w	r2, #1
    4f3c:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    4f3e:	f001 fd51 	bl	69e4 <MAC_obtain_buffer>
    4f42:	4602      	mov	r2, r0
    4f44:	f240 6394 	movw	r3, #1684	; 0x694
    4f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f4c:	601a      	str	r2, [r3, #0]
    4f4e:	e002      	b.n	4f56 <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    4f50:	f04f 0300 	mov.w	r3, #0
    4f54:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    4f56:	697b      	ldr	r3, [r7, #20]
}
    4f58:	4618      	mov	r0, r3
    4f5a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    4f5e:	46bd      	mov	sp, r7
    4f60:	bd80      	pop	{r7, pc}
    4f62:	bf00      	nop

00004f64 <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    4f64:	b580      	push	{r7, lr}
    4f66:	b082      	sub	sp, #8
    4f68:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    4f6a:	f001 f9a5 	bl	62b8 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    4f6e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f76:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4f7a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f82:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4f86:	4413      	add	r3, r2
    4f88:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4f8c:	681b      	ldr	r3, [r3, #0]
    4f8e:	2b00      	cmp	r3, #0
    4f90:	da03      	bge.n	4f9a <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    4f92:	f04f 0300 	mov.w	r3, #0
    4f96:	603b      	str	r3, [r7, #0]
    4f98:	e018      	b.n	4fcc <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    4f9a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fa2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4fa6:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4fb2:	4413      	add	r3, r2
    4fb4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4fb8:	681b      	ldr	r3, [r3, #0]
    4fba:	ea4f 4313 	mov.w	r3, r3, lsr #16
    4fbe:	ea4f 4383 	mov.w	r3, r3, lsl #18
    4fc2:	ea4f 4393 	mov.w	r3, r3, lsr #18
    4fc6:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    4fc8:	687b      	ldr	r3, [r7, #4]
    4fca:	603b      	str	r3, [r7, #0]
    }
    return retval;
    4fcc:	683b      	ldr	r3, [r7, #0]
}
    4fce:	4618      	mov	r0, r3
    4fd0:	f107 0708 	add.w	r7, r7, #8
    4fd4:	46bd      	mov	sp, r7
    4fd6:	bd80      	pop	{r7, pc}

00004fd8 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    4fd8:	b590      	push	{r4, r7, lr}
    4fda:	b083      	sub	sp, #12
    4fdc:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    4fde:	f04f 0300 	mov.w	r3, #0
    4fe2:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    4fe4:	f001 f968 	bl	62b8 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    4fe8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ff0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    4ff4:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    4ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ffc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5000:	4413      	add	r3, r2
    5002:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5006:	681b      	ldr	r3, [r3, #0]
    5008:	2b00      	cmp	r3, #0
    500a:	db56      	blt.n	50ba <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    500c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5014:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5018:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    501c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5020:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5024:	4413      	add	r3, r2
    5026:	f103 0398 	add.w	r3, r3, #152	; 0x98
    502a:	681b      	ldr	r3, [r3, #0]
    502c:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    5030:	b29b      	uxth	r3, r3
    5032:	ea4f 4383 	mov.w	r3, r3, lsl #18
    5036:	ea4f 4393 	mov.w	r3, r3, lsr #18
    503a:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    503c:	88fb      	ldrh	r3, [r7, #6]
    503e:	f1a3 0304 	sub.w	r3, r3, #4
    5042:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    5044:	88fb      	ldrh	r3, [r7, #6]
    5046:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    504a:	d902      	bls.n	5052 <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    504c:	f06f 0304 	mvn.w	r3, #4
    5050:	e034      	b.n	50bc <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    5052:	f240 6394 	movw	r3, #1684	; 0x694
    5056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    505a:	681b      	ldr	r3, [r3, #0]
    505c:	4618      	mov	r0, r3
    505e:	f001 fd7d 	bl	6b5c <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    5062:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    506a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    506e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5076:	f102 020a 	add.w	r2, r2, #10
    507a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    507e:	4413      	add	r3, r2
    5080:	681b      	ldr	r3, [r3, #0]
    5082:	461a      	mov	r2, r3
    5084:	f240 6394 	movw	r3, #1684	; 0x694
    5088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    508c:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    508e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5096:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    509a:	f001 fca3 	bl	69e4 <MAC_obtain_buffer>
    509e:	4603      	mov	r3, r0
    50a0:	461a      	mov	r2, r3
    50a2:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    50a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50aa:	f104 010a 	add.w	r1, r4, #10
    50ae:	ea4f 1101 	mov.w	r1, r1, lsl #4
    50b2:	440b      	add	r3, r1
    50b4:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    50b6:	f000 fcb9 	bl	5a2c <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    50ba:	88fb      	ldrh	r3, [r7, #6]
}
    50bc:	4618      	mov	r0, r3
    50be:	f107 070c 	add.w	r7, r7, #12
    50c2:	46bd      	mov	sp, r7
    50c4:	bd90      	pop	{r4, r7, pc}
    50c6:	bf00      	nop

000050c8 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    50c8:	b580      	push	{r7, lr}
    50ca:	b084      	sub	sp, #16
    50cc:	af00      	add	r7, sp, #0
    50ce:	6078      	str	r0, [r7, #4]
    50d0:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    50d2:	f04f 0300 	mov.w	r3, #0
    50d6:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    50d8:	f04f 0300 	mov.w	r3, #0
    50dc:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    50de:	683b      	ldr	r3, [r7, #0]
    50e0:	f1b3 3fff 	cmp.w	r3, #4294967295
    50e4:	d009      	beq.n	50fa <MSS_MAC_rx_packet_ptrset+0x32>
    50e6:	683b      	ldr	r3, [r7, #0]
    50e8:	2b00      	cmp	r3, #0
    50ea:	d006      	beq.n	50fa <MSS_MAC_rx_packet_ptrset+0x32>
    50ec:	683b      	ldr	r3, [r7, #0]
    50ee:	2b00      	cmp	r3, #0
    50f0:	d006      	beq.n	5100 <MSS_MAC_rx_packet_ptrset+0x38>
    50f2:	683b      	ldr	r3, [r7, #0]
    50f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    50f8:	d802      	bhi.n	5100 <MSS_MAC_rx_packet_ptrset+0x38>
    50fa:	f04f 0301 	mov.w	r3, #1
    50fe:	e001      	b.n	5104 <MSS_MAC_rx_packet_ptrset+0x3c>
    5100:	f04f 0300 	mov.w	r3, #0
    5104:	2b00      	cmp	r3, #0
    5106:	d109      	bne.n	511c <MSS_MAC_rx_packet_ptrset+0x54>
    5108:	f04f 0328 	mov.w	r3, #40	; 0x28
    510c:	f383 8811 	msr	BASEPRI, r3
    5110:	f3bf 8f6f 	isb	sy
    5114:	f3bf 8f4f 	dsb	sy
    5118:	60fb      	str	r3, [r7, #12]
    511a:	e7fe      	b.n	511a <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    511c:	f001 f8cc 	bl	62b8 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    5120:	683b      	ldr	r3, [r7, #0]
    5122:	f1b3 3fff 	cmp.w	r3, #4294967295
    5126:	d018      	beq.n	515a <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    5128:	683b      	ldr	r3, [r7, #0]
    512a:	2b00      	cmp	r3, #0
    512c:	d104      	bne.n	5138 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    512e:	f04f 0000 	mov.w	r0, #0
    5132:	f001 f913 	bl	635c <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5136:	e011      	b.n	515c <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    5138:	6838      	ldr	r0, [r7, #0]
    513a:	f001 f90f 	bl	635c <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    513e:	e00d      	b.n	515c <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    5140:	683b      	ldr	r3, [r7, #0]
    5142:	f1b3 3fff 	cmp.w	r3, #4294967295
    5146:	d009      	beq.n	515c <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    5148:	f001 f930 	bl	63ac <MAC_get_time_out>
    514c:	4603      	mov	r3, r0
    514e:	2b00      	cmp	r3, #0
    5150:	d104      	bne.n	515c <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    5152:	f04f 0301 	mov.w	r3, #1
    5156:	72fb      	strb	r3, [r7, #11]
    5158:	e000      	b.n	515c <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    515a:	bf00      	nop
    515c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5164:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5168:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    516c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5170:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5174:	4413      	add	r3, r2
    5176:	f103 0398 	add.w	r3, r3, #152	; 0x98
    517a:	681b      	ldr	r3, [r3, #0]
    517c:	2b00      	cmp	r3, #0
    517e:	da03      	bge.n	5188 <MSS_MAC_rx_packet_ptrset+0xc0>
    5180:	f997 300b 	ldrsb.w	r3, [r7, #11]
    5184:	2b00      	cmp	r3, #0
    5186:	d0db      	beq.n	5140 <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    5188:	f997 300b 	ldrsb.w	r3, [r7, #11]
    518c:	2b00      	cmp	r3, #0
    518e:	d12e      	bne.n	51ee <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    5190:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5198:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    519c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    51a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51a4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51a8:	4413      	add	r3, r2
    51aa:	f103 0398 	add.w	r3, r3, #152	; 0x98
    51ae:	681b      	ldr	r3, [r3, #0]
    51b0:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    51b4:	b29b      	uxth	r3, r3
    51b6:	ea4f 4383 	mov.w	r3, r3, lsl #18
    51ba:	ea4f 4393 	mov.w	r3, r3, lsr #18
    51be:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    51c0:	893b      	ldrh	r3, [r7, #8]
    51c2:	f1a3 0304 	sub.w	r3, r3, #4
    51c6:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    51c8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    51cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51d0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    51d4:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    51d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51dc:	f102 020a 	add.w	r2, r2, #10
    51e0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51e4:	4413      	add	r3, r2
    51e6:	681b      	ldr	r3, [r3, #0]
    51e8:	461a      	mov	r2, r3
    51ea:	687b      	ldr	r3, [r7, #4]
    51ec:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    51ee:	893b      	ldrh	r3, [r7, #8]
}
    51f0:	4618      	mov	r0, r3
    51f2:	f107 0710 	add.w	r7, r7, #16
    51f6:	46bd      	mov	sp, r7
    51f8:	bd80      	pop	{r7, pc}
    51fa:	bf00      	nop

000051fc <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    51fc:	b580      	push	{r7, lr}
    51fe:	b082      	sub	sp, #8
    5200:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    5202:	f001 fe6b 	bl	6edc <PHY_link_status>
    5206:	4603      	mov	r3, r0
    5208:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    520a:	687b      	ldr	r3, [r7, #4]
    520c:	2b01      	cmp	r3, #1
    520e:	d106      	bne.n	521e <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    5210:	f001 fe7c 	bl	6f0c <PHY_link_type>
    5214:	4603      	mov	r3, r0
    5216:	687a      	ldr	r2, [r7, #4]
    5218:	ea42 0303 	orr.w	r3, r2, r3
    521c:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    521e:	687b      	ldr	r3, [r7, #4]
}
    5220:	4618      	mov	r0, r3
    5222:	f107 0708 	add.w	r7, r7, #8
    5226:	46bd      	mov	sp, r7
    5228:	bd80      	pop	{r7, pc}
    522a:	bf00      	nop

0000522c <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    522c:	b580      	push	{r7, lr}
    522e:	b084      	sub	sp, #16
    5230:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    5232:	f001 fe2b 	bl	6e8c <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    5236:	f7ff ffe1 	bl	51fc <MSS_MAC_link_status>
    523a:	4603      	mov	r3, r0
    523c:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    523e:	683b      	ldr	r3, [r7, #0]
    5240:	f003 0301 	and.w	r3, r3, #1
    5244:	b2db      	uxtb	r3, r3
    5246:	2b00      	cmp	r3, #0
    5248:	d051      	beq.n	52ee <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    524a:	f000 ffb9 	bl	61c0 <MAC_stop_transmission>
    524e:	4603      	mov	r3, r0
    5250:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5252:	687b      	ldr	r3, [r7, #4]
    5254:	2b00      	cmp	r3, #0
    5256:	d013      	beq.n	5280 <MSS_MAC_auto_setup_link+0x54>
    5258:	687b      	ldr	r3, [r7, #4]
    525a:	b2da      	uxtb	r2, r3
    525c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5264:	715a      	strb	r2, [r3, #5]
    5266:	687b      	ldr	r3, [r7, #4]
    5268:	2b00      	cmp	r3, #0
    526a:	d009      	beq.n	5280 <MSS_MAC_auto_setup_link+0x54>
    526c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5270:	f383 8811 	msr	BASEPRI, r3
    5274:	f3bf 8f6f 	isb	sy
    5278:	f3bf 8f4f 	dsb	sy
    527c:	60bb      	str	r3, [r7, #8]
    527e:	e7fe      	b.n	527e <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    5280:	f000 ffdc 	bl	623c <MAC_stop_receiving>
    5284:	4603      	mov	r3, r0
    5286:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    5288:	687b      	ldr	r3, [r7, #4]
    528a:	2b00      	cmp	r3, #0
    528c:	d013      	beq.n	52b6 <MSS_MAC_auto_setup_link+0x8a>
    528e:	687b      	ldr	r3, [r7, #4]
    5290:	b2da      	uxtb	r2, r3
    5292:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    529a:	715a      	strb	r2, [r3, #5]
    529c:	687b      	ldr	r3, [r7, #4]
    529e:	2b00      	cmp	r3, #0
    52a0:	d009      	beq.n	52b6 <MSS_MAC_auto_setup_link+0x8a>
    52a2:	f04f 0328 	mov.w	r3, #40	; 0x28
    52a6:	f383 8811 	msr	BASEPRI, r3
    52aa:	f3bf 8f6f 	isb	sy
    52ae:	f3bf 8f4f 	dsb	sy
    52b2:	60fb      	str	r3, [r7, #12]
    52b4:	e7fe      	b.n	52b4 <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    52b6:	f240 0300 	movw	r3, #0
    52ba:	f2c4 2306 	movt	r3, #16902	; 0x4206
    52be:	683a      	ldr	r2, [r7, #0]
    52c0:	f002 0202 	and.w	r2, r2, #2
    52c4:	2a00      	cmp	r2, #0
    52c6:	d002      	beq.n	52ce <MSS_MAC_auto_setup_link+0xa2>
    52c8:	f04f 0201 	mov.w	r2, #1
    52cc:	e001      	b.n	52d2 <MSS_MAC_auto_setup_link+0xa6>
    52ce:	f04f 0200 	mov.w	r2, #0
    52d2:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    52d6:	f240 0300 	movw	r3, #0
    52da:	f2c4 2306 	movt	r3, #16902	; 0x4206
    52de:	f04f 0201 	mov.w	r2, #1
    52e2:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    52e6:	f000 ff9b 	bl	6220 <MAC_start_transmission>
	    MAC_start_receiving();
    52ea:	f000 ffd7 	bl	629c <MAC_start_receiving>
    }

    return link;
    52ee:	683b      	ldr	r3, [r7, #0]
}
    52f0:	4618      	mov	r0, r3
    52f2:	f107 0710 	add.w	r7, r7, #16
    52f6:	46bd      	mov	sp, r7
    52f8:	bd80      	pop	{r7, pc}
    52fa:	bf00      	nop

000052fc <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    52fc:	b580      	push	{r7, lr}
    52fe:	b084      	sub	sp, #16
    5300:	af00      	add	r7, sp, #0
    5302:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    5304:	687b      	ldr	r3, [r7, #4]
    5306:	781b      	ldrb	r3, [r3, #0]
    5308:	f003 0301 	and.w	r3, r3, #1
    530c:	2b00      	cmp	r3, #0
    530e:	d009      	beq.n	5324 <MSS_MAC_set_mac_address+0x28>
    5310:	f04f 0328 	mov.w	r3, #40	; 0x28
    5314:	f383 8811 	msr	BASEPRI, r3
    5318:	f3bf 8f6f 	isb	sy
    531c:	f3bf 8f4f 	dsb	sy
    5320:	60fb      	str	r3, [r7, #12]
    5322:	e7fe      	b.n	5322 <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    5324:	481c      	ldr	r0, [pc, #112]	; (5398 <MSS_MAC_set_mac_address+0x9c>)
    5326:	6879      	ldr	r1, [r7, #4]
    5328:	f04f 0206 	mov.w	r2, #6
    532c:	f001 faf8 	bl	6920 <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5330:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5338:	791b      	ldrb	r3, [r3, #4]
    533a:	f003 0302 	and.w	r3, r3, #2
    533e:	2b00      	cmp	r3, #0
    5340:	d023      	beq.n	538a <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    5342:	f04f 0354 	mov.w	r3, #84	; 0x54
    5346:	60bb      	str	r3, [r7, #8]
    5348:	e01c      	b.n	5384 <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    534a:	68ba      	ldr	r2, [r7, #8]
    534c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5354:	4413      	add	r3, r2
    5356:	7b1b      	ldrb	r3, [r3, #12]
    5358:	f003 0301 	and.w	r3, r3, #1
    535c:	b2db      	uxtb	r3, r3
    535e:	2b00      	cmp	r3, #0
    5360:	d003      	beq.n	536a <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    5362:	f04f 33ff 	mov.w	r3, #4294967295
    5366:	60bb      	str	r3, [r7, #8]
    5368:	e008      	b.n	537c <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    536a:	68ba      	ldr	r2, [r7, #8]
    536c:	4b0b      	ldr	r3, [pc, #44]	; (539c <MSS_MAC_set_mac_address+0xa0>)
    536e:	4413      	add	r3, r2
    5370:	4618      	mov	r0, r3
    5372:	4909      	ldr	r1, [pc, #36]	; (5398 <MSS_MAC_set_mac_address+0x9c>)
    5374:	f04f 0206 	mov.w	r2, #6
    5378:	f001 fad2 	bl	6920 <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    537c:	68bb      	ldr	r3, [r7, #8]
    537e:	f1a3 0306 	sub.w	r3, r3, #6
    5382:	60bb      	str	r3, [r7, #8]
    5384:	68bb      	ldr	r3, [r7, #8]
    5386:	2b00      	cmp	r3, #0
    5388:	dadf      	bge.n	534a <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    538a:	f000 fd63 	bl	5e54 <MAC_send_setup_frame>
}
    538e:	f107 0710 	add.w	r7, r7, #16
    5392:	46bd      	mov	sp, r7
    5394:	bd80      	pop	{r7, pc}
    5396:	bf00      	nop
    5398:	2000aaea 	.word	0x2000aaea
    539c:	2000aaf0 	.word	0x2000aaf0

000053a0 <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    53a0:	b580      	push	{r7, lr}
    53a2:	b082      	sub	sp, #8
    53a4:	af00      	add	r7, sp, #0
    53a6:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    53a8:	6878      	ldr	r0, [r7, #4]
    53aa:	4904      	ldr	r1, [pc, #16]	; (53bc <MSS_MAC_get_mac_address+0x1c>)
    53ac:	f04f 0206 	mov.w	r2, #6
    53b0:	f001 fab6 	bl	6920 <MAC_memcpy>
}
    53b4:	f107 0708 	add.w	r7, r7, #8
    53b8:	46bd      	mov	sp, r7
    53ba:	bd80      	pop	{r7, pc}
    53bc:	2000aaea 	.word	0x2000aaea

000053c0 <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    53c0:	b580      	push	{r7, lr}
    53c2:	b08a      	sub	sp, #40	; 0x28
    53c4:	af00      	add	r7, sp, #0
    53c6:	4603      	mov	r3, r0
    53c8:	6039      	str	r1, [r7, #0]
    53ca:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    53cc:	88fb      	ldrh	r3, [r7, #6]
    53ce:	2b00      	cmp	r3, #0
    53d0:	d007      	beq.n	53e2 <MSS_MAC_set_mac_filters+0x22>
    53d2:	f240 638c 	movw	r3, #1676	; 0x68c
    53d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53da:	681b      	ldr	r3, [r3, #0]
    53dc:	683a      	ldr	r2, [r7, #0]
    53de:	429a      	cmp	r2, r3
    53e0:	d002      	beq.n	53e8 <MSS_MAC_set_mac_filters+0x28>
    53e2:	f04f 0301 	mov.w	r3, #1
    53e6:	e001      	b.n	53ec <MSS_MAC_set_mac_filters+0x2c>
    53e8:	f04f 0300 	mov.w	r3, #0
    53ec:	2b00      	cmp	r3, #0
    53ee:	d109      	bne.n	5404 <MSS_MAC_set_mac_filters+0x44>
    53f0:	f04f 0328 	mov.w	r3, #40	; 0x28
    53f4:	f383 8811 	msr	BASEPRI, r3
    53f8:	f3bf 8f6f 	isb	sy
    53fc:	f3bf 8f4f 	dsb	sy
    5400:	623b      	str	r3, [r7, #32]
    5402:	e7fe      	b.n	5402 <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5404:	f04f 0300 	mov.w	r3, #0
    5408:	60fb      	str	r3, [r7, #12]
    540a:	e01c      	b.n	5446 <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    540c:	68fa      	ldr	r2, [r7, #12]
    540e:	4613      	mov	r3, r2
    5410:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5414:	4413      	add	r3, r2
    5416:	ea4f 0343 	mov.w	r3, r3, lsl #1
    541a:	461a      	mov	r2, r3
    541c:	683b      	ldr	r3, [r7, #0]
    541e:	4413      	add	r3, r2
    5420:	781b      	ldrb	r3, [r3, #0]
    5422:	f003 0301 	and.w	r3, r3, #1
    5426:	2b00      	cmp	r3, #0
    5428:	d109      	bne.n	543e <MSS_MAC_set_mac_filters+0x7e>
    542a:	f04f 0328 	mov.w	r3, #40	; 0x28
    542e:	f383 8811 	msr	BASEPRI, r3
    5432:	f3bf 8f6f 	isb	sy
    5436:	f3bf 8f4f 	dsb	sy
    543a:	627b      	str	r3, [r7, #36]	; 0x24
    543c:	e7fe      	b.n	543c <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    543e:	68fb      	ldr	r3, [r7, #12]
    5440:	f103 0301 	add.w	r3, r3, #1
    5444:	60fb      	str	r3, [r7, #12]
    5446:	88fa      	ldrh	r2, [r7, #6]
    5448:	68fb      	ldr	r3, [r7, #12]
    544a:	429a      	cmp	r2, r3
    544c:	dcde      	bgt.n	540c <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    544e:	88fb      	ldrh	r3, [r7, #6]
    5450:	2b0f      	cmp	r3, #15
    5452:	d833      	bhi.n	54bc <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    5454:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    545c:	791b      	ldrb	r3, [r3, #4]
    545e:	f043 0302 	orr.w	r3, r3, #2
    5462:	b2da      	uxtb	r2, r3
    5464:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5468:	f2c2 0300 	movt	r3, #8192	; 0x2000
    546c:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    546e:	88fa      	ldrh	r2, [r7, #6]
    5470:	4613      	mov	r3, r2
    5472:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5476:	4413      	add	r3, r2
    5478:	ea4f 0343 	mov.w	r3, r3, lsl #1
    547c:	483c      	ldr	r0, [pc, #240]	; (5570 <MSS_MAC_set_mac_filters+0x1b0>)
    547e:	6839      	ldr	r1, [r7, #0]
    5480:	461a      	mov	r2, r3
    5482:	f001 fa4d 	bl	6920 <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    5486:	88fb      	ldrh	r3, [r7, #6]
    5488:	613b      	str	r3, [r7, #16]
    548a:	e013      	b.n	54b4 <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    548c:	693a      	ldr	r2, [r7, #16]
    548e:	4613      	mov	r3, r2
    5490:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5494:	4413      	add	r3, r2
    5496:	ea4f 0343 	mov.w	r3, r3, lsl #1
    549a:	461a      	mov	r2, r3
    549c:	4b34      	ldr	r3, [pc, #208]	; (5570 <MSS_MAC_set_mac_filters+0x1b0>)
    549e:	4413      	add	r3, r2
    54a0:	4618      	mov	r0, r3
    54a2:	4934      	ldr	r1, [pc, #208]	; (5574 <MSS_MAC_set_mac_filters+0x1b4>)
    54a4:	f04f 0206 	mov.w	r2, #6
    54a8:	f001 fa3a 	bl	6920 <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    54ac:	693b      	ldr	r3, [r7, #16]
    54ae:	f103 0301 	add.w	r3, r3, #1
    54b2:	613b      	str	r3, [r7, #16]
    54b4:	693b      	ldr	r3, [r7, #16]
    54b6:	2b0e      	cmp	r3, #14
    54b8:	dde8      	ble.n	548c <MSS_MAC_set_mac_filters+0xcc>
    54ba:	e052      	b.n	5562 <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    54bc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    54c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54c4:	791b      	ldrb	r3, [r3, #4]
    54c6:	461a      	mov	r2, r3
    54c8:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    54cc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    54d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54d4:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    54d6:	4826      	ldr	r0, [pc, #152]	; (5570 <MSS_MAC_set_mac_filters+0x1b0>)
    54d8:	f04f 0100 	mov.w	r1, #0
    54dc:	f04f 0240 	mov.w	r2, #64	; 0x40
    54e0:	f000 ffde 	bl	64a0 <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    54e4:	f04f 0300 	mov.w	r3, #0
    54e8:	617b      	str	r3, [r7, #20]
    54ea:	f04f 0300 	mov.w	r3, #0
    54ee:	61bb      	str	r3, [r7, #24]
    54f0:	e033      	b.n	555a <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    54f2:	69ba      	ldr	r2, [r7, #24]
    54f4:	683b      	ldr	r3, [r7, #0]
    54f6:	4413      	add	r3, r2
    54f8:	4618      	mov	r0, r3
    54fa:	f04f 0106 	mov.w	r1, #6
    54fe:	f7fe ff0b 	bl	4318 <mss_ethernet_crc>
    5502:	4603      	mov	r3, r0
    5504:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    5508:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    550c:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    550e:	69fb      	ldr	r3, [r7, #28]
    5510:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5514:	4619      	mov	r1, r3
    5516:	461a      	mov	r2, r3
    5518:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    551c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5520:	4413      	add	r3, r2
    5522:	7b1b      	ldrb	r3, [r3, #12]
    5524:	461a      	mov	r2, r3
    5526:	69fb      	ldr	r3, [r7, #28]
    5528:	f003 0307 	and.w	r3, r3, #7
    552c:	f04f 0001 	mov.w	r0, #1
    5530:	fa00 f303 	lsl.w	r3, r0, r3
    5534:	b2db      	uxtb	r3, r3
    5536:	ea42 0303 	orr.w	r3, r2, r3
    553a:	b2db      	uxtb	r3, r3
    553c:	b2da      	uxtb	r2, r3
    553e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5546:	440b      	add	r3, r1
    5548:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    554a:	697b      	ldr	r3, [r7, #20]
    554c:	f103 0301 	add.w	r3, r3, #1
    5550:	617b      	str	r3, [r7, #20]
    5552:	69bb      	ldr	r3, [r7, #24]
    5554:	f103 0306 	add.w	r3, r3, #6
    5558:	61bb      	str	r3, [r7, #24]
    555a:	88fa      	ldrh	r2, [r7, #6]
    555c:	697b      	ldr	r3, [r7, #20]
    555e:	429a      	cmp	r2, r3
    5560:	dcc7      	bgt.n	54f2 <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    5562:	f000 fc77 	bl	5e54 <MAC_send_setup_frame>
}
    5566:	f107 0728 	add.w	r7, r7, #40	; 0x28
    556a:	46bd      	mov	sp, r7
    556c:	bd80      	pop	{r7, pc}
    556e:	bf00      	nop
    5570:	2000aaf0 	.word	0x2000aaf0
    5574:	2000aaea 	.word	0x2000aaea

00005578 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    5578:	4668      	mov	r0, sp
    557a:	f020 0107 	bic.w	r1, r0, #7
    557e:	468d      	mov	sp, r1
    5580:	b581      	push	{r0, r7, lr}
    5582:	b083      	sub	sp, #12
    5584:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    5586:	f04f 0300 	mov.w	r3, #0
    558a:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    558c:	f243 0300 	movw	r3, #12288	; 0x3000
    5590:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5596:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    5598:	687b      	ldr	r3, [r7, #4]
    559a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    559e:	2b00      	cmp	r3, #0
    55a0:	d062      	beq.n	5668 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    55a2:	687b      	ldr	r3, [r7, #4]
    55a4:	f003 0301 	and.w	r3, r3, #1
    55a8:	b2db      	uxtb	r3, r3
    55aa:	2b00      	cmp	r3, #0
    55ac:	d02b      	beq.n	5606 <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    55ae:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    55b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55b6:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    55ba:	ea4f 2212 	mov.w	r2, r2, lsr #8
    55be:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    55c2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    55c6:	ea43 0302 	orr.w	r3, r3, r2
    55ca:	f103 0201 	add.w	r2, r3, #1
    55ce:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    55d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    55d6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    55da:	ea4f 2101 	mov.w	r1, r1, lsl #8
    55de:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    55e2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    55e6:	ea40 0101 	orr.w	r1, r0, r1
    55ea:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    55ee:	ea4f 6212 	mov.w	r2, r2, lsr #24
    55f2:	f04f 0100 	mov.w	r1, #0
    55f6:	ea41 0202 	orr.w	r2, r1, r2
    55fa:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    55fe:	683b      	ldr	r3, [r7, #0]
    5600:	f043 0301 	orr.w	r3, r3, #1
    5604:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    5606:	687b      	ldr	r3, [r7, #4]
    5608:	f003 0340 	and.w	r3, r3, #64	; 0x40
    560c:	2b00      	cmp	r3, #0
    560e:	d02b      	beq.n	5668 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    5610:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5618:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    561c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5620:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5624:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5628:	ea43 0302 	orr.w	r3, r3, r2
    562c:	f103 0201 	add.w	r2, r3, #1
    5630:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5638:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    563c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5640:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    5644:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5648:	ea40 0101 	orr.w	r1, r0, r1
    564c:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    5650:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5654:	f04f 0100 	mov.w	r1, #0
    5658:	ea41 0202 	orr.w	r2, r1, r2
    565c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    5660:	683b      	ldr	r3, [r7, #0]
    5662:	f043 0302 	orr.w	r3, r3, #2
    5666:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    5668:	f243 0300 	movw	r3, #12288	; 0x3000
    566c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5670:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    5674:	f2c0 0201 	movt	r2, #1
    5678:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    567a:	683b      	ldr	r3, [r7, #0]
    567c:	2b00      	cmp	r3, #0
    567e:	d012      	beq.n	56a6 <EthernetMAC_IRQHandler+0x12e>
    5680:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5688:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    568a:	f240 6390 	movw	r3, #1680	; 0x690
    568e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5692:	681b      	ldr	r3, [r3, #0]
    5694:	429a      	cmp	r2, r3
    5696:	d006      	beq.n	56a6 <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    5698:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    569c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    56a2:	6838      	ldr	r0, [r7, #0]
    56a4:	4798      	blx	r3
    }
}
    56a6:	f107 070c 	add.w	r7, r7, #12
    56aa:	46bd      	mov	sp, r7
    56ac:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    56b0:	4685      	mov	sp, r0
    56b2:	4770      	bx	lr

000056b4 <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    56b4:	b480      	push	{r7}
    56b6:	b083      	sub	sp, #12
    56b8:	af00      	add	r7, sp, #0
    56ba:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    56bc:	f240 0300 	movw	r3, #0
    56c0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    56c4:	f04f 0200 	mov.w	r2, #0
    56c8:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    56cc:	f240 0300 	movw	r3, #0
    56d0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    56d4:	f04f 0200 	mov.w	r2, #0
    56d8:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    56dc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    56e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56e4:	687a      	ldr	r2, [r7, #4]
    56e6:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    56e8:	f240 6390 	movw	r3, #1680	; 0x690
    56ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56f0:	681b      	ldr	r3, [r3, #0]
    56f2:	687a      	ldr	r2, [r7, #4]
    56f4:	429a      	cmp	r2, r3
    56f6:	d00f      	beq.n	5718 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    56f8:	f240 0300 	movw	r3, #0
    56fc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5700:	f04f 0201 	mov.w	r2, #1
    5704:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    5708:	f240 0300 	movw	r3, #0
    570c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5710:	f04f 0201 	mov.w	r2, #1
    5714:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    5718:	f107 070c 	add.w	r7, r7, #12
    571c:	46bd      	mov	sp, r7
    571e:	bc80      	pop	{r7}
    5720:	4770      	bx	lr
    5722:	bf00      	nop

00005724 <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    5724:	b480      	push	{r7}
    5726:	b083      	sub	sp, #12
    5728:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    572a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    572e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5732:	795b      	ldrb	r3, [r3, #5]
    5734:	f1c3 0300 	rsb	r3, r3, #0
    5738:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    573a:	f997 3003 	ldrsb.w	r3, [r7, #3]
    573e:	2b07      	cmp	r3, #7
    5740:	dd05      	ble.n	574e <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    5742:	f24b 23b0 	movw	r3, #45744	; 0xb2b0
    5746:	f2c0 0301 	movt	r3, #1
    574a:	607b      	str	r3, [r7, #4]
    574c:	e00d      	b.n	576a <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    574e:	f24b 22c0 	movw	r2, #45760	; 0xb2c0
    5752:	f2c0 0201 	movt	r2, #1
    5756:	f997 1003 	ldrsb.w	r1, [r7, #3]
    575a:	460b      	mov	r3, r1
    575c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5760:	440b      	add	r3, r1
    5762:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5766:	4413      	add	r3, r2
    5768:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    576a:	687b      	ldr	r3, [r7, #4]
}
    576c:	4618      	mov	r0, r3
    576e:	f107 070c 	add.w	r7, r7, #12
    5772:	46bd      	mov	sp, r7
    5774:	bc80      	pop	{r7}
    5776:	4770      	bx	lr

00005778 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    5778:	b480      	push	{r7}
    577a:	b085      	sub	sp, #20
    577c:	af00      	add	r7, sp, #0
    577e:	4603      	mov	r3, r0
    5780:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    5782:	f04f 0300 	mov.w	r3, #0
    5786:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    5788:	79fb      	ldrb	r3, [r7, #7]
    578a:	2b11      	cmp	r3, #17
    578c:	f200 8147 	bhi.w	5a1e <MSS_MAC_get_statistics+0x2a6>
    5790:	a201      	add	r2, pc, #4	; (adr r2, 5798 <MSS_MAC_get_statistics+0x20>)
    5792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5796:	bf00      	nop
    5798:	000057e1 	.word	0x000057e1
    579c:	00005801 	.word	0x00005801
    57a0:	00005821 	.word	0x00005821
    57a4:	00005841 	.word	0x00005841
    57a8:	00005861 	.word	0x00005861
    57ac:	00005881 	.word	0x00005881
    57b0:	000058a1 	.word	0x000058a1
    57b4:	000058c1 	.word	0x000058c1
    57b8:	000058e1 	.word	0x000058e1
    57bc:	00005901 	.word	0x00005901
    57c0:	00005921 	.word	0x00005921
    57c4:	00005941 	.word	0x00005941
    57c8:	00005961 	.word	0x00005961
    57cc:	00005981 	.word	0x00005981
    57d0:	000059a1 	.word	0x000059a1
    57d4:	000059c1 	.word	0x000059c1
    57d8:	000059e1 	.word	0x000059e1
    57dc:	00005a01 	.word	0x00005a01
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    57e0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    57e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57e8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    57ec:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57f0:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    57f4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57f8:	ea43 0302 	orr.w	r3, r3, r2
    57fc:	60fb      	str	r3, [r7, #12]
        break;
    57fe:	e10e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    5800:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5808:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    580c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5810:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5814:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5818:	ea43 0302 	orr.w	r3, r3, r2
    581c:	60fb      	str	r3, [r7, #12]
        break;
    581e:	e0fe      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    5820:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5828:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    582c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5830:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5834:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5838:	ea43 0302 	orr.w	r3, r3, r2
    583c:	60fb      	str	r3, [r7, #12]
        break;
    583e:	e0ee      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    5840:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5844:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5848:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    584c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5850:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5854:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5858:	ea43 0302 	orr.w	r3, r3, r2
    585c:	60fb      	str	r3, [r7, #12]
        break;
    585e:	e0de      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    5860:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5868:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    586c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5870:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5874:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5878:	ea43 0302 	orr.w	r3, r3, r2
    587c:	60fb      	str	r3, [r7, #12]
        break;
    587e:	e0ce      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    5880:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5888:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    588c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5890:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5894:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5898:	ea43 0302 	orr.w	r3, r3, r2
    589c:	60fb      	str	r3, [r7, #12]
        break;
    589e:	e0be      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    58a0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    58a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58a8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    58ac:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58b0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    58b4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58b8:	ea43 0302 	orr.w	r3, r3, r2
    58bc:	60fb      	str	r3, [r7, #12]
        break;
    58be:	e0ae      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    58c0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    58c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58c8:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    58cc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58d0:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    58d4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58d8:	ea43 0302 	orr.w	r3, r3, r2
    58dc:	60fb      	str	r3, [r7, #12]
        break;
    58de:	e09e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    58e0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    58e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58e8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    58ec:	ea4f 2212 	mov.w	r2, r2, lsr #8
    58f0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    58f4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    58f8:	ea43 0302 	orr.w	r3, r3, r2
    58fc:	60fb      	str	r3, [r7, #12]
        break;
    58fe:	e08e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    5900:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5904:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5908:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    590c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5910:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5914:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5918:	ea43 0302 	orr.w	r3, r3, r2
    591c:	60fb      	str	r3, [r7, #12]
        break;
    591e:	e07e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    5920:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5928:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    592c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5930:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5934:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5938:	ea43 0302 	orr.w	r3, r3, r2
    593c:	60fb      	str	r3, [r7, #12]
        break;
    593e:	e06e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    5940:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5948:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    594c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5950:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    5954:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5958:	ea43 0302 	orr.w	r3, r3, r2
    595c:	60fb      	str	r3, [r7, #12]
        break;
    595e:	e05e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    5960:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5968:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    596c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5970:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    5974:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5978:	ea43 0302 	orr.w	r3, r3, r2
    597c:	60fb      	str	r3, [r7, #12]
        break;
    597e:	e04e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    5980:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5988:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    598c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5990:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5994:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5998:	ea43 0302 	orr.w	r3, r3, r2
    599c:	60fb      	str	r3, [r7, #12]
        break;
    599e:	e03e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    59a0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    59a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59a8:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    59ac:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59b0:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    59b4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59b8:	ea43 0302 	orr.w	r3, r3, r2
    59bc:	60fb      	str	r3, [r7, #12]
        break;
    59be:	e02e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    59c0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    59c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59c8:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    59cc:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59d0:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    59d4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59d8:	ea43 0302 	orr.w	r3, r3, r2
    59dc:	60fb      	str	r3, [r7, #12]
        break;
    59de:	e01e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    59e0:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    59e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    59e8:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    59ec:	ea4f 2212 	mov.w	r2, r2, lsr #8
    59f0:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    59f4:	ea4f 6303 	mov.w	r3, r3, lsl #24
    59f8:	ea43 0302 	orr.w	r3, r3, r2
    59fc:	60fb      	str	r3, [r7, #12]
        break;
    59fe:	e00e      	b.n	5a1e <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    5a00:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a08:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5a0c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a10:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5a14:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a18:	ea43 0302 	orr.w	r3, r3, r2
    5a1c:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    5a1e:	68fb      	ldr	r3, [r7, #12]
}
    5a20:	4618      	mov	r0, r3
    5a22:	f107 0714 	add.w	r7, r7, #20
    5a26:	46bd      	mov	sp, r7
    5a28:	bc80      	pop	{r7}
    5a2a:	4770      	bx	lr

00005a2c <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5a2c:	b580      	push	{r7, lr}
    5a2e:	b082      	sub	sp, #8
    5a30:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    5a32:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a3a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5a3e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a46:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5a4a:	4413      	add	r3, r2
    5a4c:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5a50:	681b      	ldr	r3, [r3, #0]
    5a52:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    5a54:	687b      	ldr	r3, [r7, #4]
    5a56:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    5a5a:	2b00      	cmp	r3, #0
    5a5c:	d027      	beq.n	5aae <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    5a5e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a66:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5a6a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a6e:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5a72:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a76:	ea43 0302 	orr.w	r3, r3, r2
    5a7a:	f103 0201 	add.w	r2, r3, #1
    5a7e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a86:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5a8a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5a8e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    5a92:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5a96:	ea40 0101 	orr.w	r1, r0, r1
    5a9a:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    5a9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5aa2:	f04f 0100 	mov.w	r1, #0
    5aa6:	ea41 0202 	orr.w	r2, r1, r2
    5aaa:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    5aae:	687b      	ldr	r3, [r7, #4]
    5ab0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5ab4:	2b00      	cmp	r3, #0
    5ab6:	d027      	beq.n	5b08 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5ab8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ac0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5ac4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ac8:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5acc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ad0:	ea43 0302 	orr.w	r3, r3, r2
    5ad4:	f103 0201 	add.w	r2, r3, #1
    5ad8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ae0:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ae4:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5ae8:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5aec:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5af0:	ea40 0101 	orr.w	r1, r0, r1
    5af4:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5af8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5afc:	f04f 0100 	mov.w	r1, #0
    5b00:	ea41 0202 	orr.w	r2, r1, r2
    5b04:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5b08:	687b      	ldr	r3, [r7, #4]
    5b0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5b0e:	2b00      	cmp	r3, #0
    5b10:	d027      	beq.n	5b62 <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    5b12:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b1a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5b1e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b22:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5b26:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b2a:	ea43 0302 	orr.w	r3, r3, r2
    5b2e:	f103 0201 	add.w	r2, r3, #1
    5b32:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b3a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b3e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b42:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5b46:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5b4a:	ea40 0101 	orr.w	r1, r0, r1
    5b4e:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    5b52:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5b56:	f04f 0100 	mov.w	r1, #0
    5b5a:	ea41 0202 	orr.w	r2, r1, r2
    5b5e:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    5b62:	687b      	ldr	r3, [r7, #4]
    5b64:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5b68:	2b00      	cmp	r3, #0
    5b6a:	d127      	bne.n	5bbc <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5b6c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b74:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5b78:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b7c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5b80:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b84:	ea43 0302 	orr.w	r3, r3, r2
    5b88:	f103 0201 	add.w	r2, r3, #1
    5b8c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b94:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5b98:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5b9c:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5ba0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5ba4:	ea40 0101 	orr.w	r1, r0, r1
    5ba8:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5bac:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5bb0:	f04f 0100 	mov.w	r1, #0
    5bb4:	ea41 0202 	orr.w	r2, r1, r2
    5bb8:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5bbc:	687b      	ldr	r3, [r7, #4]
    5bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5bc2:	2b00      	cmp	r3, #0
    5bc4:	d127      	bne.n	5c16 <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5bc6:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bce:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5bd2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bd6:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5bda:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5bde:	ea43 0302 	orr.w	r3, r3, r2
    5be2:	f103 0201 	add.w	r2, r3, #1
    5be6:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bee:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5bf2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5bf6:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5bfa:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5bfe:	ea40 0101 	orr.w	r1, r0, r1
    5c02:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5c06:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c0a:	f04f 0100 	mov.w	r1, #0
    5c0e:	ea41 0202 	orr.w	r2, r1, r2
    5c12:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5c16:	687b      	ldr	r3, [r7, #4]
    5c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5c1c:	2b00      	cmp	r3, #0
    5c1e:	d027      	beq.n	5c70 <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5c20:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c28:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5c2c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c30:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5c34:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c38:	ea43 0302 	orr.w	r3, r3, r2
    5c3c:	f103 0201 	add.w	r2, r3, #1
    5c40:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c48:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5c4c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5c50:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    5c54:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5c58:	ea40 0101 	orr.w	r1, r0, r1
    5c5c:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5c60:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5c64:	f04f 0100 	mov.w	r1, #0
    5c68:	ea41 0202 	orr.w	r2, r1, r2
    5c6c:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    5c70:	687b      	ldr	r3, [r7, #4]
    5c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5c76:	2b00      	cmp	r3, #0
    5c78:	d027      	beq.n	5cca <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    5c7a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c82:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5c86:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c8a:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5c8e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c92:	ea43 0302 	orr.w	r3, r3, r2
    5c96:	f103 0201 	add.w	r2, r3, #1
    5c9a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ca2:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ca6:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5caa:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    5cae:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5cb2:	ea40 0101 	orr.w	r1, r0, r1
    5cb6:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    5cba:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5cbe:	f04f 0100 	mov.w	r1, #0
    5cc2:	ea41 0202 	orr.w	r2, r1, r2
    5cc6:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    5cca:	687b      	ldr	r3, [r7, #4]
    5ccc:	f003 0302 	and.w	r3, r3, #2
    5cd0:	2b00      	cmp	r3, #0
    5cd2:	d027      	beq.n	5d24 <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    5cd4:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cdc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5ce0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5ce4:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5ce8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cec:	ea43 0302 	orr.w	r3, r3, r2
    5cf0:	f103 0201 	add.w	r2, r3, #1
    5cf4:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cfc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d00:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5d04:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    5d08:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5d0c:	ea40 0101 	orr.w	r1, r0, r1
    5d10:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    5d14:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d18:	f04f 0100 	mov.w	r1, #0
    5d1c:	ea41 0202 	orr.w	r2, r1, r2
    5d20:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    5d24:	f243 0300 	movw	r3, #12288	; 0x3000
    5d28:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5d2e:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    5d30:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d38:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5d3c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d40:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5d44:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d48:	ea43 0302 	orr.w	r3, r3, r2
    5d4c:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    5d4e:	6879      	ldr	r1, [r7, #4]
    5d50:	f240 0300 	movw	r3, #0
    5d54:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    5d58:	ea01 0303 	and.w	r3, r1, r3
    5d5c:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    5d60:	441a      	add	r2, r3
    5d62:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d6a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d6e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5d72:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    5d76:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5d7a:	ea40 0101 	orr.w	r1, r0, r1
    5d7e:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    5d82:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d86:	f04f 0100 	mov.w	r1, #0
    5d8a:	ea41 0202 	orr.w	r2, r1, r2
    5d8e:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5d92:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d9a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5d9e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5da2:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5da6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5daa:	ea43 0302 	orr.w	r3, r3, r2
    5dae:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    5db0:	687b      	ldr	r3, [r7, #4]
    5db2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5db6:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5dba:	441a      	add	r2, r3
    5dbc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dc4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5dc8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5dcc:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    5dd0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5dd4:	ea40 0101 	orr.w	r1, r0, r1
    5dd8:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    5ddc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5de0:	f04f 0100 	mov.w	r1, #0
    5de4:	ea41 0202 	orr.w	r2, r1, r2
    5de8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    5dec:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5df4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5df8:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e00:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5e04:	4413      	add	r3, r2
    5e06:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5e0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5e0e:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    5e10:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    5e1c:	f103 0101 	add.w	r1, r3, #1
    5e20:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    5e24:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    5e28:	fba3 2301 	umull	r2, r3, r3, r1
    5e2c:	ea4f 0293 	mov.w	r2, r3, lsr #2
    5e30:	4613      	mov	r3, r2
    5e32:	ea4f 0383 	mov.w	r3, r3, lsl #2
    5e36:	4413      	add	r3, r2
    5e38:	ebc3 0201 	rsb	r2, r3, r1
    5e3c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e44:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    5e48:	f000 fa28 	bl	629c <MAC_start_receiving>
}
    5e4c:	f107 0708 	add.w	r7, r7, #8
    5e50:	46bd      	mov	sp, r7
    5e52:	bd80      	pop	{r7, pc}

00005e54 <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    5e54:	b580      	push	{r7, lr}
    5e56:	b0be      	sub	sp, #248	; 0xf8
    5e58:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    5e5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    5e5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    5e62:	f240 03c0 	movw	r3, #192	; 0xc0
    5e66:	f6c0 2300 	movt	r3, #2560	; 0xa00
    5e6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    5e6e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e76:	791b      	ldrb	r3, [r3, #4]
    5e78:	f003 0302 	and.w	r3, r3, #2
    5e7c:	2b00      	cmp	r3, #0
    5e7e:	d105      	bne.n	5e8c <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    5e80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    5e84:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    5e88:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    5e8c:	f107 0304 	add.w	r3, r7, #4
    5e90:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    5e94:	f04f 0300 	mov.w	r3, #0
    5e98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    5e9c:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    5ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ea4:	791b      	ldrb	r3, [r3, #4]
    5ea6:	f003 0302 	and.w	r3, r3, #2
    5eaa:	2b00      	cmp	r3, #0
    5eac:	d00c      	beq.n	5ec8 <MAC_send_setup_frame+0x74>
    	b = 0;
    5eae:	f04f 0300 	mov.w	r3, #0
    5eb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    5eb6:	f04f 030c 	mov.w	r3, #12
    5eba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    5ebe:	f04f 035a 	mov.w	r3, #90	; 0x5a
    5ec2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    5ec6:	e00b      	b.n	5ee0 <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    5ec8:	f04f 039c 	mov.w	r3, #156	; 0x9c
    5ecc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    5ed0:	f04f 0300 	mov.w	r3, #0
    5ed4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    5ed8:	f04f 0340 	mov.w	r3, #64	; 0x40
    5edc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    5ee0:	4bb4      	ldr	r3, [pc, #720]	; (61b4 <MAC_send_setup_frame+0x360>)
    5ee2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    5ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5eea:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5eee:	7812      	ldrb	r2, [r2, #0]
    5ef0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5ef4:	440b      	add	r3, r1
    5ef6:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    5efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5efe:	f103 0301 	add.w	r3, r3, #1
    5f02:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f06:	f102 0201 	add.w	r2, r2, #1
    5f0a:	7812      	ldrb	r2, [r2, #0]
    5f0c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f10:	440b      	add	r3, r1
    5f12:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    5f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5f1a:	f103 0304 	add.w	r3, r3, #4
    5f1e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f22:	f102 0202 	add.w	r2, r2, #2
    5f26:	7812      	ldrb	r2, [r2, #0]
    5f28:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f2c:	440b      	add	r3, r1
    5f2e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    5f32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5f36:	f103 0305 	add.w	r3, r3, #5
    5f3a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f3e:	f102 0203 	add.w	r2, r2, #3
    5f42:	7812      	ldrb	r2, [r2, #0]
    5f44:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f48:	440b      	add	r3, r1
    5f4a:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    5f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5f52:	f103 0308 	add.w	r3, r3, #8
    5f56:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f5a:	f102 0204 	add.w	r2, r2, #4
    5f5e:	7812      	ldrb	r2, [r2, #0]
    5f60:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f64:	440b      	add	r3, r1
    5f66:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    5f6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    5f6e:	f103 0309 	add.w	r3, r3, #9
    5f72:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5f76:	f102 0205 	add.w	r2, r2, #5
    5f7a:	7812      	ldrb	r2, [r2, #0]
    5f7c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5f80:	440b      	add	r3, r1
    5f82:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    5f86:	4b8c      	ldr	r3, [pc, #560]	; (61b8 <MAC_send_setup_frame+0x364>)
    5f88:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    5f8c:	f04f 0300 	mov.w	r3, #0
    5f90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    5f94:	e081      	b.n	609a <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    5f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5f9a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5f9e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5fa2:	440a      	add	r2, r1
    5fa4:	7812      	ldrb	r2, [r2, #0]
    5fa6:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5faa:	440b      	add	r3, r1
    5fac:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5fb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5fb4:	f103 0301 	add.w	r3, r3, #1
    5fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    5fbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5fc0:	f103 0301 	add.w	r3, r3, #1
    5fc4:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5fc8:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5fcc:	440a      	add	r2, r1
    5fce:	7812      	ldrb	r2, [r2, #0]
    5fd0:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5fd4:	440b      	add	r3, r1
    5fd6:	f803 2cf4 	strb.w	r2, [r3, #-244]
    5fda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    5fde:	f103 0301 	add.w	r3, r3, #1
    5fe2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    5fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    5fea:	f103 0304 	add.w	r3, r3, #4
    5fee:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    5ff2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    5ff6:	440a      	add	r2, r1
    5ff8:	7812      	ldrb	r2, [r2, #0]
    5ffa:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    5ffe:	440b      	add	r3, r1
    6000:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6004:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6008:	f103 0301 	add.w	r3, r3, #1
    600c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    6010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6014:	f103 0305 	add.w	r3, r3, #5
    6018:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    601c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6020:	440a      	add	r2, r1
    6022:	7812      	ldrb	r2, [r2, #0]
    6024:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6028:	440b      	add	r3, r1
    602a:	f803 2cf4 	strb.w	r2, [r3, #-244]
    602e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6032:	f103 0301 	add.w	r3, r3, #1
    6036:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    603a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    603e:	f103 0308 	add.w	r3, r3, #8
    6042:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6046:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    604a:	440a      	add	r2, r1
    604c:	7812      	ldrb	r2, [r2, #0]
    604e:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6052:	440b      	add	r3, r1
    6054:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6058:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    605c:	f103 0301 	add.w	r3, r3, #1
    6060:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    6064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6068:	f103 0309 	add.w	r3, r3, #9
    606c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6070:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6074:	440a      	add	r2, r1
    6076:	7812      	ldrb	r2, [r2, #0]
    6078:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    607c:	440b      	add	r3, r1
    607e:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6082:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6086:	f103 0301 	add.w	r3, r3, #1
    608a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    608e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6092:	f103 030c 	add.w	r3, r3, #12
    6096:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    609a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    609e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    60a2:	429a      	cmp	r2, r3
    60a4:	f6ff af77 	blt.w	5f96 <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    60a8:	f000 f88a 	bl	61c0 <MAC_stop_transmission>
    60ac:	4603      	mov	r3, r0
    60ae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    60b2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    60b6:	2b00      	cmp	r3, #0
    60b8:	d00a      	beq.n	60d0 <MAC_send_setup_frame+0x27c>
    60ba:	f04f 0328 	mov.w	r3, #40	; 0x28
    60be:	f383 8811 	msr	BASEPRI, r3
    60c2:	f3bf 8f6f 	isb	sy
    60c6:	f3bf 8f4f 	dsb	sy
    60ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    60ce:	e7fe      	b.n	60ce <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    60d0:	f000 f8b4 	bl	623c <MAC_stop_receiving>
    60d4:	4603      	mov	r3, r0
    60d6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    60da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    60de:	2b00      	cmp	r3, #0
    60e0:	d00a      	beq.n	60f8 <MAC_send_setup_frame+0x2a4>
    60e2:	f04f 0328 	mov.w	r3, #40	; 0x28
    60e6:	f383 8811 	msr	BASEPRI, r3
    60ea:	f3bf 8f6f 	isb	sy
    60ee:	f3bf 8f4f 	dsb	sy
    60f2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    60f6:	e7fe      	b.n	60f6 <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    60f8:	f243 0300 	movw	r3, #12288	; 0x3000
    60fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6100:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    6104:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    6106:	f000 f88b 	bl	6220 <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    610a:	f04f 0300 	mov.w	r3, #0
    610e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    6112:	f242 7010 	movw	r0, #10000	; 0x2710
    6116:	f000 f921 	bl	635c <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    611a:	e00f      	b.n	613c <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    611c:	f243 0300 	movw	r3, #12288	; 0x3000
    6120:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6124:	f04f 0201 	mov.w	r2, #1
    6128:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    612a:	f000 f93f 	bl	63ac <MAC_get_time_out>
    612e:	4603      	mov	r3, r0
    6130:	2b00      	cmp	r3, #0
    6132:	d103      	bne.n	613c <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    6134:	f06f 0305 	mvn.w	r3, #5
    6138:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    613c:	f243 0300 	movw	r3, #12288	; 0x3000
    6140:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6146:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    614a:	ea4f 5313 	mov.w	r3, r3, lsr #20
    614e:	2b06      	cmp	r3, #6
    6150:	d003      	beq.n	615a <MAC_send_setup_frame+0x306>
    6152:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    6156:	2b00      	cmp	r3, #0
    6158:	d0e0      	beq.n	611c <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    615a:	f000 f831 	bl	61c0 <MAC_stop_transmission>
    615e:	4603      	mov	r3, r0
    6160:	2b00      	cmp	r3, #0
    6162:	d016      	beq.n	6192 <MAC_send_setup_frame+0x33e>
    6164:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    616c:	f04f 32ff 	mov.w	r2, #4294967295
    6170:	715a      	strb	r2, [r3, #5]
    6172:	f000 f825 	bl	61c0 <MAC_stop_transmission>
    6176:	4603      	mov	r3, r0
    6178:	2b00      	cmp	r3, #0
    617a:	d00a      	beq.n	6192 <MAC_send_setup_frame+0x33e>
    617c:	f04f 0328 	mov.w	r3, #40	; 0x28
    6180:	f383 8811 	msr	BASEPRI, r3
    6184:	f3bf 8f6f 	isb	sy
    6188:	f3bf 8f4f 	dsb	sy
    618c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    6190:	e7fe      	b.n	6190 <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    6192:	f243 0300 	movw	r3, #12288	; 0x3000
    6196:	f2c4 0300 	movt	r3, #16384	; 0x4000
    619a:	4a08      	ldr	r2, [pc, #32]	; (61bc <MAC_send_setup_frame+0x368>)
    619c:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    619e:	f000 f87d 	bl	629c <MAC_start_receiving>
    MAC_start_transmission();
    61a2:	f000 f83d 	bl	6220 <MAC_start_transmission>

    return ret;
    61a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    61aa:	4618      	mov	r0, r3
    61ac:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    61b0:	46bd      	mov	sp, r7
    61b2:	bd80      	pop	{r7, pc}
    61b4:	2000aaea 	.word	0x2000aaea
    61b8:	2000aaf0 	.word	0x2000aaf0
    61bc:	2000ab58 	.word	0x2000ab58

000061c0 <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    61c0:	b580      	push	{r7, lr}
    61c2:	b082      	sub	sp, #8
    61c4:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    61c6:	f04f 0300 	mov.w	r3, #0
    61ca:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    61cc:	f242 7010 	movw	r0, #10000	; 0x2710
    61d0:	f000 f8c4 	bl	635c <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    61d4:	e00f      	b.n	61f6 <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    61d6:	f240 0300 	movw	r3, #0
    61da:	f2c4 2306 	movt	r3, #16902	; 0x4206
    61de:	f04f 0200 	mov.w	r2, #0
    61e2:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    61e6:	f000 f8e1 	bl	63ac <MAC_get_time_out>
    61ea:	4603      	mov	r3, r0
    61ec:	2b00      	cmp	r3, #0
    61ee:	d102      	bne.n	61f6 <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    61f0:	f06f 0305 	mvn.w	r3, #5
    61f4:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    61f6:	f243 0300 	movw	r3, #12288	; 0x3000
    61fa:	f2c4 0300 	movt	r3, #16384	; 0x4000
    61fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6200:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6204:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6208:	2b00      	cmp	r3, #0
    620a:	d002      	beq.n	6212 <MAC_stop_transmission+0x52>
    620c:	687b      	ldr	r3, [r7, #4]
    620e:	2b00      	cmp	r3, #0
    6210:	d0e1      	beq.n	61d6 <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    6212:	687b      	ldr	r3, [r7, #4]
}
    6214:	4618      	mov	r0, r3
    6216:	f107 0708 	add.w	r7, r7, #8
    621a:	46bd      	mov	sp, r7
    621c:	bd80      	pop	{r7, pc}
    621e:	bf00      	nop

00006220 <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    6220:	b480      	push	{r7}
    6222:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    6224:	f240 0300 	movw	r3, #0
    6228:	f2c4 2306 	movt	r3, #16902	; 0x4206
    622c:	f04f 0201 	mov.w	r2, #1
    6230:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    6234:	46bd      	mov	sp, r7
    6236:	bc80      	pop	{r7}
    6238:	4770      	bx	lr
    623a:	bf00      	nop

0000623c <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    623c:	b580      	push	{r7, lr}
    623e:	b082      	sub	sp, #8
    6240:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    6242:	f04f 0300 	mov.w	r3, #0
    6246:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6248:	f242 7010 	movw	r0, #10000	; 0x2710
    624c:	f000 f886 	bl	635c <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    6250:	e00f      	b.n	6272 <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    6252:	f240 0300 	movw	r3, #0
    6256:	f2c4 2306 	movt	r3, #16902	; 0x4206
    625a:	f04f 0200 	mov.w	r2, #0
    625e:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    6262:	f000 f8a3 	bl	63ac <MAC_get_time_out>
    6266:	4603      	mov	r3, r0
    6268:	2b00      	cmp	r3, #0
    626a:	d102      	bne.n	6272 <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    626c:	f06f 0305 	mvn.w	r3, #5
    6270:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    6272:	f243 0300 	movw	r3, #12288	; 0x3000
    6276:	f2c4 0300 	movt	r3, #16384	; 0x4000
    627a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    627c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    6280:	ea4f 4353 	mov.w	r3, r3, lsr #17
    6284:	2b00      	cmp	r3, #0
    6286:	d002      	beq.n	628e <MAC_stop_receiving+0x52>
    6288:	687b      	ldr	r3, [r7, #4]
    628a:	2b00      	cmp	r3, #0
    628c:	d0e1      	beq.n	6252 <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    628e:	687b      	ldr	r3, [r7, #4]
}
    6290:	4618      	mov	r0, r3
    6292:	f107 0708 	add.w	r7, r7, #8
    6296:	46bd      	mov	sp, r7
    6298:	bd80      	pop	{r7, pc}
    629a:	bf00      	nop

0000629c <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    629c:	b480      	push	{r7}
    629e:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    62a0:	f240 0300 	movw	r3, #0
    62a4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    62a8:	f04f 0201 	mov.w	r2, #1
    62ac:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    62b0:	46bd      	mov	sp, r7
    62b2:	bc80      	pop	{r7}
    62b4:	4770      	bx	lr
    62b6:	bf00      	nop

000062b8 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    62b8:	b580      	push	{r7, lr}
    62ba:	b082      	sub	sp, #8
    62bc:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    62be:	f04f 0300 	mov.w	r3, #0
    62c2:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    62c4:	f04f 0301 	mov.w	r3, #1
    62c8:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    62ca:	f240 0300 	movw	r3, #0
    62ce:	f2c4 2306 	movt	r3, #16902	; 0x4206
    62d2:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    62d6:	2b00      	cmp	r3, #0
    62d8:	d023      	beq.n	6322 <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    62da:	f04f 0300 	mov.w	r3, #0
    62de:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    62e0:	e020      	b.n	6324 <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    62e2:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    62e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62ea:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    62ee:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    62f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62f6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    62fa:	4413      	add	r3, r2
    62fc:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6300:	681b      	ldr	r3, [r3, #0]
    6302:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    6306:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    630a:	d006      	beq.n	631a <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    630c:	f7ff fb8e 	bl	5a2c <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    6310:	683b      	ldr	r3, [r7, #0]
    6312:	f103 0301 	add.w	r3, r3, #1
    6316:	603b      	str	r3, [r7, #0]
    6318:	e004      	b.n	6324 <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    631a:	f04f 0300 	mov.w	r3, #0
    631e:	71fb      	strb	r3, [r7, #7]
    6320:	e000      	b.n	6324 <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    6322:	bf00      	nop
    6324:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6328:	f2c2 0300 	movt	r3, #8192	; 0x2000
    632c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    6330:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6338:	ea4f 1202 	mov.w	r2, r2, lsl #4
    633c:	4413      	add	r3, r2
    633e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6342:	681b      	ldr	r3, [r3, #0]
    6344:	2b00      	cmp	r3, #0
    6346:	db03      	blt.n	6350 <MAC_dismiss_bad_frames+0x98>
    6348:	f997 3007 	ldrsb.w	r3, [r7, #7]
    634c:	2b01      	cmp	r3, #1
    634e:	d0c8      	beq.n	62e2 <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    6350:	683b      	ldr	r3, [r7, #0]
}
    6352:	4618      	mov	r0, r3
    6354:	f107 0708 	add.w	r7, r7, #8
    6358:	46bd      	mov	sp, r7
    635a:	bd80      	pop	{r7, pc}

0000635c <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    635c:	b480      	push	{r7}
    635e:	b083      	sub	sp, #12
    6360:	af00      	add	r7, sp, #0
    6362:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    6364:	687b      	ldr	r3, [r7, #4]
    6366:	f04f 027a 	mov.w	r2, #122	; 0x7a
    636a:	fb02 f203 	mul.w	r2, r2, r3
    636e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    6372:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    6376:	fba3 1302 	umull	r1, r3, r3, r2
    637a:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    637e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6386:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    6388:	f243 0300 	movw	r3, #12288	; 0x3000
    638c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    6392:	b29a      	uxth	r2, r3
    6394:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    639c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    63a0:	f107 070c 	add.w	r7, r7, #12
    63a4:	46bd      	mov	sp, r7
    63a6:	bc80      	pop	{r7}
    63a8:	4770      	bx	lr
    63aa:	bf00      	nop

000063ac <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    63ac:	b480      	push	{r7}
    63ae:	b083      	sub	sp, #12
    63b0:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    63b2:	f04f 0300 	mov.w	r3, #0
    63b6:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    63b8:	f243 0300 	movw	r3, #12288	; 0x3000
    63bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    63c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    63c2:	ea4f 4303 	mov.w	r3, r3, lsl #16
    63c6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    63ca:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    63cc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    63d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63d4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    63d8:	461a      	mov	r2, r3
    63da:	683b      	ldr	r3, [r7, #0]
    63dc:	429a      	cmp	r2, r3
    63de:	d202      	bcs.n	63e6 <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    63e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    63e4:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    63e6:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    63ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    63ee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    63f2:	461a      	mov	r2, r3
    63f4:	683b      	ldr	r3, [r7, #0]
    63f6:	ebc3 0302 	rsb	r3, r3, r2
    63fa:	687a      	ldr	r2, [r7, #4]
    63fc:	4413      	add	r3, r2
    63fe:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    6400:	f240 0300 	movw	r3, #0
    6404:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6408:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    640c:	2b00      	cmp	r3, #0
    640e:	d107      	bne.n	6420 <MAC_get_time_out+0x74>
		time *= 10u;
    6410:	687a      	ldr	r2, [r7, #4]
    6412:	4613      	mov	r3, r2
    6414:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6418:	4413      	add	r3, r2
    641a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    641e:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    6420:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6424:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6428:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    642a:	687b      	ldr	r3, [r7, #4]
    642c:	429a      	cmp	r2, r3
    642e:	d807      	bhi.n	6440 <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    6430:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6438:	f04f 0200 	mov.w	r2, #0
    643c:	669a      	str	r2, [r3, #104]	; 0x68
    643e:	e00c      	b.n	645a <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    6440:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6448:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    644a:	687b      	ldr	r3, [r7, #4]
    644c:	ebc3 0202 	rsb	r2, r3, r2
    6450:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6458:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    645a:	683b      	ldr	r3, [r7, #0]
    645c:	b29a      	uxth	r2, r3
    645e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6462:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6466:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    646a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    646e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6472:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6474:	4613      	mov	r3, r2
    6476:	ea4f 0383 	mov.w	r3, r3, lsl #2
    647a:	4413      	add	r3, r2
    647c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6480:	461a      	mov	r2, r3
    6482:	f24c 533f 	movw	r3, #50495	; 0xc53f
    6486:	f2c4 3325 	movt	r3, #17189	; 0x4325
    648a:	fba3 1302 	umull	r1, r3, r3, r2
    648e:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    6492:	4618      	mov	r0, r3
    6494:	f107 070c 	add.w	r7, r7, #12
    6498:	46bd      	mov	sp, r7
    649a:	bc80      	pop	{r7}
    649c:	4770      	bx	lr
    649e:	bf00      	nop

000064a0 <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    64a0:	b480      	push	{r7}
    64a2:	b087      	sub	sp, #28
    64a4:	af00      	add	r7, sp, #0
    64a6:	60f8      	str	r0, [r7, #12]
    64a8:	460b      	mov	r3, r1
    64aa:	607a      	str	r2, [r7, #4]
    64ac:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    64ae:	68fb      	ldr	r3, [r7, #12]
    64b0:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    64b2:	e008      	b.n	64c6 <MAC_memset+0x26>
    	n--;
    64b4:	687b      	ldr	r3, [r7, #4]
    64b6:	f103 33ff 	add.w	r3, r3, #4294967295
    64ba:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    64bc:	697a      	ldr	r2, [r7, #20]
    64be:	687b      	ldr	r3, [r7, #4]
    64c0:	4413      	add	r3, r2
    64c2:	7afa      	ldrb	r2, [r7, #11]
    64c4:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    64c6:	687b      	ldr	r3, [r7, #4]
    64c8:	2b00      	cmp	r3, #0
    64ca:	d1f3      	bne.n	64b4 <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    64cc:	f107 071c 	add.w	r7, r7, #28
    64d0:	46bd      	mov	sp, r7
    64d2:	bc80      	pop	{r7}
    64d4:	4770      	bx	lr
    64d6:	bf00      	nop

000064d8 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    64d8:	b580      	push	{r7, lr}
    64da:	b084      	sub	sp, #16
    64dc:	af00      	add	r7, sp, #0
    64de:	6078      	str	r0, [r7, #4]
    64e0:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    64e2:	687b      	ldr	r3, [r7, #4]
    64e4:	683a      	ldr	r2, [r7, #0]
    64e6:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    64e8:	683b      	ldr	r3, [r7, #0]
    64ea:	b2da      	uxtb	r2, r3
    64ec:	687b      	ldr	r3, [r7, #4]
    64ee:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    64f0:	683b      	ldr	r3, [r7, #0]
    64f2:	b2da      	uxtb	r2, r3
    64f4:	687b      	ldr	r3, [r7, #4]
    64f6:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    64f8:	683b      	ldr	r3, [r7, #0]
    64fa:	b29a      	uxth	r2, r3
    64fc:	687b      	ldr	r3, [r7, #4]
    64fe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    6502:	f240 6390 	movw	r3, #1680	; 0x690
    6506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    650a:	681a      	ldr	r2, [r3, #0]
    650c:	687b      	ldr	r3, [r7, #4]
    650e:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    6510:	687b      	ldr	r3, [r7, #4]
    6512:	f103 0206 	add.w	r2, r3, #6
    6516:	683b      	ldr	r3, [r7, #0]
    6518:	b2db      	uxtb	r3, r3
    651a:	4610      	mov	r0, r2
    651c:	4619      	mov	r1, r3
    651e:	f04f 0206 	mov.w	r2, #6
    6522:	f7ff ffbd 	bl	64a0 <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    6526:	687b      	ldr	r3, [r7, #4]
    6528:	f103 020c 	add.w	r2, r3, #12
    652c:	683b      	ldr	r3, [r7, #0]
    652e:	b2db      	uxtb	r3, r3
    6530:	4610      	mov	r0, r2
    6532:	4619      	mov	r1, r3
    6534:	f04f 025a 	mov.w	r2, #90	; 0x5a
    6538:	f7ff ffb2 	bl	64a0 <MAC_memset>
    s->phy_address = (uint8_t)c;
    653c:	683b      	ldr	r3, [r7, #0]
    653e:	b2da      	uxtb	r2, r3
    6540:	687b      	ldr	r3, [r7, #4]
    6542:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    6546:	687b      	ldr	r3, [r7, #4]
    6548:	683a      	ldr	r2, [r7, #0]
    654a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    654e:	f04f 0300 	mov.w	r3, #0
    6552:	60fb      	str	r3, [r7, #12]
    6554:	e029      	b.n	65aa <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    6556:	68fa      	ldr	r2, [r7, #12]
    6558:	687b      	ldr	r3, [r7, #4]
    655a:	f102 020a 	add.w	r2, r2, #10
    655e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6562:	4413      	add	r3, r2
    6564:	683a      	ldr	r2, [r7, #0]
    6566:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    6568:	68fa      	ldr	r2, [r7, #12]
    656a:	687b      	ldr	r3, [r7, #4]
    656c:	f102 020a 	add.w	r2, r2, #10
    6570:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6574:	4413      	add	r3, r2
    6576:	f103 0304 	add.w	r3, r3, #4
    657a:	683a      	ldr	r2, [r7, #0]
    657c:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    657e:	68fa      	ldr	r2, [r7, #12]
    6580:	687b      	ldr	r3, [r7, #4]
    6582:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6586:	4413      	add	r3, r2
    6588:	f103 0398 	add.w	r3, r3, #152	; 0x98
    658c:	683a      	ldr	r2, [r7, #0]
    658e:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    6590:	68fa      	ldr	r2, [r7, #12]
    6592:	687b      	ldr	r3, [r7, #4]
    6594:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6598:	4413      	add	r3, r2
    659a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    659e:	683a      	ldr	r2, [r7, #0]
    65a0:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    65a2:	68fb      	ldr	r3, [r7, #12]
    65a4:	f103 0301 	add.w	r3, r3, #1
    65a8:	60fb      	str	r3, [r7, #12]
    65aa:	68fb      	ldr	r3, [r7, #12]
    65ac:	2b04      	cmp	r3, #4
    65ae:	ddd2      	ble.n	6556 <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    65b0:	687b      	ldr	r3, [r7, #4]
    65b2:	683a      	ldr	r2, [r7, #0]
    65b4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65bc:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    65c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65c4:	ea41 0202 	orr.w	r2, r1, r2
    65c8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    65cc:	78fa      	ldrb	r2, [r7, #3]
    65ce:	f04f 0100 	mov.w	r1, #0
    65d2:	ea41 0202 	orr.w	r2, r1, r2
    65d6:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    65da:	687b      	ldr	r3, [r7, #4]
    65dc:	683a      	ldr	r2, [r7, #0]
    65de:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    65e2:	ea4f 2202 	mov.w	r2, r2, lsl #8
    65e6:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    65ea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    65ee:	ea41 0202 	orr.w	r2, r1, r2
    65f2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    65f6:	78fa      	ldrb	r2, [r7, #3]
    65f8:	f04f 0100 	mov.w	r1, #0
    65fc:	ea41 0202 	orr.w	r2, r1, r2
    6600:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    6604:	687b      	ldr	r3, [r7, #4]
    6606:	683a      	ldr	r2, [r7, #0]
    6608:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    660c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6610:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    6614:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6618:	ea41 0202 	orr.w	r2, r1, r2
    661c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    6620:	78fa      	ldrb	r2, [r7, #3]
    6622:	f04f 0100 	mov.w	r1, #0
    6626:	ea41 0202 	orr.w	r2, r1, r2
    662a:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    662e:	687b      	ldr	r3, [r7, #4]
    6630:	683a      	ldr	r2, [r7, #0]
    6632:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6636:	ea4f 2202 	mov.w	r2, r2, lsl #8
    663a:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    663e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6642:	ea41 0202 	orr.w	r2, r1, r2
    6646:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    664a:	78fa      	ldrb	r2, [r7, #3]
    664c:	f04f 0100 	mov.w	r1, #0
    6650:	ea41 0202 	orr.w	r2, r1, r2
    6654:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    6658:	687b      	ldr	r3, [r7, #4]
    665a:	683a      	ldr	r2, [r7, #0]
    665c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6660:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6664:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    6668:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    666c:	ea41 0202 	orr.w	r2, r1, r2
    6670:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    6674:	78fa      	ldrb	r2, [r7, #3]
    6676:	f04f 0100 	mov.w	r1, #0
    667a:	ea41 0202 	orr.w	r2, r1, r2
    667e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    6682:	687b      	ldr	r3, [r7, #4]
    6684:	683a      	ldr	r2, [r7, #0]
    6686:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    668a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    668e:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    6692:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6696:	ea41 0202 	orr.w	r2, r1, r2
    669a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    669e:	78fa      	ldrb	r2, [r7, #3]
    66a0:	f04f 0100 	mov.w	r1, #0
    66a4:	ea41 0202 	orr.w	r2, r1, r2
    66a8:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    66ac:	687b      	ldr	r3, [r7, #4]
    66ae:	683a      	ldr	r2, [r7, #0]
    66b0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66b8:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    66bc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66c0:	ea41 0202 	orr.w	r2, r1, r2
    66c4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    66c8:	78fa      	ldrb	r2, [r7, #3]
    66ca:	f04f 0100 	mov.w	r1, #0
    66ce:	ea41 0202 	orr.w	r2, r1, r2
    66d2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    66d6:	687b      	ldr	r3, [r7, #4]
    66d8:	683a      	ldr	r2, [r7, #0]
    66da:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    66de:	ea4f 2202 	mov.w	r2, r2, lsl #8
    66e2:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    66e6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    66ea:	ea41 0202 	orr.w	r2, r1, r2
    66ee:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    66f2:	78fa      	ldrb	r2, [r7, #3]
    66f4:	f04f 0100 	mov.w	r1, #0
    66f8:	ea41 0202 	orr.w	r2, r1, r2
    66fc:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    6700:	687b      	ldr	r3, [r7, #4]
    6702:	683a      	ldr	r2, [r7, #0]
    6704:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6708:	ea4f 2202 	mov.w	r2, r2, lsl #8
    670c:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    6710:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6714:	ea41 0202 	orr.w	r2, r1, r2
    6718:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    671c:	78fa      	ldrb	r2, [r7, #3]
    671e:	f04f 0100 	mov.w	r1, #0
    6722:	ea41 0202 	orr.w	r2, r1, r2
    6726:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    672a:	687b      	ldr	r3, [r7, #4]
    672c:	683a      	ldr	r2, [r7, #0]
    672e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6732:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6736:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    673a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    673e:	ea41 0202 	orr.w	r2, r1, r2
    6742:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    6746:	78fa      	ldrb	r2, [r7, #3]
    6748:	f04f 0100 	mov.w	r1, #0
    674c:	ea41 0202 	orr.w	r2, r1, r2
    6750:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    6754:	687b      	ldr	r3, [r7, #4]
    6756:	683a      	ldr	r2, [r7, #0]
    6758:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    675c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6760:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    6764:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6768:	ea41 0202 	orr.w	r2, r1, r2
    676c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    6770:	78fa      	ldrb	r2, [r7, #3]
    6772:	f04f 0100 	mov.w	r1, #0
    6776:	ea41 0202 	orr.w	r2, r1, r2
    677a:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    677e:	687b      	ldr	r3, [r7, #4]
    6780:	683a      	ldr	r2, [r7, #0]
    6782:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6786:	ea4f 2202 	mov.w	r2, r2, lsl #8
    678a:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    678e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6792:	ea41 0202 	orr.w	r2, r1, r2
    6796:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    679a:	78fa      	ldrb	r2, [r7, #3]
    679c:	f04f 0100 	mov.w	r1, #0
    67a0:	ea41 0202 	orr.w	r2, r1, r2
    67a4:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    67a8:	687b      	ldr	r3, [r7, #4]
    67aa:	683a      	ldr	r2, [r7, #0]
    67ac:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67b4:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    67b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67bc:	ea41 0202 	orr.w	r2, r1, r2
    67c0:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    67c4:	78fa      	ldrb	r2, [r7, #3]
    67c6:	f04f 0100 	mov.w	r1, #0
    67ca:	ea41 0202 	orr.w	r2, r1, r2
    67ce:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    67d2:	687b      	ldr	r3, [r7, #4]
    67d4:	683a      	ldr	r2, [r7, #0]
    67d6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67da:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67de:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    67e2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67e6:	ea41 0202 	orr.w	r2, r1, r2
    67ea:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    67ee:	78fa      	ldrb	r2, [r7, #3]
    67f0:	f04f 0100 	mov.w	r1, #0
    67f4:	ea41 0202 	orr.w	r2, r1, r2
    67f8:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    67fc:	687b      	ldr	r3, [r7, #4]
    67fe:	683a      	ldr	r2, [r7, #0]
    6800:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6804:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6808:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    680c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6810:	ea41 0202 	orr.w	r2, r1, r2
    6814:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6818:	78fa      	ldrb	r2, [r7, #3]
    681a:	f04f 0100 	mov.w	r1, #0
    681e:	ea41 0202 	orr.w	r2, r1, r2
    6822:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    6826:	687b      	ldr	r3, [r7, #4]
    6828:	683a      	ldr	r2, [r7, #0]
    682a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    682e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6832:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    6836:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    683a:	ea41 0202 	orr.w	r2, r1, r2
    683e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    6842:	78fa      	ldrb	r2, [r7, #3]
    6844:	f04f 0100 	mov.w	r1, #0
    6848:	ea41 0202 	orr.w	r2, r1, r2
    684c:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    6850:	687b      	ldr	r3, [r7, #4]
    6852:	683a      	ldr	r2, [r7, #0]
    6854:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6858:	ea4f 2202 	mov.w	r2, r2, lsl #8
    685c:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    6860:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6864:	ea41 0202 	orr.w	r2, r1, r2
    6868:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    686c:	78fa      	ldrb	r2, [r7, #3]
    686e:	f04f 0100 	mov.w	r1, #0
    6872:	ea41 0202 	orr.w	r2, r1, r2
    6876:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    687a:	687b      	ldr	r3, [r7, #4]
    687c:	683a      	ldr	r2, [r7, #0]
    687e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6882:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6886:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    688a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    688e:	ea41 0202 	orr.w	r2, r1, r2
    6892:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6896:	78fa      	ldrb	r2, [r7, #3]
    6898:	f04f 0100 	mov.w	r1, #0
    689c:	ea41 0202 	orr.w	r2, r1, r2
    68a0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    68a4:	687b      	ldr	r3, [r7, #4]
    68a6:	683a      	ldr	r2, [r7, #0]
    68a8:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    68aa:	687b      	ldr	r3, [r7, #4]
    68ac:	683a      	ldr	r2, [r7, #0]
    68ae:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    68b0:	f04f 0300 	mov.w	r3, #0
    68b4:	60fb      	str	r3, [r7, #12]
    68b6:	e02b      	b.n	6910 <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    68b8:	68fa      	ldr	r2, [r7, #12]
    68ba:	687b      	ldr	r3, [r7, #4]
    68bc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    68c0:	4413      	add	r3, r2
    68c2:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    68c6:	683a      	ldr	r2, [r7, #0]
    68c8:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    68ca:	68fa      	ldr	r2, [r7, #12]
    68cc:	687b      	ldr	r3, [r7, #4]
    68ce:	ea4f 1202 	mov.w	r2, r2, lsl #4
    68d2:	4413      	add	r3, r2
    68d4:	f103 0380 	add.w	r3, r3, #128	; 0x80
    68d8:	683a      	ldr	r2, [r7, #0]
    68da:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    68dc:	68fa      	ldr	r2, [r7, #12]
    68de:	687b      	ldr	r3, [r7, #4]
    68e0:	f102 0207 	add.w	r2, r2, #7
    68e4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    68e8:	4413      	add	r3, r2
    68ea:	f103 0304 	add.w	r3, r3, #4
    68ee:	683a      	ldr	r2, [r7, #0]
    68f0:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    68f2:	68fa      	ldr	r2, [r7, #12]
    68f4:	687b      	ldr	r3, [r7, #4]
    68f6:	f102 0207 	add.w	r2, r2, #7
    68fa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    68fe:	4413      	add	r3, r2
    6900:	f103 0308 	add.w	r3, r3, #8
    6904:	683a      	ldr	r2, [r7, #0]
    6906:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    6908:	68fb      	ldr	r3, [r7, #12]
    690a:	f103 0301 	add.w	r3, r3, #1
    690e:	60fb      	str	r3, [r7, #12]
    6910:	68fb      	ldr	r3, [r7, #12]
    6912:	2b01      	cmp	r3, #1
    6914:	ddd0      	ble.n	68b8 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    6916:	f107 0710 	add.w	r7, r7, #16
    691a:	46bd      	mov	sp, r7
    691c:	bd80      	pop	{r7, pc}
    691e:	bf00      	nop

00006920 <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    6920:	b480      	push	{r7}
    6922:	b087      	sub	sp, #28
    6924:	af00      	add	r7, sp, #0
    6926:	60f8      	str	r0, [r7, #12]
    6928:	60b9      	str	r1, [r7, #8]
    692a:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    692c:	68fb      	ldr	r3, [r7, #12]
    692e:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    6930:	e00b      	b.n	694a <MAC_memcpy+0x2a>
    	n--;
    6932:	687b      	ldr	r3, [r7, #4]
    6934:	f103 33ff 	add.w	r3, r3, #4294967295
    6938:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    693a:	697a      	ldr	r2, [r7, #20]
    693c:	687b      	ldr	r3, [r7, #4]
    693e:	4413      	add	r3, r2
    6940:	68b9      	ldr	r1, [r7, #8]
    6942:	687a      	ldr	r2, [r7, #4]
    6944:	440a      	add	r2, r1
    6946:	7812      	ldrb	r2, [r2, #0]
    6948:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    694a:	687b      	ldr	r3, [r7, #4]
    694c:	2b00      	cmp	r3, #0
    694e:	d1f0      	bne.n	6932 <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    6950:	f107 071c 	add.w	r7, r7, #28
    6954:	46bd      	mov	sp, r7
    6956:	bc80      	pop	{r7}
    6958:	4770      	bx	lr
    695a:	bf00      	nop

0000695c <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    695c:	b580      	push	{r7, lr}
    695e:	b082      	sub	sp, #8
    6960:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    6962:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6966:	f2c2 0300 	movt	r3, #8192	; 0x2000
    696a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    696c:	2b00      	cmp	r3, #0
    696e:	d034      	beq.n	69da <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    6970:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    697a:	2b00      	cmp	r3, #0
    697c:	db2d      	blt.n	69da <MSS_MAC_FreeTxBuffers+0x7e>
    697e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6986:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    698a:	2b00      	cmp	r3, #0
    698c:	db25      	blt.n	69da <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    698e:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6992:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6996:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6998:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    699c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    69a4:	429a      	cmp	r2, r3
    69a6:	d009      	beq.n	69bc <MSS_MAC_FreeTxBuffers+0x60>
    69a8:	f04f 0328 	mov.w	r3, #40	; 0x28
    69ac:	f383 8811 	msr	BASEPRI, r3
    69b0:	f3bf 8f6f 	isb	sy
    69b4:	f3bf 8f4f 	dsb	sy
    69b8:	607b      	str	r3, [r7, #4]
    69ba:	e7fe      	b.n	69ba <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    69bc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    69c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    69c6:	4618      	mov	r0, r3
    69c8:	f000 f8c8 	bl	6b5c <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    69cc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    69d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69d4:	f04f 0200 	mov.w	r2, #0
    69d8:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    69da:	f107 0708 	add.w	r7, r7, #8
    69de:	46bd      	mov	sp, r7
    69e0:	bd80      	pop	{r7, pc}
    69e2:	bf00      	nop

000069e4 <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    69e4:	b480      	push	{r7}
    69e6:	b089      	sub	sp, #36	; 0x24
    69e8:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    69ea:	f04f 0300 	mov.w	r3, #0
    69ee:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    69f0:	f04f 0300 	mov.w	r3, #0
    69f4:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    69f6:	e096      	b.n	6b26 <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    69f8:	f04f 0300 	mov.w	r3, #0
    69fc:	607b      	str	r3, [r7, #4]
    69fe:	e01f      	b.n	6a40 <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    6a00:	687a      	ldr	r2, [r7, #4]
    6a02:	f642 7348 	movw	r3, #12104	; 0x2f48
    6a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a0a:	5c9b      	ldrb	r3, [r3, r2]
    6a0c:	2b00      	cmp	r3, #0
    6a0e:	d113      	bne.n	6a38 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6a10:	f240 6398 	movw	r3, #1688	; 0x698
    6a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a18:	687a      	ldr	r2, [r7, #4]
    6a1a:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6a1e:	fb01 f202 	mul.w	r2, r1, r2
    6a22:	4413      	add	r3, r2
    6a24:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    6a26:	687a      	ldr	r2, [r7, #4]
    6a28:	f642 7348 	movw	r3, #12104	; 0x2f48
    6a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a30:	f04f 0101 	mov.w	r1, #1
    6a34:	5499      	strb	r1, [r3, r2]
				break;
    6a36:	e006      	b.n	6a46 <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6a38:	687b      	ldr	r3, [r7, #4]
    6a3a:	f103 0301 	add.w	r3, r3, #1
    6a3e:	607b      	str	r3, [r7, #4]
    6a40:	687b      	ldr	r3, [r7, #4]
    6a42:	2b06      	cmp	r3, #6
    6a44:	dddc      	ble.n	6a00 <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    6a46:	697b      	ldr	r3, [r7, #20]
    6a48:	2b00      	cmp	r3, #0
    6a4a:	d168      	bne.n	6b1e <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6a4c:	f04f 0300 	mov.w	r3, #0
    6a50:	607b      	str	r3, [r7, #4]
    6a52:	e061      	b.n	6b18 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6a54:	f240 6398 	movw	r3, #1688	; 0x698
    6a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a5c:	687a      	ldr	r2, [r7, #4]
    6a5e:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6a62:	fb01 f202 	mul.w	r2, r1, r2
    6a66:	4413      	add	r3, r2
    6a68:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    6a6a:	f04f 0300 	mov.w	r3, #0
    6a6e:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6a70:	f04f 0300 	mov.w	r3, #0
    6a74:	60fb      	str	r3, [r7, #12]
    6a76:	e015      	b.n	6aa4 <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6a78:	68fa      	ldr	r2, [r7, #12]
    6a7a:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a82:	f102 020a 	add.w	r2, r2, #10
    6a86:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6a8a:	4413      	add	r3, r2
    6a8c:	681a      	ldr	r2, [r3, #0]
    6a8e:	69bb      	ldr	r3, [r7, #24]
    6a90:	429a      	cmp	r2, r3
    6a92:	d103      	bne.n	6a9c <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6a94:	f04f 0301 	mov.w	r3, #1
    6a98:	613b      	str	r3, [r7, #16]
						break;
    6a9a:	e006      	b.n	6aaa <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6a9c:	68fb      	ldr	r3, [r7, #12]
    6a9e:	f103 0301 	add.w	r3, r3, #1
    6aa2:	60fb      	str	r3, [r7, #12]
    6aa4:	68fb      	ldr	r3, [r7, #12]
    6aa6:	2b04      	cmp	r3, #4
    6aa8:	dde6      	ble.n	6a78 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    6aaa:	693b      	ldr	r3, [r7, #16]
    6aac:	2b01      	cmp	r3, #1
    6aae:	d01c      	beq.n	6aea <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6ab0:	f04f 0300 	mov.w	r3, #0
    6ab4:	60fb      	str	r3, [r7, #12]
    6ab6:	e015      	b.n	6ae4 <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6ab8:	68fa      	ldr	r2, [r7, #12]
    6aba:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ac2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6ac6:	4413      	add	r3, r2
    6ac8:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6acc:	681a      	ldr	r2, [r3, #0]
    6ace:	69bb      	ldr	r3, [r7, #24]
    6ad0:	429a      	cmp	r2, r3
    6ad2:	d103      	bne.n	6adc <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6ad4:	f04f 0301 	mov.w	r3, #1
    6ad8:	613b      	str	r3, [r7, #16]
							break;
    6ada:	e006      	b.n	6aea <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6adc:	68fb      	ldr	r3, [r7, #12]
    6ade:	f103 0301 	add.w	r3, r3, #1
    6ae2:	60fb      	str	r3, [r7, #12]
    6ae4:	68fb      	ldr	r3, [r7, #12]
    6ae6:	2b01      	cmp	r3, #1
    6ae8:	dde6      	ble.n	6ab8 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6aea:	693b      	ldr	r3, [r7, #16]
    6aec:	2b00      	cmp	r3, #0
    6aee:	d10f      	bne.n	6b10 <MAC_obtain_buffer+0x12c>
    6af0:	687a      	ldr	r2, [r7, #4]
    6af2:	f642 7348 	movw	r3, #12104	; 0x2f48
    6af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6afa:	5c9b      	ldrb	r3, [r3, r2]
    6afc:	2b01      	cmp	r3, #1
    6afe:	d107      	bne.n	6b10 <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    6b00:	687a      	ldr	r2, [r7, #4]
    6b02:	f642 7348 	movw	r3, #12104	; 0x2f48
    6b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b0a:	f04f 0100 	mov.w	r1, #0
    6b0e:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6b10:	687b      	ldr	r3, [r7, #4]
    6b12:	f103 0301 	add.w	r3, r3, #1
    6b16:	607b      	str	r3, [r7, #4]
    6b18:	687b      	ldr	r3, [r7, #4]
    6b1a:	2b06      	cmp	r3, #6
    6b1c:	dd9a      	ble.n	6a54 <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    6b1e:	68bb      	ldr	r3, [r7, #8]
    6b20:	f103 0301 	add.w	r3, r3, #1
    6b24:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6b26:	68bb      	ldr	r3, [r7, #8]
    6b28:	2b01      	cmp	r3, #1
    6b2a:	dc03      	bgt.n	6b34 <MAC_obtain_buffer+0x150>
    6b2c:	697b      	ldr	r3, [r7, #20]
    6b2e:	2b00      	cmp	r3, #0
    6b30:	f43f af62 	beq.w	69f8 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6b34:	697b      	ldr	r3, [r7, #20]
    6b36:	2b00      	cmp	r3, #0
    6b38:	d109      	bne.n	6b4e <MAC_obtain_buffer+0x16a>
    6b3a:	f04f 0328 	mov.w	r3, #40	; 0x28
    6b3e:	f383 8811 	msr	BASEPRI, r3
    6b42:	f3bf 8f6f 	isb	sy
    6b46:	f3bf 8f4f 	dsb	sy
    6b4a:	61fb      	str	r3, [r7, #28]
    6b4c:	e7fe      	b.n	6b4c <MAC_obtain_buffer+0x168>
	return pcReturn;
    6b4e:	697b      	ldr	r3, [r7, #20]
}
    6b50:	4618      	mov	r0, r3
    6b52:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6b56:	46bd      	mov	sp, r7
    6b58:	bc80      	pop	{r7}
    6b5a:	4770      	bx	lr

00006b5c <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6b5c:	b480      	push	{r7}
    6b5e:	b085      	sub	sp, #20
    6b60:	af00      	add	r7, sp, #0
    6b62:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6b64:	f04f 0300 	mov.w	r3, #0
    6b68:	60bb      	str	r3, [r7, #8]
    6b6a:	e019      	b.n	6ba0 <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6b6c:	f240 6398 	movw	r3, #1688	; 0x698
    6b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b74:	68ba      	ldr	r2, [r7, #8]
    6b76:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6b7a:	fb01 f202 	mul.w	r2, r1, r2
    6b7e:	441a      	add	r2, r3
    6b80:	687b      	ldr	r3, [r7, #4]
    6b82:	429a      	cmp	r2, r3
    6b84:	d108      	bne.n	6b98 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6b86:	68ba      	ldr	r2, [r7, #8]
    6b88:	f642 7348 	movw	r3, #12104	; 0x2f48
    6b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b90:	f04f 0100 	mov.w	r1, #0
    6b94:	5499      	strb	r1, [r3, r2]
			break;
    6b96:	e006      	b.n	6ba6 <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6b98:	68bb      	ldr	r3, [r7, #8]
    6b9a:	f103 0301 	add.w	r3, r3, #1
    6b9e:	60bb      	str	r3, [r7, #8]
    6ba0:	68bb      	ldr	r3, [r7, #8]
    6ba2:	2b06      	cmp	r3, #6
    6ba4:	dde2      	ble.n	6b6c <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6ba6:	68bb      	ldr	r3, [r7, #8]
    6ba8:	2b06      	cmp	r3, #6
    6baa:	dd09      	ble.n	6bc0 <MAC_release_buffer+0x64>
    6bac:	f04f 0328 	mov.w	r3, #40	; 0x28
    6bb0:	f383 8811 	msr	BASEPRI, r3
    6bb4:	f3bf 8f6f 	isb	sy
    6bb8:	f3bf 8f4f 	dsb	sy
    6bbc:	60fb      	str	r3, [r7, #12]
    6bbe:	e7fe      	b.n	6bbe <MAC_release_buffer+0x62>
}
    6bc0:	f107 0714 	add.w	r7, r7, #20
    6bc4:	46bd      	mov	sp, r7
    6bc6:	bc80      	pop	{r7}
    6bc8:	4770      	bx	lr
    6bca:	bf00      	nop

00006bcc <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6bcc:	b480      	push	{r7}
    6bce:	b085      	sub	sp, #20
    6bd0:	af00      	add	r7, sp, #0
    6bd2:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6bd4:	f240 0300 	movw	r3, #0
    6bd8:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6bdc:	687a      	ldr	r2, [r7, #4]
    6bde:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6be2:	f04f 0300 	mov.w	r3, #0
    6be6:	60fb      	str	r3, [r7, #12]
    6be8:	e003      	b.n	6bf2 <MDIO_management_clock+0x26>
    6bea:	68fb      	ldr	r3, [r7, #12]
    6bec:	f103 0301 	add.w	r3, r3, #1
    6bf0:	60fb      	str	r3, [r7, #12]
    6bf2:	68fb      	ldr	r3, [r7, #12]
    6bf4:	2b13      	cmp	r3, #19
    6bf6:	d9f8      	bls.n	6bea <MDIO_management_clock+0x1e>
}
    6bf8:	f107 0714 	add.w	r7, r7, #20
    6bfc:	46bd      	mov	sp, r7
    6bfe:	bc80      	pop	{r7}
    6c00:	4770      	bx	lr
    6c02:	bf00      	nop

00006c04 <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6c04:	b580      	push	{r7, lr}
    6c06:	b084      	sub	sp, #16
    6c08:	af00      	add	r7, sp, #0
    6c0a:	4602      	mov	r2, r0
    6c0c:	460b      	mov	r3, r1
    6c0e:	71fa      	strb	r2, [r7, #7]
    6c10:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6c12:	f240 0300 	movw	r3, #0
    6c16:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c1a:	f04f 0201 	mov.w	r2, #1
    6c1e:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6c22:	f240 0300 	movw	r3, #0
    6c26:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6c2a:	f04f 0201 	mov.w	r2, #1
    6c2e:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6c32:	f04f 0300 	mov.w	r3, #0
    6c36:	60bb      	str	r3, [r7, #8]
    6c38:	e00b      	b.n	6c52 <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    6c3a:	f04f 0000 	mov.w	r0, #0
    6c3e:	f7ff ffc5 	bl	6bcc <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    6c42:	f04f 0001 	mov.w	r0, #1
    6c46:	f7ff ffc1 	bl	6bcc <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6c4a:	68bb      	ldr	r3, [r7, #8]
    6c4c:	f103 0301 	add.w	r3, r3, #1
    6c50:	60bb      	str	r3, [r7, #8]
    6c52:	68bb      	ldr	r3, [r7, #8]
    6c54:	2b1f      	cmp	r3, #31
    6c56:	d9f0      	bls.n	6c3a <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    6c58:	79bb      	ldrb	r3, [r7, #6]
    6c5a:	2b00      	cmp	r3, #0
    6c5c:	d102      	bne.n	6c64 <MDIO_send_cmd+0x60>
    6c5e:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    6c62:	e001      	b.n	6c68 <MDIO_send_cmd+0x64>
    6c64:	f245 0202 	movw	r2, #20482	; 0x5002
    6c68:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c70:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    6c74:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6c78:	b29b      	uxth	r3, r3
    6c7a:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    6c7e:	ea42 0303 	orr.w	r3, r2, r3
    6c82:	b29a      	uxth	r2, r3
    6c84:	79fb      	ldrb	r3, [r7, #7]
    6c86:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6c8a:	b29b      	uxth	r3, r3
    6c8c:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    6c90:	ea42 0303 	orr.w	r3, r2, r3
    6c94:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6c9a:	81bb      	strh	r3, [r7, #12]
    6c9c:	e02b      	b.n	6cf6 <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    6c9e:	89bb      	ldrh	r3, [r7, #12]
    6ca0:	2b02      	cmp	r3, #2
    6ca2:	d10a      	bne.n	6cba <MDIO_send_cmd+0xb6>
    6ca4:	79bb      	ldrb	r3, [r7, #6]
    6ca6:	2b00      	cmp	r3, #0
    6ca8:	d107      	bne.n	6cba <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    6caa:	f240 0300 	movw	r3, #0
    6cae:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6cb2:	f04f 0200 	mov.w	r2, #0
    6cb6:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    6cba:	f04f 0000 	mov.w	r0, #0
    6cbe:	f7ff ff85 	bl	6bcc <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6cc2:	f240 0300 	movw	r3, #0
    6cc6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6cca:	89b9      	ldrh	r1, [r7, #12]
    6ccc:	89fa      	ldrh	r2, [r7, #14]
    6cce:	ea01 0202 	and.w	r2, r1, r2
    6cd2:	b292      	uxth	r2, r2
    6cd4:	2a00      	cmp	r2, #0
    6cd6:	d002      	beq.n	6cde <MDIO_send_cmd+0xda>
    6cd8:	f04f 0201 	mov.w	r2, #1
    6cdc:	e001      	b.n	6ce2 <MDIO_send_cmd+0xde>
    6cde:	f04f 0200 	mov.w	r2, #0
    6ce2:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    6ce6:	f04f 0001 	mov.w	r0, #1
    6cea:	f7ff ff6f 	bl	6bcc <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6cee:	89bb      	ldrh	r3, [r7, #12]
    6cf0:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6cf4:	81bb      	strh	r3, [r7, #12]
    6cf6:	89bb      	ldrh	r3, [r7, #12]
    6cf8:	2b00      	cmp	r3, #0
    6cfa:	d1d0      	bne.n	6c9e <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    6cfc:	f107 0710 	add.w	r7, r7, #16
    6d00:	46bd      	mov	sp, r7
    6d02:	bd80      	pop	{r7, pc}

00006d04 <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    6d04:	b580      	push	{r7, lr}
    6d06:	b084      	sub	sp, #16
    6d08:	af00      	add	r7, sp, #0
    6d0a:	4603      	mov	r3, r0
    6d0c:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    6d0e:	79fb      	ldrb	r3, [r7, #7]
    6d10:	4618      	mov	r0, r3
    6d12:	f04f 0100 	mov.w	r1, #0
    6d16:	f7ff ff75 	bl	6c04 <MDIO_send_cmd>

    /* read data */
    data = 0;
    6d1a:	f04f 0300 	mov.w	r3, #0
    6d1e:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6d20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6d24:	81bb      	strh	r3, [r7, #12]
    6d26:	e018      	b.n	6d5a <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    6d28:	f04f 0000 	mov.w	r0, #0
    6d2c:	f7ff ff4e 	bl	6bcc <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    6d30:	f240 0300 	movw	r3, #0
    6d34:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6d38:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    6d3c:	2b00      	cmp	r3, #0
    6d3e:	d004      	beq.n	6d4a <MDIO_read+0x46>
            data |= mask;
    6d40:	89fa      	ldrh	r2, [r7, #14]
    6d42:	89bb      	ldrh	r3, [r7, #12]
    6d44:	ea42 0303 	orr.w	r3, r2, r3
    6d48:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    6d4a:	f04f 0001 	mov.w	r0, #1
    6d4e:	f7ff ff3d 	bl	6bcc <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6d52:	89bb      	ldrh	r3, [r7, #12]
    6d54:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6d58:	81bb      	strh	r3, [r7, #12]
    6d5a:	89bb      	ldrh	r3, [r7, #12]
    6d5c:	2b00      	cmp	r3, #0
    6d5e:	d1e3      	bne.n	6d28 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6d60:	f04f 0000 	mov.w	r0, #0
    6d64:	f7ff ff32 	bl	6bcc <MDIO_management_clock>

    return data;
    6d68:	89fb      	ldrh	r3, [r7, #14]
}
    6d6a:	4618      	mov	r0, r3
    6d6c:	f107 0710 	add.w	r7, r7, #16
    6d70:	46bd      	mov	sp, r7
    6d72:	bd80      	pop	{r7, pc}

00006d74 <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    6d74:	b580      	push	{r7, lr}
    6d76:	b084      	sub	sp, #16
    6d78:	af00      	add	r7, sp, #0
    6d7a:	4602      	mov	r2, r0
    6d7c:	460b      	mov	r3, r1
    6d7e:	71fa      	strb	r2, [r7, #7]
    6d80:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    6d82:	79fb      	ldrb	r3, [r7, #7]
    6d84:	4618      	mov	r0, r3
    6d86:	f04f 0101 	mov.w	r1, #1
    6d8a:	f7ff ff3b 	bl	6c04 <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6d92:	81fb      	strh	r3, [r7, #14]
    6d94:	e01d      	b.n	6dd2 <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    6d96:	f04f 0000 	mov.w	r0, #0
    6d9a:	f7ff ff17 	bl	6bcc <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6d9e:	f240 0300 	movw	r3, #0
    6da2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6da6:	89f9      	ldrh	r1, [r7, #14]
    6da8:	88ba      	ldrh	r2, [r7, #4]
    6daa:	ea01 0202 	and.w	r2, r1, r2
    6dae:	b292      	uxth	r2, r2
    6db0:	2a00      	cmp	r2, #0
    6db2:	d002      	beq.n	6dba <MDIO_write+0x46>
    6db4:	f04f 0201 	mov.w	r2, #1
    6db8:	e001      	b.n	6dbe <MDIO_write+0x4a>
    6dba:	f04f 0200 	mov.w	r2, #0
    6dbe:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    6dc2:	f04f 0001 	mov.w	r0, #1
    6dc6:	f7ff ff01 	bl	6bcc <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6dca:	89fb      	ldrh	r3, [r7, #14]
    6dcc:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6dd0:	81fb      	strh	r3, [r7, #14]
    6dd2:	89fb      	ldrh	r3, [r7, #14]
    6dd4:	2b00      	cmp	r3, #0
    6dd6:	d1de      	bne.n	6d96 <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6dd8:	f04f 0000 	mov.w	r0, #0
    6ddc:	f7ff fef6 	bl	6bcc <MDIO_management_clock>
}
    6de0:	f107 0710 	add.w	r7, r7, #16
    6de4:	46bd      	mov	sp, r7
    6de6:	bd80      	pop	{r7, pc}

00006de8 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    6de8:	b580      	push	{r7, lr}
    6dea:	b082      	sub	sp, #8
    6dec:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    6dee:	f04f 0300 	mov.w	r3, #0
    6df2:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6df4:	f04f 0300 	mov.w	r3, #0
    6df8:	713b      	strb	r3, [r7, #4]
    6dfa:	e01e      	b.n	6e3a <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    6dfc:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e04:	793a      	ldrb	r2, [r7, #4]
    6e06:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    6e0a:	f04f 0002 	mov.w	r0, #2
    6e0e:	f7ff ff79 	bl	6d04 <MDIO_read>
    6e12:	4603      	mov	r3, r0
    6e14:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    6e16:	88fa      	ldrh	r2, [r7, #6]
    6e18:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6e1c:	429a      	cmp	r2, r3
    6e1e:	d008      	beq.n	6e32 <PHY_probe+0x4a>
    6e20:	88fb      	ldrh	r3, [r7, #6]
    6e22:	2b00      	cmp	r3, #0
    6e24:	d005      	beq.n	6e32 <PHY_probe+0x4a>
        	phy_found = 1;
    6e26:	f04f 0301 	mov.w	r3, #1
    6e2a:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    6e2c:	f04f 0320 	mov.w	r3, #32
    6e30:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    6e32:	793b      	ldrb	r3, [r7, #4]
    6e34:	f103 0301 	add.w	r3, r3, #1
    6e38:	713b      	strb	r3, [r7, #4]
    6e3a:	793b      	ldrb	r3, [r7, #4]
    6e3c:	2b1f      	cmp	r3, #31
    6e3e:	d9dd      	bls.n	6dfc <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    6e40:	797b      	ldrb	r3, [r7, #5]
    6e42:	2b00      	cmp	r3, #0
    6e44:	d107      	bne.n	6e56 <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    6e46:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e4e:	f04f 32ff 	mov.w	r2, #4294967295
    6e52:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    6e56:	f64a 23e4 	movw	r3, #43748	; 0xaae4
    6e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e5e:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    6e62:	4618      	mov	r0, r3
    6e64:	f107 0708 	add.w	r7, r7, #8
    6e68:	46bd      	mov	sp, r7
    6e6a:	bd80      	pop	{r7, pc}

00006e6c <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    6e6c:	b580      	push	{r7, lr}
    6e6e:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    6e70:	f04f 0000 	mov.w	r0, #0
    6e74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    6e78:	f7ff ff7c 	bl	6d74 <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    6e7c:	f04f 0000 	mov.w	r0, #0
    6e80:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    6e84:	f7ff ff76 	bl	6d74 <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    6e88:	bd80      	pop	{r7, pc}
    6e8a:	bf00      	nop

00006e8c <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    6e8c:	b580      	push	{r7, lr}
    6e8e:	b082      	sub	sp, #8
    6e90:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    6e92:	f04f 0000 	mov.w	r0, #0
    6e96:	f7ff ff35 	bl	6d04 <MDIO_read>
    6e9a:	4603      	mov	r3, r0
    6e9c:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    6e9e:	88fb      	ldrh	r3, [r7, #6]
    6ea0:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    6ea4:	b29b      	uxth	r3, r3
    6ea6:	f04f 0000 	mov.w	r0, #0
    6eaa:	4619      	mov	r1, r3
    6eac:	f7ff ff62 	bl	6d74 <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    6eb0:	f04f 0001 	mov.w	r0, #1
    6eb4:	f7ff ff26 	bl	6d04 <MDIO_read>
    6eb8:	4603      	mov	r3, r0
    6eba:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    6ebc:	88fb      	ldrh	r3, [r7, #6]
    6ebe:	f003 0320 	and.w	r3, r3, #32
    6ec2:	2b00      	cmp	r3, #0
    6ec4:	d104      	bne.n	6ed0 <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    6ec6:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    6eca:	f009 fe69 	bl	10ba0 <vTaskDelay>
		}
	}
    6ece:	e7ef      	b.n	6eb0 <PHY_auto_negotiate+0x24>
}
    6ed0:	bf00      	nop
    6ed2:	f107 0708 	add.w	r7, r7, #8
    6ed6:	46bd      	mov	sp, r7
    6ed8:	bd80      	pop	{r7, pc}
    6eda:	bf00      	nop

00006edc <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    6edc:	b580      	push	{r7, lr}
    6ede:	b082      	sub	sp, #8
    6ee0:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    6ee2:	f04f 0300 	mov.w	r3, #0
    6ee6:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    6ee8:	f04f 0001 	mov.w	r0, #1
    6eec:	f7ff ff0a 	bl	6d04 <MDIO_read>
    6ef0:	4603      	mov	r3, r0
    6ef2:	f003 0304 	and.w	r3, r3, #4
    6ef6:	2b00      	cmp	r3, #0
    6ef8:	d002      	beq.n	6f00 <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    6efa:	f04f 0301 	mov.w	r3, #1
    6efe:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    6f00:	79fb      	ldrb	r3, [r7, #7]
}
    6f02:	4618      	mov	r0, r3
    6f04:	f107 0708 	add.w	r7, r7, #8
    6f08:	46bd      	mov	sp, r7
    6f0a:	bd80      	pop	{r7, pc}

00006f0c <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    6f0c:	b580      	push	{r7, lr}
    6f0e:	b082      	sub	sp, #8
    6f10:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    6f12:	f04f 0300 	mov.w	r3, #0
    6f16:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    6f18:	f04f 0012 	mov.w	r0, #18
    6f1c:	f7ff fef2 	bl	6d04 <MDIO_read>
    6f20:	4603      	mov	r3, r0
    6f22:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    6f24:	88bb      	ldrh	r3, [r7, #4]
    6f26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    6f2a:	2b00      	cmp	r3, #0
    6f2c:	d002      	beq.n	6f34 <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    6f2e:	f04f 0304 	mov.w	r3, #4
    6f32:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    6f34:	88bb      	ldrh	r3, [r7, #4]
    6f36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    6f3a:	2b00      	cmp	r3, #0
    6f3c:	d003      	beq.n	6f46 <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    6f3e:	79fb      	ldrb	r3, [r7, #7]
    6f40:	f043 0302 	orr.w	r3, r3, #2
    6f44:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    6f46:	79fb      	ldrb	r3, [r7, #7]
}
    6f48:	4618      	mov	r0, r3
    6f4a:	f107 0708 	add.w	r7, r7, #8
    6f4e:	46bd      	mov	sp, r7
    6f50:	bd80      	pop	{r7, pc}
    6f52:	bf00      	nop

00006f54 <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    6f54:	b580      	push	{r7, lr}
    6f56:	b084      	sub	sp, #16
    6f58:	af00      	add	r7, sp, #0
    6f5a:	4603      	mov	r3, r0
    6f5c:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    6f5e:	f04f 0004 	mov.w	r0, #4
    6f62:	f7ff fecf 	bl	6d04 <MDIO_read>
    6f66:	4603      	mov	r3, r0
    6f68:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    6f6a:	89fb      	ldrh	r3, [r7, #14]
    6f6c:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    6f70:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    6f72:	79fb      	ldrb	r3, [r7, #7]
    6f74:	f003 0302 	and.w	r3, r3, #2
    6f78:	2b00      	cmp	r3, #0
    6f7a:	d103      	bne.n	6f84 <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    6f7c:	89fb      	ldrh	r3, [r7, #14]
    6f7e:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    6f82:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    6f84:	79fb      	ldrb	r3, [r7, #7]
    6f86:	f003 0304 	and.w	r3, r3, #4
    6f8a:	2b00      	cmp	r3, #0
    6f8c:	d103      	bne.n	6f96 <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    6f8e:	89fb      	ldrh	r3, [r7, #14]
    6f90:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    6f94:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    6f96:	89fb      	ldrh	r3, [r7, #14]
    6f98:	f04f 0004 	mov.w	r0, #4
    6f9c:	4619      	mov	r1, r3
    6f9e:	f7ff fee9 	bl	6d74 <MDIO_write>
}
    6fa2:	f107 0710 	add.w	r7, r7, #16
    6fa6:	46bd      	mov	sp, r7
    6fa8:	bd80      	pop	{r7, pc}
    6faa:	bf00      	nop

00006fac <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    6fac:	b580      	push	{r7, lr}
    6fae:	b084      	sub	sp, #16
    6fb0:	af00      	add	r7, sp, #0
    6fb2:	4603      	mov	r3, r0
    6fb4:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    6fb6:	f04f 0300 	mov.w	r3, #0
    6fba:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    6fbc:	f04f 0000 	mov.w	r0, #0
    6fc0:	f7ff fea0 	bl	6d04 <MDIO_read>
    6fc4:	4603      	mov	r3, r0
    6fc6:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    6fc8:	79fb      	ldrb	r3, [r7, #7]
    6fca:	2b01      	cmp	r3, #1
    6fcc:	d104      	bne.n	6fd8 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    6fce:	89fb      	ldrh	r3, [r7, #14]
    6fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    6fd4:	81fb      	strh	r3, [r7, #14]
    6fd6:	e003      	b.n	6fe0 <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    6fd8:	89fb      	ldrh	r3, [r7, #14]
    6fda:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    6fde:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    6fe0:	89fb      	ldrh	r3, [r7, #14]
    6fe2:	f04f 0000 	mov.w	r0, #0
    6fe6:	4619      	mov	r1, r3
    6fe8:	f7ff fec4 	bl	6d74 <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    6fec:	f04f 0000 	mov.w	r0, #0
    6ff0:	f7ff fe88 	bl	6d04 <MDIO_read>
    6ff4:	4603      	mov	r3, r0
    6ff6:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    6ff8:	89fb      	ldrh	r3, [r7, #14]
	
}
    6ffa:	4618      	mov	r0, r3
    6ffc:	f107 0710 	add.w	r7, r7, #16
    7000:	46bd      	mov	sp, r7
    7002:	bd80      	pop	{r7, pc}

00007004 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    7004:	b480      	push	{r7}
    7006:	b085      	sub	sp, #20
    7008:	af00      	add	r7, sp, #0
    700a:	4603      	mov	r3, r0
    700c:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    700e:	f04f 0300 	mov.w	r3, #0
    7012:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7014:	79fb      	ldrb	r3, [r7, #7]
    7016:	2b02      	cmp	r3, #2
    7018:	d900      	bls.n	701c <ACE_get_channel_type+0x18>
    701a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    701c:	79fb      	ldrb	r3, [r7, #7]
    701e:	2b02      	cmp	r3, #2
    7020:	d807      	bhi.n	7032 <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    7022:	79fa      	ldrb	r2, [r7, #7]
    7024:	f642 735c 	movw	r3, #12124	; 0x2f5c
    7028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    702c:	5c9b      	ldrb	r3, [r3, r2]
    702e:	73fb      	strb	r3, [r7, #15]
    7030:	e002      	b.n	7038 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    7032:	f04f 0300 	mov.w	r3, #0
    7036:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    7038:	7bfb      	ldrb	r3, [r7, #15]
}
    703a:	4618      	mov	r0, r3
    703c:	f107 0714 	add.w	r7, r7, #20
    7040:	46bd      	mov	sp, r7
    7042:	bc80      	pop	{r7}
    7044:	4770      	bx	lr
    7046:	bf00      	nop

00007048 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7048:	b480      	push	{r7}
    704a:	b085      	sub	sp, #20
    704c:	af00      	add	r7, sp, #0
    704e:	4602      	mov	r2, r0
    7050:	460b      	mov	r3, r1
    7052:	71fa      	strb	r2, [r7, #7]
    7054:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7056:	79fa      	ldrb	r2, [r7, #7]
    7058:	f240 0358 	movw	r3, #88	; 0x58
    705c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7060:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7064:	4413      	add	r3, r2
    7066:	791b      	ldrb	r3, [r3, #4]
    7068:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    706a:	7bbb      	ldrb	r3, [r7, #14]
    706c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7070:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    7072:	7bfb      	ldrb	r3, [r7, #15]
    7074:	f240 0250 	movw	r2, #80	; 0x50
    7078:	f2c2 0200 	movt	r2, #8192	; 0x2000
    707c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7080:	4413      	add	r3, r2
    7082:	885b      	ldrh	r3, [r3, #2]
    7084:	88ba      	ldrh	r2, [r7, #4]
    7086:	fb02 f203 	mul.w	r2, r2, r3
    708a:	7bf9      	ldrb	r1, [r7, #15]
    708c:	f240 0350 	movw	r3, #80	; 0x50
    7090:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7094:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    7098:	fbb2 f3f3 	udiv	r3, r2, r3
    709c:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    709e:	68bb      	ldr	r3, [r7, #8]
}
    70a0:	4618      	mov	r0, r3
    70a2:	f107 0714 	add.w	r7, r7, #20
    70a6:	46bd      	mov	sp, r7
    70a8:	bc80      	pop	{r7}
    70aa:	4770      	bx	lr

000070ac <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    70ac:	b480      	push	{r7}
    70ae:	b087      	sub	sp, #28
    70b0:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    70b2:	f240 0300 	movw	r3, #0
    70b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    70ba:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    70be:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    70c0:	f240 0300 	movw	r3, #0
    70c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    70c8:	f04f 0200 	mov.w	r2, #0
    70cc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    70d0:	f04f 0300 	mov.w	r3, #0
    70d4:	71fb      	strb	r3, [r7, #7]
    70d6:	e039      	b.n	714c <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    70d8:	79fb      	ldrb	r3, [r7, #7]
    70da:	ea4f 0353 	mov.w	r3, r3, lsr #1
    70de:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    70e0:	f240 0200 	movw	r2, #0
    70e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    70e8:	7c79      	ldrb	r1, [r7, #17]
    70ea:	460b      	mov	r3, r1
    70ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    70f0:	440b      	add	r3, r1
    70f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    70f6:	4413      	add	r3, r2
    70f8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    70fc:	791b      	ldrb	r3, [r3, #4]
    70fe:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    7100:	79fb      	ldrb	r3, [r7, #7]
    7102:	f003 0301 	and.w	r3, r3, #1
    7106:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    7108:	7cfb      	ldrb	r3, [r7, #19]
    710a:	2b00      	cmp	r3, #0
    710c:	d00d      	beq.n	712a <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    710e:	79f9      	ldrb	r1, [r7, #7]
    7110:	7cbb      	ldrb	r3, [r7, #18]
    7112:	ea4f 1353 	mov.w	r3, r3, lsr #5
    7116:	b2db      	uxtb	r3, r3
    7118:	461a      	mov	r2, r3
    711a:	f002 0203 	and.w	r2, r2, #3
    711e:	f642 7350 	movw	r3, #12112	; 0x2f50
    7122:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7126:	545a      	strb	r2, [r3, r1]
    7128:	e00c      	b.n	7144 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    712a:	79f9      	ldrb	r1, [r7, #7]
    712c:	7cbb      	ldrb	r3, [r7, #18]
    712e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7132:	b2db      	uxtb	r3, r3
    7134:	461a      	mov	r2, r3
    7136:	f002 0203 	and.w	r2, r2, #3
    713a:	f642 7350 	movw	r3, #12112	; 0x2f50
    713e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7142:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    7144:	79fb      	ldrb	r3, [r7, #7]
    7146:	f103 0301 	add.w	r3, r3, #1
    714a:	71fb      	strb	r3, [r7, #7]
    714c:	79fb      	ldrb	r3, [r7, #7]
    714e:	2b09      	cmp	r3, #9
    7150:	d9c2      	bls.n	70d8 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    7152:	f04f 0300 	mov.w	r3, #0
    7156:	60bb      	str	r3, [r7, #8]
    7158:	e073      	b.n	7242 <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    715a:	68ba      	ldr	r2, [r7, #8]
    715c:	f240 0358 	movw	r3, #88	; 0x58
    7160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7164:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7168:	4413      	add	r3, r2
    716a:	791b      	ldrb	r3, [r3, #4]
    716c:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    716e:	7dba      	ldrb	r2, [r7, #22]
    7170:	f24b 4338 	movw	r3, #46136	; 0xb438
    7174:	f2c0 0301 	movt	r3, #1
    7178:	5c9b      	ldrb	r3, [r3, r2]
    717a:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    717c:	7dba      	ldrb	r2, [r7, #22]
    717e:	f24b 4308 	movw	r3, #46088	; 0xb408
    7182:	f2c0 0301 	movt	r3, #1
    7186:	5c9b      	ldrb	r3, [r3, r2]
    7188:	2b01      	cmp	r3, #1
    718a:	d007      	beq.n	719c <ace_init_convert+0xf0>
    718c:	2b02      	cmp	r3, #2
    718e:	d027      	beq.n	71e0 <ace_init_convert+0x134>
    7190:	2b00      	cmp	r3, #0
    7192:	d147      	bne.n	7224 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    7194:	f04f 0300 	mov.w	r3, #0
    7198:	75fb      	strb	r3, [r7, #23]
                break;
    719a:	e047      	b.n	722c <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    719c:	7d3b      	ldrb	r3, [r7, #20]
    719e:	2bff      	cmp	r3, #255	; 0xff
    71a0:	d100      	bne.n	71a4 <ace_init_convert+0xf8>
    71a2:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    71a4:	f240 0200 	movw	r2, #0
    71a8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    71ac:	7d39      	ldrb	r1, [r7, #20]
    71ae:	460b      	mov	r3, r1
    71b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    71b4:	440b      	add	r3, r1
    71b6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    71ba:	4413      	add	r3, r2
    71bc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    71c0:	7a1b      	ldrb	r3, [r3, #8]
    71c2:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    71c4:	7d7b      	ldrb	r3, [r7, #21]
    71c6:	f003 0301 	and.w	r3, r3, #1
    71ca:	b2db      	uxtb	r3, r3
    71cc:	2b00      	cmp	r3, #0
    71ce:	d003      	beq.n	71d8 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    71d0:	f04f 0300 	mov.w	r3, #0
    71d4:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    71d6:	e029      	b.n	722c <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    71d8:	f04f 0301 	mov.w	r3, #1
    71dc:	75fb      	strb	r3, [r7, #23]
                }
                break;
    71de:	e025      	b.n	722c <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    71e0:	7d3b      	ldrb	r3, [r7, #20]
    71e2:	2bff      	cmp	r3, #255	; 0xff
    71e4:	d100      	bne.n	71e8 <ace_init_convert+0x13c>
    71e6:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    71e8:	f240 0200 	movw	r2, #0
    71ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
    71f0:	7d39      	ldrb	r1, [r7, #20]
    71f2:	460b      	mov	r3, r1
    71f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    71f8:	440b      	add	r3, r1
    71fa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    71fe:	4413      	add	r3, r2
    7200:	f503 730a 	add.w	r3, r3, #552	; 0x228
    7204:	791b      	ldrb	r3, [r3, #4]
    7206:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7208:	7d7b      	ldrb	r3, [r7, #21]
    720a:	f003 0301 	and.w	r3, r3, #1
    720e:	b2db      	uxtb	r3, r3
    7210:	2b00      	cmp	r3, #0
    7212:	d003      	beq.n	721c <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    7214:	f04f 0300 	mov.w	r3, #0
    7218:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    721a:	e007      	b.n	722c <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    721c:	f04f 0302 	mov.w	r3, #2
    7220:	75fb      	strb	r3, [r7, #23]
                }
                break;
    7222:	e003      	b.n	722c <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    7224:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    7226:	f04f 0300 	mov.w	r3, #0
    722a:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    722c:	68ba      	ldr	r2, [r7, #8]
    722e:	f642 735c 	movw	r3, #12124	; 0x2f5c
    7232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7236:	7df9      	ldrb	r1, [r7, #23]
    7238:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    723a:	68bb      	ldr	r3, [r7, #8]
    723c:	f103 0301 	add.w	r3, r3, #1
    7240:	60bb      	str	r3, [r7, #8]
    7242:	68bb      	ldr	r3, [r7, #8]
    7244:	2b02      	cmp	r3, #2
    7246:	dd88      	ble.n	715a <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    7248:	f240 0300 	movw	r3, #0
    724c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    7250:	68fa      	ldr	r2, [r7, #12]
    7252:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    7256:	f107 071c 	add.w	r7, r7, #28
    725a:	46bd      	mov	sp, r7
    725c:	bc80      	pop	{r7}
    725e:	4770      	bx	lr

00007260 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7260:	b480      	push	{r7}
    7262:	b08d      	sub	sp, #52	; 0x34
    7264:	af00      	add	r7, sp, #0
    7266:	4602      	mov	r2, r0
    7268:	460b      	mov	r3, r1
    726a:	71fa      	strb	r2, [r7, #7]
    726c:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    726e:	79fa      	ldrb	r2, [r7, #7]
    7270:	f240 0358 	movw	r3, #88	; 0x58
    7274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7278:	ea4f 1202 	mov.w	r2, r2, lsl #4
    727c:	4413      	add	r3, r2
    727e:	791b      	ldrb	r3, [r3, #4]
    7280:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    7282:	7cbb      	ldrb	r3, [r7, #18]
    7284:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7288:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    728a:	7cba      	ldrb	r2, [r7, #18]
    728c:	f24b 4368 	movw	r3, #46184	; 0xb468
    7290:	f2c0 0301 	movt	r3, #1
    7294:	5c9b      	ldrb	r3, [r3, r2]
    7296:	2bff      	cmp	r3, #255	; 0xff
    7298:	d11c      	bne.n	72d4 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    729a:	7cfb      	ldrb	r3, [r7, #19]
    729c:	f240 0250 	movw	r2, #80	; 0x50
    72a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    72a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    72a8:	4413      	add	r3, r2
    72aa:	885b      	ldrh	r3, [r3, #2]
    72ac:	88ba      	ldrh	r2, [r7, #4]
    72ae:	fb02 f203 	mul.w	r2, r2, r3
    72b2:	f240 1301 	movw	r3, #257	; 0x101
    72b6:	f2c0 0310 	movt	r3, #16
    72ba:	fba3 1302 	umull	r1, r3, r3, r2
    72be:	ebc3 0202 	rsb	r2, r3, r2
    72c2:	ea4f 0252 	mov.w	r2, r2, lsr #1
    72c6:	4413      	add	r3, r2
    72c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    72cc:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    72ce:	697b      	ldr	r3, [r7, #20]
    72d0:	60fb      	str	r3, [r7, #12]
    72d2:	e03d      	b.n	7350 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    72d4:	7cba      	ldrb	r2, [r7, #18]
    72d6:	f24b 4398 	movw	r3, #46232	; 0xb498
    72da:	f2c0 0301 	movt	r3, #1
    72de:	5c9b      	ldrb	r3, [r3, r2]
    72e0:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    72e2:	7efa      	ldrb	r2, [r7, #27]
    72e4:	f642 7350 	movw	r3, #12112	; 0x2f50
    72e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72ec:	5c9b      	ldrb	r3, [r3, r2]
    72ee:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    72f0:	88bb      	ldrh	r3, [r7, #4]
    72f2:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    72f4:	f640 73ff 	movw	r3, #4095	; 0xfff
    72f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    72fa:	7eba      	ldrb	r2, [r7, #26]
    72fc:	f24b 43c8 	movw	r3, #46280	; 0xb4c8
    7300:	f2c0 0301 	movt	r3, #1
    7304:	5c9b      	ldrb	r3, [r3, r2]
    7306:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    7308:	7eba      	ldrb	r2, [r7, #26]
    730a:	f24b 43cc 	movw	r3, #46284	; 0xb4cc
    730e:	f2c0 0301 	movt	r3, #1
    7312:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7316:	b21b      	sxth	r3, r3
    7318:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    731a:	7cfb      	ldrb	r3, [r7, #19]
    731c:	f240 0250 	movw	r2, #80	; 0x50
    7320:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7324:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7328:	4413      	add	r3, r2
    732a:	885b      	ldrh	r3, [r3, #2]
    732c:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    732e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    7330:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7332:	ebc3 0302 	rsb	r3, r3, r2
    7336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7338:	6a39      	ldr	r1, [r7, #32]
    733a:	fb01 f202 	mul.w	r2, r1, r2
    733e:	fb02 f203 	mul.w	r2, r2, r3
    7342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7344:	fb92 f3f3 	sdiv	r3, r2, r3
    7348:	69fa      	ldr	r2, [r7, #28]
    734a:	ebc3 0302 	rsb	r3, r3, r2
    734e:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    7350:	68fb      	ldr	r3, [r7, #12]
}
    7352:	4618      	mov	r0, r3
    7354:	f107 0734 	add.w	r7, r7, #52	; 0x34
    7358:	46bd      	mov	sp, r7
    735a:	bc80      	pop	{r7}
    735c:	4770      	bx	lr
    735e:	bf00      	nop

00007360 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7360:	b580      	push	{r7, lr}
    7362:	b086      	sub	sp, #24
    7364:	af00      	add	r7, sp, #0
    7366:	4602      	mov	r2, r0
    7368:	460b      	mov	r3, r1
    736a:	71fa      	strb	r2, [r7, #7]
    736c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    736e:	f04f 0300 	mov.w	r3, #0
    7372:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7374:	79fb      	ldrb	r3, [r7, #7]
    7376:	2b02      	cmp	r3, #2
    7378:	d900      	bls.n	737c <ACE_convert_to_mA+0x1c>
    737a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    737c:	79fb      	ldrb	r3, [r7, #7]
    737e:	2b02      	cmp	r3, #2
    7380:	d842      	bhi.n	7408 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7382:	79fa      	ldrb	r2, [r7, #7]
    7384:	f240 0358 	movw	r3, #88	; 0x58
    7388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    738c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7390:	4413      	add	r3, r2
    7392:	791b      	ldrb	r3, [r3, #4]
    7394:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7396:	7bbb      	ldrb	r3, [r7, #14]
    7398:	2b2f      	cmp	r3, #47	; 0x2f
    739a:	d900      	bls.n	739e <ACE_convert_to_mA+0x3e>
    739c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    739e:	7bba      	ldrb	r2, [r7, #14]
    73a0:	f24b 4308 	movw	r3, #46088	; 0xb408
    73a4:	f2c0 0301 	movt	r3, #1
    73a8:	5c9b      	ldrb	r3, [r3, r2]
    73aa:	2b01      	cmp	r3, #1
    73ac:	d12c      	bne.n	7408 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    73ae:	7bbb      	ldrb	r3, [r7, #14]
    73b0:	f003 0304 	and.w	r3, r3, #4
    73b4:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    73b8:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    73ba:	7bbb      	ldrb	r3, [r7, #14]
    73bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
    73c0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    73c4:	b2db      	uxtb	r3, r3
    73c6:	4413      	add	r3, r2
    73c8:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    73ca:	7bfb      	ldrb	r3, [r7, #15]
    73cc:	2b03      	cmp	r3, #3
    73ce:	d81b      	bhi.n	7408 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    73d0:	7bfa      	ldrb	r2, [r7, #15]
    73d2:	f64a 533c 	movw	r3, #44348	; 0xad3c
    73d6:	f2c0 0301 	movt	r3, #1
    73da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    73de:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    73e0:	79fa      	ldrb	r2, [r7, #7]
    73e2:	88bb      	ldrh	r3, [r7, #4]
    73e4:	4610      	mov	r0, r2
    73e6:	4619      	mov	r1, r3
    73e8:	f7ff ff3a 	bl	7260 <ACE_convert_to_mV>
    73ec:	4603      	mov	r3, r0
    73ee:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    73f0:	697a      	ldr	r2, [r7, #20]
    73f2:	4613      	mov	r3, r2
    73f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    73f8:	4413      	add	r3, r2
    73fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    73fe:	461a      	mov	r2, r3
    7400:	693b      	ldr	r3, [r7, #16]
    7402:	fbb2 f3f3 	udiv	r3, r2, r3
    7406:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    7408:	68bb      	ldr	r3, [r7, #8]
}
    740a:	4618      	mov	r0, r3
    740c:	f107 0718 	add.w	r7, r7, #24
    7410:	46bd      	mov	sp, r7
    7412:	bd80      	pop	{r7, pc}

00007414 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7414:	b580      	push	{r7, lr}
    7416:	b086      	sub	sp, #24
    7418:	af00      	add	r7, sp, #0
    741a:	4602      	mov	r2, r0
    741c:	460b      	mov	r3, r1
    741e:	71fa      	strb	r2, [r7, #7]
    7420:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    7422:	f04f 0300 	mov.w	r3, #0
    7426:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7428:	79fb      	ldrb	r3, [r7, #7]
    742a:	2b02      	cmp	r3, #2
    742c:	d900      	bls.n	7430 <ACE_convert_to_uA+0x1c>
    742e:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7430:	79fb      	ldrb	r3, [r7, #7]
    7432:	2b02      	cmp	r3, #2
    7434:	d83f      	bhi.n	74b6 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7436:	79fa      	ldrb	r2, [r7, #7]
    7438:	f240 0358 	movw	r3, #88	; 0x58
    743c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7440:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7444:	4413      	add	r3, r2
    7446:	791b      	ldrb	r3, [r3, #4]
    7448:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    744a:	7bbb      	ldrb	r3, [r7, #14]
    744c:	2b2f      	cmp	r3, #47	; 0x2f
    744e:	d900      	bls.n	7452 <ACE_convert_to_uA+0x3e>
    7450:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7452:	7bba      	ldrb	r2, [r7, #14]
    7454:	f24b 4308 	movw	r3, #46088	; 0xb408
    7458:	f2c0 0301 	movt	r3, #1
    745c:	5c9b      	ldrb	r3, [r3, r2]
    745e:	2b01      	cmp	r3, #1
    7460:	d129      	bne.n	74b6 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7462:	7bbb      	ldrb	r3, [r7, #14]
    7464:	f003 0304 	and.w	r3, r3, #4
    7468:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    746c:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    746e:	7bbb      	ldrb	r3, [r7, #14]
    7470:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7474:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7478:	b2db      	uxtb	r3, r3
    747a:	4413      	add	r3, r2
    747c:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    747e:	7bfb      	ldrb	r3, [r7, #15]
    7480:	2b03      	cmp	r3, #3
    7482:	d818      	bhi.n	74b6 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    7484:	7bfa      	ldrb	r2, [r7, #15]
    7486:	f64a 533c 	movw	r3, #44348	; 0xad3c
    748a:	f2c0 0301 	movt	r3, #1
    748e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7492:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    7494:	79fa      	ldrb	r2, [r7, #7]
    7496:	88bb      	ldrh	r3, [r7, #4]
    7498:	4610      	mov	r0, r2
    749a:	4619      	mov	r1, r3
    749c:	f7ff fee0 	bl	7260 <ACE_convert_to_mV>
    74a0:	4603      	mov	r3, r0
    74a2:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    74a4:	697b      	ldr	r3, [r7, #20]
    74a6:	f644 6220 	movw	r2, #20000	; 0x4e20
    74aa:	fb02 f203 	mul.w	r2, r2, r3
    74ae:	693b      	ldr	r3, [r7, #16]
    74b0:	fbb2 f3f3 	udiv	r3, r2, r3
    74b4:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    74b6:	68bb      	ldr	r3, [r7, #8]
}
    74b8:	4618      	mov	r0, r3
    74ba:	f107 0718 	add.w	r7, r7, #24
    74be:	46bd      	mov	sp, r7
    74c0:	bd80      	pop	{r7, pc}
    74c2:	bf00      	nop

000074c4 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    74c4:	b580      	push	{r7, lr}
    74c6:	b084      	sub	sp, #16
    74c8:	af00      	add	r7, sp, #0
    74ca:	4602      	mov	r2, r0
    74cc:	460b      	mov	r3, r1
    74ce:	71fa      	strb	r2, [r7, #7]
    74d0:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    74d2:	79fa      	ldrb	r2, [r7, #7]
    74d4:	88bb      	ldrh	r3, [r7, #4]
    74d6:	4610      	mov	r0, r2
    74d8:	4619      	mov	r1, r3
    74da:	f7ff fec1 	bl	7260 <ACE_convert_to_mV>
    74de:	4603      	mov	r3, r0
    74e0:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    74e2:	68fa      	ldr	r2, [r7, #12]
    74e4:	4613      	mov	r3, r2
    74e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74ea:	4413      	add	r3, r2
    74ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    74f0:	461a      	mov	r2, r3
    74f2:	f248 531f 	movw	r3, #34079	; 0x851f
    74f6:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    74fa:	fba3 1302 	umull	r1, r3, r3, r2
    74fe:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7502:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7504:	68bb      	ldr	r3, [r7, #8]
}
    7506:	4618      	mov	r0, r3
    7508:	f107 0710 	add.w	r7, r7, #16
    750c:	46bd      	mov	sp, r7
    750e:	bd80      	pop	{r7, pc}

00007510 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7510:	b580      	push	{r7, lr}
    7512:	b084      	sub	sp, #16
    7514:	af00      	add	r7, sp, #0
    7516:	4602      	mov	r2, r0
    7518:	460b      	mov	r3, r1
    751a:	71fa      	strb	r2, [r7, #7]
    751c:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    751e:	79fa      	ldrb	r2, [r7, #7]
    7520:	88bb      	ldrh	r3, [r7, #4]
    7522:	4610      	mov	r0, r2
    7524:	4619      	mov	r1, r3
    7526:	f7ff fe9b 	bl	7260 <ACE_convert_to_mV>
    752a:	4603      	mov	r3, r0
    752c:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    752e:	68fb      	ldr	r3, [r7, #12]
    7530:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7534:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    7538:	f1a3 030b 	sub.w	r3, r3, #11
    753c:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    753e:	68bb      	ldr	r3, [r7, #8]
}
    7540:	4618      	mov	r0, r3
    7542:	f107 0710 	add.w	r7, r7, #16
    7546:	46bd      	mov	sp, r7
    7548:	bd80      	pop	{r7, pc}
    754a:	bf00      	nop

0000754c <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    754c:	b580      	push	{r7, lr}
    754e:	b084      	sub	sp, #16
    7550:	af00      	add	r7, sp, #0
    7552:	4602      	mov	r2, r0
    7554:	460b      	mov	r3, r1
    7556:	71fa      	strb	r2, [r7, #7]
    7558:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    755a:	79fa      	ldrb	r2, [r7, #7]
    755c:	88bb      	ldrh	r3, [r7, #4]
    755e:	4610      	mov	r0, r2
    7560:	4619      	mov	r1, r3
    7562:	f7ff ffaf 	bl	74c4 <ACE_convert_to_Kelvin>
    7566:	4603      	mov	r3, r0
    7568:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    756a:	68fa      	ldr	r2, [r7, #12]
    756c:	4613      	mov	r3, r2
    756e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    7572:	441a      	add	r2, r3
    7574:	f246 6367 	movw	r3, #26215	; 0x6667
    7578:	f2c6 6366 	movt	r3, #26214	; 0x6666
    757c:	fb83 1302 	smull	r1, r3, r3, r2
    7580:	ea4f 0163 	mov.w	r1, r3, asr #1
    7584:	ea4f 73e2 	mov.w	r3, r2, asr #31
    7588:	ebc3 0301 	rsb	r3, r3, r1
    758c:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    7590:	f1a3 0303 	sub.w	r3, r3, #3
    7594:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    7596:	68fb      	ldr	r3, [r7, #12]
}
    7598:	4618      	mov	r0, r3
    759a:	f107 0710 	add.w	r7, r7, #16
    759e:	46bd      	mov	sp, r7
    75a0:	bd80      	pop	{r7, pc}
    75a2:	bf00      	nop

000075a4 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    75a4:	b480      	push	{r7}
    75a6:	b085      	sub	sp, #20
    75a8:	af00      	add	r7, sp, #0
    75aa:	4603      	mov	r3, r0
    75ac:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    75ae:	f04f 0300 	mov.w	r3, #0
    75b2:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    75b4:	79fb      	ldrb	r3, [r7, #7]
    75b6:	2b02      	cmp	r3, #2
    75b8:	d809      	bhi.n	75ce <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    75ba:	79fa      	ldrb	r2, [r7, #7]
    75bc:	f240 0358 	movw	r3, #88	; 0x58
    75c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    75c8:	4413      	add	r3, r2
    75ca:	681b      	ldr	r3, [r3, #0]
    75cc:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    75ce:	68fb      	ldr	r3, [r7, #12]
}
    75d0:	4618      	mov	r0, r3
    75d2:	f107 0714 	add.w	r7, r7, #20
    75d6:	46bd      	mov	sp, r7
    75d8:	bc80      	pop	{r7}
    75da:	4770      	bx	lr

000075dc <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    75dc:	b480      	push	{r7}
    75de:	b087      	sub	sp, #28
    75e0:	af00      	add	r7, sp, #0
    75e2:	4603      	mov	r3, r0
    75e4:	6039      	str	r1, [r7, #0]
    75e6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    75e8:	79fa      	ldrb	r2, [r7, #7]
    75ea:	f240 0358 	movw	r3, #88	; 0x58
    75ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75f2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    75f6:	4413      	add	r3, r2
    75f8:	791b      	ldrb	r3, [r3, #4]
    75fa:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    75fc:	7bbb      	ldrb	r3, [r7, #14]
    75fe:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7602:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7604:	7bfb      	ldrb	r3, [r7, #15]
    7606:	f240 0250 	movw	r2, #80	; 0x50
    760a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    760e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7612:	4413      	add	r3, r2
    7614:	885b      	ldrh	r3, [r3, #2]
    7616:	461a      	mov	r2, r3
    7618:	683b      	ldr	r3, [r7, #0]
    761a:	429a      	cmp	r2, r3
    761c:	d20a      	bcs.n	7634 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    761e:	7bfa      	ldrb	r2, [r7, #15]
    7620:	f240 0350 	movw	r3, #80	; 0x50
    7624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7628:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    762c:	f103 33ff 	add.w	r3, r3, #4294967295
    7630:	81bb      	strh	r3, [r7, #12]
    7632:	e01b      	b.n	766c <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    7634:	7bfb      	ldrb	r3, [r7, #15]
    7636:	f240 0250 	movw	r2, #80	; 0x50
    763a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    763e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7642:	4413      	add	r3, r2
    7644:	885b      	ldrh	r3, [r3, #2]
    7646:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    7648:	7bfa      	ldrb	r2, [r7, #15]
    764a:	f240 0350 	movw	r3, #80	; 0x50
    764e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7652:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7656:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    7658:	697b      	ldr	r3, [r7, #20]
    765a:	f103 33ff 	add.w	r3, r3, #4294967295
    765e:	683a      	ldr	r2, [r7, #0]
    7660:	fb02 f203 	mul.w	r2, r2, r3
    7664:	693b      	ldr	r3, [r7, #16]
    7666:	fbb2 f3f3 	udiv	r3, r2, r3
    766a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    766c:	89bb      	ldrh	r3, [r7, #12]
}
    766e:	4618      	mov	r0, r3
    7670:	f107 071c 	add.w	r7, r7, #28
    7674:	46bd      	mov	sp, r7
    7676:	bc80      	pop	{r7}
    7678:	4770      	bx	lr
    767a:	bf00      	nop

0000767c <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    767c:	b480      	push	{r7}
    767e:	b085      	sub	sp, #20
    7680:	af00      	add	r7, sp, #0
    7682:	4603      	mov	r3, r0
    7684:	6039      	str	r1, [r7, #0]
    7686:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7688:	79fa      	ldrb	r2, [r7, #7]
    768a:	f240 0358 	movw	r3, #88	; 0x58
    768e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7692:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7696:	4413      	add	r3, r2
    7698:	791b      	ldrb	r3, [r3, #4]
    769a:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    769c:	7bbb      	ldrb	r3, [r7, #14]
    769e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    76a2:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    76a4:	7bfb      	ldrb	r3, [r7, #15]
    76a6:	f240 0250 	movw	r2, #80	; 0x50
    76aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    76ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76b2:	4413      	add	r3, r2
    76b4:	885b      	ldrh	r3, [r3, #2]
    76b6:	461a      	mov	r2, r3
    76b8:	683b      	ldr	r3, [r7, #0]
    76ba:	429a      	cmp	r2, r3
    76bc:	d203      	bcs.n	76c6 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    76be:	f640 73ff 	movw	r3, #4095	; 0xfff
    76c2:	81bb      	strh	r3, [r7, #12]
    76c4:	e011      	b.n	76ea <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    76c6:	683a      	ldr	r2, [r7, #0]
    76c8:	4613      	mov	r3, r2
    76ca:	ea4f 3303 	mov.w	r3, r3, lsl #12
    76ce:	ebc2 0103 	rsb	r1, r2, r3
    76d2:	7bfb      	ldrb	r3, [r7, #15]
    76d4:	f240 0250 	movw	r2, #80	; 0x50
    76d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    76dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    76e0:	4413      	add	r3, r2
    76e2:	885b      	ldrh	r3, [r3, #2]
    76e4:	fbb1 f3f3 	udiv	r3, r1, r3
    76e8:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    76ea:	89bb      	ldrh	r3, [r7, #12]
}
    76ec:	4618      	mov	r0, r3
    76ee:	f107 0714 	add.w	r7, r7, #20
    76f2:	46bd      	mov	sp, r7
    76f4:	bc80      	pop	{r7}
    76f6:	4770      	bx	lr

000076f8 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    76f8:	b480      	push	{r7}
    76fa:	b08b      	sub	sp, #44	; 0x2c
    76fc:	af00      	add	r7, sp, #0
    76fe:	4603      	mov	r3, r0
    7700:	6039      	str	r1, [r7, #0]
    7702:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7704:	79fa      	ldrb	r2, [r7, #7]
    7706:	f240 0358 	movw	r3, #88	; 0x58
    770a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    770e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7712:	4413      	add	r3, r2
    7714:	791b      	ldrb	r3, [r3, #4]
    7716:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    7718:	7abb      	ldrb	r3, [r7, #10]
    771a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    771e:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    7720:	7aba      	ldrb	r2, [r7, #10]
    7722:	f24b 4368 	movw	r3, #46184	; 0xb468
    7726:	f2c0 0301 	movt	r3, #1
    772a:	5c9b      	ldrb	r3, [r3, r2]
    772c:	2bff      	cmp	r3, #255	; 0xff
    772e:	d11b      	bne.n	7768 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    7730:	683b      	ldr	r3, [r7, #0]
    7732:	2b00      	cmp	r3, #0
    7734:	dd02      	ble.n	773c <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    7736:	683b      	ldr	r3, [r7, #0]
    7738:	60fb      	str	r3, [r7, #12]
    773a:	e002      	b.n	7742 <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    773c:	f04f 0300 	mov.w	r3, #0
    7740:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    7742:	68fa      	ldr	r2, [r7, #12]
    7744:	4613      	mov	r3, r2
    7746:	ea4f 3303 	mov.w	r3, r3, lsl #12
    774a:	ebc2 0103 	rsb	r1, r2, r3
    774e:	7afb      	ldrb	r3, [r7, #11]
    7750:	f240 0250 	movw	r2, #80	; 0x50
    7754:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7758:	ea4f 0383 	mov.w	r3, r3, lsl #2
    775c:	4413      	add	r3, r2
    775e:	885b      	ldrh	r3, [r3, #2]
    7760:	fbb1 f3f3 	udiv	r3, r1, r3
    7764:	813b      	strh	r3, [r7, #8]
    7766:	e03f      	b.n	77e8 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7768:	7aba      	ldrb	r2, [r7, #10]
    776a:	f24b 4398 	movw	r3, #46232	; 0xb498
    776e:	f2c0 0301 	movt	r3, #1
    7772:	5c9b      	ldrb	r3, [r3, r2]
    7774:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    7776:	7cba      	ldrb	r2, [r7, #18]
    7778:	f642 7350 	movw	r3, #12112	; 0x2f50
    777c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7780:	5c9b      	ldrb	r3, [r3, r2]
    7782:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    7784:	f640 73ff 	movw	r3, #4095	; 0xfff
    7788:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    778a:	7cfa      	ldrb	r2, [r7, #19]
    778c:	f24b 43c8 	movw	r3, #46280	; 0xb4c8
    7790:	f2c0 0301 	movt	r3, #1
    7794:	5c9b      	ldrb	r3, [r3, r2]
    7796:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    7798:	7cfa      	ldrb	r2, [r7, #19]
    779a:	f24b 43cc 	movw	r3, #46284	; 0xb4cc
    779e:	f2c0 0301 	movt	r3, #1
    77a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    77a6:	b21b      	sxth	r3, r3
    77a8:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    77aa:	7afb      	ldrb	r3, [r7, #11]
    77ac:	f240 0250 	movw	r2, #80	; 0x50
    77b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    77b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    77b8:	4413      	add	r3, r2
    77ba:	885b      	ldrh	r3, [r3, #2]
    77bc:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    77be:	697a      	ldr	r2, [r7, #20]
    77c0:	683b      	ldr	r3, [r7, #0]
    77c2:	ebc3 0302 	rsb	r3, r3, r2
    77c6:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    77c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    77ca:	b29a      	uxth	r2, r3
    77cc:	69bb      	ldr	r3, [r7, #24]
    77ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
    77d0:	fb01 f103 	mul.w	r1, r1, r3
    77d4:	69fb      	ldr	r3, [r7, #28]
    77d6:	fbb1 f1f3 	udiv	r1, r1, r3
    77da:	6a3b      	ldr	r3, [r7, #32]
    77dc:	fbb1 f3f3 	udiv	r3, r1, r3
    77e0:	b29b      	uxth	r3, r3
    77e2:	ebc3 0302 	rsb	r3, r3, r2
    77e6:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    77e8:	893a      	ldrh	r2, [r7, #8]
    77ea:	f640 73ff 	movw	r3, #4095	; 0xfff
    77ee:	429a      	cmp	r2, r3
    77f0:	d902      	bls.n	77f8 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    77f2:	f640 73ff 	movw	r3, #4095	; 0xfff
    77f6:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    77f8:	893b      	ldrh	r3, [r7, #8]
}
    77fa:	4618      	mov	r0, r3
    77fc:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7800:	46bd      	mov	sp, r7
    7802:	bc80      	pop	{r7}
    7804:	4770      	bx	lr
    7806:	bf00      	nop

00007808 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7808:	b580      	push	{r7, lr}
    780a:	b086      	sub	sp, #24
    780c:	af00      	add	r7, sp, #0
    780e:	4603      	mov	r3, r0
    7810:	6039      	str	r1, [r7, #0]
    7812:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7814:	f04f 0300 	mov.w	r3, #0
    7818:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    781a:	f04f 0301 	mov.w	r3, #1
    781e:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7820:	79fb      	ldrb	r3, [r7, #7]
    7822:	2b02      	cmp	r3, #2
    7824:	d900      	bls.n	7828 <ACE_convert_from_mA+0x20>
    7826:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7828:	79fa      	ldrb	r2, [r7, #7]
    782a:	f240 0358 	movw	r3, #88	; 0x58
    782e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7832:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7836:	4413      	add	r3, r2
    7838:	791b      	ldrb	r3, [r3, #4]
    783a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    783c:	7dbb      	ldrb	r3, [r7, #22]
    783e:	2b2f      	cmp	r3, #47	; 0x2f
    7840:	d900      	bls.n	7844 <ACE_convert_from_mA+0x3c>
    7842:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7844:	7dba      	ldrb	r2, [r7, #22]
    7846:	f24b 4308 	movw	r3, #46088	; 0xb408
    784a:	f2c0 0301 	movt	r3, #1
    784e:	5c9b      	ldrb	r3, [r3, r2]
    7850:	2b01      	cmp	r3, #1
    7852:	d134      	bne.n	78be <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7854:	7dbb      	ldrb	r3, [r7, #22]
    7856:	f003 0304 	and.w	r3, r3, #4
    785a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    785e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7860:	7dbb      	ldrb	r3, [r7, #22]
    7862:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7866:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    786a:	b2db      	uxtb	r3, r3
    786c:	4413      	add	r3, r2
    786e:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7870:	7dfb      	ldrb	r3, [r7, #23]
    7872:	2b03      	cmp	r3, #3
    7874:	d823      	bhi.n	78be <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7876:	7dfa      	ldrb	r2, [r7, #23]
    7878:	f64a 533c 	movw	r3, #44348	; 0xad3c
    787c:	f2c0 0301 	movt	r3, #1
    7880:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7884:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7886:	683b      	ldr	r3, [r7, #0]
    7888:	693a      	ldr	r2, [r7, #16]
    788a:	fb02 f203 	mul.w	r2, r2, r3
    788e:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7892:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7896:	fba3 1302 	umull	r1, r3, r3, r2
    789a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    789e:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    78a0:	79fb      	ldrb	r3, [r7, #7]
    78a2:	4618      	mov	r0, r3
    78a4:	68f9      	ldr	r1, [r7, #12]
    78a6:	f7ff fee9 	bl	767c <convert_mV_to_ppe_value>
    78aa:	4603      	mov	r3, r0
    78ac:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    78ae:	897a      	ldrh	r2, [r7, #10]
    78b0:	f640 73ff 	movw	r3, #4095	; 0xfff
    78b4:	429a      	cmp	r2, r3
    78b6:	d902      	bls.n	78be <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    78b8:	f640 73ff 	movw	r3, #4095	; 0xfff
    78bc:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    78be:	897b      	ldrh	r3, [r7, #10]
}
    78c0:	4618      	mov	r0, r3
    78c2:	f107 0718 	add.w	r7, r7, #24
    78c6:	46bd      	mov	sp, r7
    78c8:	bd80      	pop	{r7, pc}
    78ca:	bf00      	nop

000078cc <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    78cc:	b580      	push	{r7, lr}
    78ce:	b086      	sub	sp, #24
    78d0:	af00      	add	r7, sp, #0
    78d2:	4603      	mov	r3, r0
    78d4:	6039      	str	r1, [r7, #0]
    78d6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    78d8:	f04f 0300 	mov.w	r3, #0
    78dc:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    78de:	f04f 0301 	mov.w	r3, #1
    78e2:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    78e4:	79fb      	ldrb	r3, [r7, #7]
    78e6:	2b02      	cmp	r3, #2
    78e8:	d900      	bls.n	78ec <ACE_convert_from_uA+0x20>
    78ea:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    78ec:	79fa      	ldrb	r2, [r7, #7]
    78ee:	f240 0358 	movw	r3, #88	; 0x58
    78f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78f6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    78fa:	4413      	add	r3, r2
    78fc:	791b      	ldrb	r3, [r3, #4]
    78fe:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7900:	7dbb      	ldrb	r3, [r7, #22]
    7902:	2b2f      	cmp	r3, #47	; 0x2f
    7904:	d900      	bls.n	7908 <ACE_convert_from_uA+0x3c>
    7906:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7908:	7dba      	ldrb	r2, [r7, #22]
    790a:	f24b 4308 	movw	r3, #46088	; 0xb408
    790e:	f2c0 0301 	movt	r3, #1
    7912:	5c9b      	ldrb	r3, [r3, r2]
    7914:	2b01      	cmp	r3, #1
    7916:	d134      	bne.n	7982 <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7918:	7dbb      	ldrb	r3, [r7, #22]
    791a:	f003 0304 	and.w	r3, r3, #4
    791e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7922:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7924:	7dbb      	ldrb	r3, [r7, #22]
    7926:	f003 0330 	and.w	r3, r3, #48	; 0x30
    792a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    792e:	b2db      	uxtb	r3, r3
    7930:	4413      	add	r3, r2
    7932:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7934:	7dfb      	ldrb	r3, [r7, #23]
    7936:	2b03      	cmp	r3, #3
    7938:	d823      	bhi.n	7982 <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    793a:	7dfa      	ldrb	r2, [r7, #23]
    793c:	f64a 533c 	movw	r3, #44348	; 0xad3c
    7940:	f2c0 0301 	movt	r3, #1
    7944:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7948:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    794a:	683b      	ldr	r3, [r7, #0]
    794c:	693a      	ldr	r2, [r7, #16]
    794e:	fb02 f203 	mul.w	r2, r2, r3
    7952:	f241 7359 	movw	r3, #5977	; 0x1759
    7956:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    795a:	fba3 1302 	umull	r1, r3, r3, r2
    795e:	ea4f 3393 	mov.w	r3, r3, lsr #14
    7962:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7964:	79fb      	ldrb	r3, [r7, #7]
    7966:	4618      	mov	r0, r3
    7968:	68f9      	ldr	r1, [r7, #12]
    796a:	f7ff fe87 	bl	767c <convert_mV_to_ppe_value>
    796e:	4603      	mov	r3, r0
    7970:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7972:	897a      	ldrh	r2, [r7, #10]
    7974:	f640 73ff 	movw	r3, #4095	; 0xfff
    7978:	429a      	cmp	r2, r3
    797a:	d902      	bls.n	7982 <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    797c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7980:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7982:	897b      	ldrh	r3, [r7, #10]
}
    7984:	4618      	mov	r0, r3
    7986:	f107 0718 	add.w	r7, r7, #24
    798a:	46bd      	mov	sp, r7
    798c:	bd80      	pop	{r7, pc}
    798e:	bf00      	nop

00007990 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    7990:	b580      	push	{r7, lr}
    7992:	b084      	sub	sp, #16
    7994:	af00      	add	r7, sp, #0
    7996:	4603      	mov	r3, r0
    7998:	6039      	str	r1, [r7, #0]
    799a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    799c:	683a      	ldr	r2, [r7, #0]
    799e:	4613      	mov	r3, r2
    79a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    79a4:	4413      	add	r3, r2
    79a6:	ea4f 0283 	mov.w	r2, r3, lsl #2
    79aa:	441a      	add	r2, r3
    79ac:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    79b0:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    79b4:	fba3 1302 	umull	r1, r3, r3, r2
    79b8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    79bc:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    79be:	79fb      	ldrb	r3, [r7, #7]
    79c0:	4618      	mov	r0, r3
    79c2:	68f9      	ldr	r1, [r7, #12]
    79c4:	f7ff fe5a 	bl	767c <convert_mV_to_ppe_value>
    79c8:	4603      	mov	r3, r0
    79ca:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    79cc:	897a      	ldrh	r2, [r7, #10]
    79ce:	f640 73ff 	movw	r3, #4095	; 0xfff
    79d2:	429a      	cmp	r2, r3
    79d4:	d902      	bls.n	79dc <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    79d6:	f640 73ff 	movw	r3, #4095	; 0xfff
    79da:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    79dc:	897b      	ldrh	r3, [r7, #10]
}
    79de:	4618      	mov	r0, r3
    79e0:	f107 0710 	add.w	r7, r7, #16
    79e4:	46bd      	mov	sp, r7
    79e6:	bd80      	pop	{r7, pc}

000079e8 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    79e8:	b580      	push	{r7, lr}
    79ea:	b084      	sub	sp, #16
    79ec:	af00      	add	r7, sp, #0
    79ee:	4603      	mov	r3, r0
    79f0:	6039      	str	r1, [r7, #0]
    79f2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    79f4:	683b      	ldr	r3, [r7, #0]
    79f6:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    79fa:	f103 030b 	add.w	r3, r3, #11
    79fe:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    7a00:	683b      	ldr	r3, [r7, #0]
    7a02:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7a06:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7a08:	79fb      	ldrb	r3, [r7, #7]
    7a0a:	4618      	mov	r0, r3
    7a0c:	68f9      	ldr	r1, [r7, #12]
    7a0e:	f7ff fe35 	bl	767c <convert_mV_to_ppe_value>
    7a12:	4603      	mov	r3, r0
    7a14:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7a16:	897a      	ldrh	r2, [r7, #10]
    7a18:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a1c:	429a      	cmp	r2, r3
    7a1e:	d902      	bls.n	7a26 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7a20:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a24:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7a26:	897b      	ldrh	r3, [r7, #10]
}
    7a28:	4618      	mov	r0, r3
    7a2a:	f107 0710 	add.w	r7, r7, #16
    7a2e:	46bd      	mov	sp, r7
    7a30:	bd80      	pop	{r7, pc}
    7a32:	bf00      	nop

00007a34 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7a34:	b580      	push	{r7, lr}
    7a36:	b084      	sub	sp, #16
    7a38:	af00      	add	r7, sp, #0
    7a3a:	4603      	mov	r3, r0
    7a3c:	6039      	str	r1, [r7, #0]
    7a3e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    7a40:	683b      	ldr	r3, [r7, #0]
    7a42:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    7a46:	f103 0303 	add.w	r3, r3, #3
    7a4a:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    7a4c:	683b      	ldr	r3, [r7, #0]
    7a4e:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    7a50:	68fa      	ldr	r2, [r7, #12]
    7a52:	4613      	mov	r3, r2
    7a54:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7a58:	441a      	add	r2, r3
    7a5a:	f648 6339 	movw	r3, #36409	; 0x8e39
    7a5e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7a62:	fba3 1302 	umull	r1, r3, r3, r2
    7a66:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7a6a:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    7a6c:	79fb      	ldrb	r3, [r7, #7]
    7a6e:	4618      	mov	r0, r3
    7a70:	68f9      	ldr	r1, [r7, #12]
    7a72:	f7ff ff8d 	bl	7990 <ACE_convert_from_Kelvin>
    7a76:	4603      	mov	r3, r0
    7a78:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7a7a:	897a      	ldrh	r2, [r7, #10]
    7a7c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a80:	429a      	cmp	r2, r3
    7a82:	d902      	bls.n	7a8a <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7a84:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a88:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7a8a:	897b      	ldrh	r3, [r7, #10]
}
    7a8c:	4618      	mov	r0, r3
    7a8e:	f107 0710 	add.w	r7, r7, #16
    7a92:	46bd      	mov	sp, r7
    7a94:	bd80      	pop	{r7, pc}
    7a96:	bf00      	nop

00007a98 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7a98:	b480      	push	{r7}
    7a9a:	b085      	sub	sp, #20
    7a9c:	af00      	add	r7, sp, #0
    7a9e:	6078      	str	r0, [r7, #4]
    7aa0:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    7aa2:	687b      	ldr	r3, [r7, #4]
    7aa4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7aa8:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    7aaa:	683b      	ldr	r3, [r7, #0]
    7aac:	2b00      	cmp	r3, #0
    7aae:	d005      	beq.n	7abc <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    7ab0:	687b      	ldr	r3, [r7, #4]
    7ab2:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7ab6:	b2da      	uxtb	r2, r3
    7ab8:	683b      	ldr	r3, [r7, #0]
    7aba:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7abc:	89fb      	ldrh	r3, [r7, #14]
}
    7abe:	4618      	mov	r0, r3
    7ac0:	f107 0714 	add.w	r7, r7, #20
    7ac4:	46bd      	mov	sp, r7
    7ac6:	bc80      	pop	{r7}
    7ac8:	4770      	bx	lr
    7aca:	bf00      	nop

00007acc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7acc:	b480      	push	{r7}
    7ace:	b083      	sub	sp, #12
    7ad0:	af00      	add	r7, sp, #0
    7ad2:	4603      	mov	r3, r0
    7ad4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7ad6:	f24e 1300 	movw	r3, #57600	; 0xe100
    7ada:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7ade:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    7ae2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7ae6:	88f9      	ldrh	r1, [r7, #6]
    7ae8:	f001 011f 	and.w	r1, r1, #31
    7aec:	f04f 0001 	mov.w	r0, #1
    7af0:	fa00 f101 	lsl.w	r1, r0, r1
    7af4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7af8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7afc:	f107 070c 	add.w	r7, r7, #12
    7b00:	46bd      	mov	sp, r7
    7b02:	bc80      	pop	{r7}
    7b04:	4770      	bx	lr
    7b06:	bf00      	nop

00007b08 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7b08:	b480      	push	{r7}
    7b0a:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7b0c:	46bd      	mov	sp, r7
    7b0e:	bc80      	pop	{r7}
    7b10:	4770      	bx	lr
    7b12:	bf00      	nop

00007b14 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7b14:	b480      	push	{r7}
    7b16:	b085      	sub	sp, #20
    7b18:	af00      	add	r7, sp, #0
    7b1a:	4603      	mov	r3, r0
    7b1c:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    7b1e:	f04f 0300 	mov.w	r3, #0
    7b22:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7b24:	68fb      	ldr	r3, [r7, #12]
}
    7b26:	4618      	mov	r0, r3
    7b28:	f107 0714 	add.w	r7, r7, #20
    7b2c:	46bd      	mov	sp, r7
    7b2e:	bc80      	pop	{r7}
    7b30:	4770      	bx	lr
    7b32:	bf00      	nop

00007b34 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7b34:	b480      	push	{r7}
    7b36:	b085      	sub	sp, #20
    7b38:	af00      	add	r7, sp, #0
    7b3a:	4603      	mov	r3, r0
    7b3c:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    7b3e:	f04f 0300 	mov.w	r3, #0
    7b42:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7b44:	68fb      	ldr	r3, [r7, #12]
}
    7b46:	4618      	mov	r0, r3
    7b48:	f107 0714 	add.w	r7, r7, #20
    7b4c:	46bd      	mov	sp, r7
    7b4e:	bc80      	pop	{r7}
    7b50:	4770      	bx	lr
    7b52:	bf00      	nop

00007b54 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7b54:	b480      	push	{r7}
    7b56:	b083      	sub	sp, #12
    7b58:	af00      	add	r7, sp, #0
    7b5a:	4602      	mov	r2, r0
    7b5c:	460b      	mov	r3, r1
    7b5e:	71fa      	strb	r2, [r7, #7]
    7b60:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    7b62:	f107 070c 	add.w	r7, r7, #12
    7b66:	46bd      	mov	sp, r7
    7b68:	bc80      	pop	{r7}
    7b6a:	4770      	bx	lr

00007b6c <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7b6c:	b480      	push	{r7}
    7b6e:	b083      	sub	sp, #12
    7b70:	af00      	add	r7, sp, #0
    7b72:	4602      	mov	r2, r0
    7b74:	460b      	mov	r3, r1
    7b76:	71fa      	strb	r2, [r7, #7]
    7b78:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7b7a:	f107 070c 	add.w	r7, r7, #12
    7b7e:	46bd      	mov	sp, r7
    7b80:	bc80      	pop	{r7}
    7b82:	4770      	bx	lr

00007b84 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7b84:	b480      	push	{r7}
    7b86:	b083      	sub	sp, #12
    7b88:	af00      	add	r7, sp, #0
    7b8a:	4602      	mov	r2, r0
    7b8c:	460b      	mov	r3, r1
    7b8e:	71fa      	strb	r2, [r7, #7]
    7b90:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7b92:	f107 070c 	add.w	r7, r7, #12
    7b96:	46bd      	mov	sp, r7
    7b98:	bc80      	pop	{r7}
    7b9a:	4770      	bx	lr

00007b9c <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7b9c:	b480      	push	{r7}
    7b9e:	b083      	sub	sp, #12
    7ba0:	af00      	add	r7, sp, #0
    7ba2:	4602      	mov	r2, r0
    7ba4:	460b      	mov	r3, r1
    7ba6:	71fa      	strb	r2, [r7, #7]
    7ba8:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7baa:	f107 070c 	add.w	r7, r7, #12
    7bae:	46bd      	mov	sp, r7
    7bb0:	bc80      	pop	{r7}
    7bb2:	4770      	bx	lr

00007bb4 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7bb4:	b480      	push	{r7}
    7bb6:	b083      	sub	sp, #12
    7bb8:	af00      	add	r7, sp, #0
    7bba:	4602      	mov	r2, r0
    7bbc:	460b      	mov	r3, r1
    7bbe:	71fa      	strb	r2, [r7, #7]
    7bc0:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7bc2:	f107 070c 	add.w	r7, r7, #12
    7bc6:	46bd      	mov	sp, r7
    7bc8:	bc80      	pop	{r7}
    7bca:	4770      	bx	lr

00007bcc <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7bcc:	b480      	push	{r7}
    7bce:	b085      	sub	sp, #20
    7bd0:	af00      	add	r7, sp, #0
    7bd2:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7bd4:	f04f 0300 	mov.w	r3, #0
    7bd8:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7bda:	7bfb      	ldrb	r3, [r7, #15]
}
    7bdc:	4618      	mov	r0, r3
    7bde:	f107 0714 	add.w	r7, r7, #20
    7be2:	46bd      	mov	sp, r7
    7be4:	bc80      	pop	{r7}
    7be6:	4770      	bx	lr

00007be8 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7be8:	b480      	push	{r7}
    7bea:	b085      	sub	sp, #20
    7bec:	af00      	add	r7, sp, #0
    7bee:	4603      	mov	r3, r0
    7bf0:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7bf2:	f04f 33ff 	mov.w	r3, #4294967295
    7bf6:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7bf8:	68fb      	ldr	r3, [r7, #12]
}
    7bfa:	4618      	mov	r0, r3
    7bfc:	f107 0714 	add.w	r7, r7, #20
    7c00:	46bd      	mov	sp, r7
    7c02:	bc80      	pop	{r7}
    7c04:	4770      	bx	lr
    7c06:	bf00      	nop

00007c08 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7c08:	b480      	push	{r7}
    7c0a:	b085      	sub	sp, #20
    7c0c:	af00      	add	r7, sp, #0
    7c0e:	4603      	mov	r3, r0
    7c10:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7c12:	f04f 0300 	mov.w	r3, #0
    7c16:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7c18:	68fb      	ldr	r3, [r7, #12]
}
    7c1a:	4618      	mov	r0, r3
    7c1c:	f107 0714 	add.w	r7, r7, #20
    7c20:	46bd      	mov	sp, r7
    7c22:	bc80      	pop	{r7}
    7c24:	4770      	bx	lr
    7c26:	bf00      	nop

00007c28 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7c28:	b480      	push	{r7}
    7c2a:	b085      	sub	sp, #20
    7c2c:	af00      	add	r7, sp, #0
    7c2e:	4603      	mov	r3, r0
    7c30:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7c32:	f04f 0303 	mov.w	r3, #3
    7c36:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    7c38:	7bfb      	ldrb	r3, [r7, #15]
}
    7c3a:	4618      	mov	r0, r3
    7c3c:	f107 0714 	add.w	r7, r7, #20
    7c40:	46bd      	mov	sp, r7
    7c42:	bc80      	pop	{r7}
    7c44:	4770      	bx	lr
    7c46:	bf00      	nop

00007c48 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    7c48:	b480      	push	{r7}
    7c4a:	b085      	sub	sp, #20
    7c4c:	af00      	add	r7, sp, #0
    7c4e:	4603      	mov	r3, r0
    7c50:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    7c52:	f04f 0300 	mov.w	r3, #0
    7c56:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    7c58:	68fb      	ldr	r3, [r7, #12]
}
    7c5a:	4618      	mov	r0, r3
    7c5c:	f107 0714 	add.w	r7, r7, #20
    7c60:	46bd      	mov	sp, r7
    7c62:	bc80      	pop	{r7}
    7c64:	4770      	bx	lr
    7c66:	bf00      	nop

00007c68 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7c68:	b480      	push	{r7}
    7c6a:	b085      	sub	sp, #20
    7c6c:	af00      	add	r7, sp, #0
    7c6e:	4603      	mov	r3, r0
    7c70:	6039      	str	r1, [r7, #0]
    7c72:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7c74:	f04f 0300 	mov.w	r3, #0
    7c78:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    7c7a:	7bfb      	ldrb	r3, [r7, #15]
}
    7c7c:	4618      	mov	r0, r3
    7c7e:	f107 0714 	add.w	r7, r7, #20
    7c82:	46bd      	mov	sp, r7
    7c84:	bc80      	pop	{r7}
    7c86:	4770      	bx	lr

00007c88 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7c88:	b480      	push	{r7}
    7c8a:	b085      	sub	sp, #20
    7c8c:	af00      	add	r7, sp, #0
    7c8e:	4603      	mov	r3, r0
    7c90:	6039      	str	r1, [r7, #0]
    7c92:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7c94:	f04f 0300 	mov.w	r3, #0
    7c98:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    7c9a:	7bfb      	ldrb	r3, [r7, #15]
}
    7c9c:	4618      	mov	r0, r3
    7c9e:	f107 0714 	add.w	r7, r7, #20
    7ca2:	46bd      	mov	sp, r7
    7ca4:	bc80      	pop	{r7}
    7ca6:	4770      	bx	lr

00007ca8 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7ca8:	b480      	push	{r7}
    7caa:	b083      	sub	sp, #12
    7cac:	af00      	add	r7, sp, #0
    7cae:	4603      	mov	r3, r0
    7cb0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    7cb2:	f107 070c 	add.w	r7, r7, #12
    7cb6:	46bd      	mov	sp, r7
    7cb8:	bc80      	pop	{r7}
    7cba:	4770      	bx	lr

00007cbc <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7cbc:	b480      	push	{r7}
    7cbe:	b083      	sub	sp, #12
    7cc0:	af00      	add	r7, sp, #0
    7cc2:	4603      	mov	r3, r0
    7cc4:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    7cc6:	f107 070c 	add.w	r7, r7, #12
    7cca:	46bd      	mov	sp, r7
    7ccc:	bc80      	pop	{r7}
    7cce:	4770      	bx	lr

00007cd0 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7cd0:	b480      	push	{r7}
    7cd2:	b083      	sub	sp, #12
    7cd4:	af00      	add	r7, sp, #0
    7cd6:	4603      	mov	r3, r0
    7cd8:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    7cda:	f107 070c 	add.w	r7, r7, #12
    7cde:	46bd      	mov	sp, r7
    7ce0:	bc80      	pop	{r7}
    7ce2:	4770      	bx	lr

00007ce4 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7ce4:	b480      	push	{r7}
    7ce6:	b083      	sub	sp, #12
    7ce8:	af00      	add	r7, sp, #0
    7cea:	4603      	mov	r3, r0
    7cec:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    7cee:	f107 070c 	add.w	r7, r7, #12
    7cf2:	46bd      	mov	sp, r7
    7cf4:	bc80      	pop	{r7}
    7cf6:	4770      	bx	lr

00007cf8 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7cf8:	b480      	push	{r7}
    7cfa:	b083      	sub	sp, #12
    7cfc:	af00      	add	r7, sp, #0
    7cfe:	4603      	mov	r3, r0
    7d00:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7d02:	f107 070c 	add.w	r7, r7, #12
    7d06:	46bd      	mov	sp, r7
    7d08:	bc80      	pop	{r7}
    7d0a:	4770      	bx	lr

00007d0c <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7d0c:	b480      	push	{r7}
    7d0e:	b083      	sub	sp, #12
    7d10:	af00      	add	r7, sp, #0
    7d12:	4603      	mov	r3, r0
    7d14:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7d16:	f107 070c 	add.w	r7, r7, #12
    7d1a:	46bd      	mov	sp, r7
    7d1c:	bc80      	pop	{r7}
    7d1e:	4770      	bx	lr

00007d20 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    7d20:	b480      	push	{r7}
    7d22:	b083      	sub	sp, #12
    7d24:	af00      	add	r7, sp, #0
    7d26:	4603      	mov	r3, r0
    7d28:	6039      	str	r1, [r7, #0]
    7d2a:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    7d2c:	f107 070c 	add.w	r7, r7, #12
    7d30:	46bd      	mov	sp, r7
    7d32:	bc80      	pop	{r7}
    7d34:	4770      	bx	lr
    7d36:	bf00      	nop

00007d38 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    7d38:	b480      	push	{r7}
    7d3a:	b083      	sub	sp, #12
    7d3c:	af00      	add	r7, sp, #0
    7d3e:	4603      	mov	r3, r0
    7d40:	6039      	str	r1, [r7, #0]
    7d42:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    7d44:	f107 070c 	add.w	r7, r7, #12
    7d48:	46bd      	mov	sp, r7
    7d4a:	bc80      	pop	{r7}
    7d4c:	4770      	bx	lr
    7d4e:	bf00      	nop

00007d50 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    7d50:	b480      	push	{r7}
    7d52:	b083      	sub	sp, #12
    7d54:	af00      	add	r7, sp, #0
    7d56:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    7d58:	f107 070c 	add.w	r7, r7, #12
    7d5c:	46bd      	mov	sp, r7
    7d5e:	bc80      	pop	{r7}
    7d60:	4770      	bx	lr
    7d62:	bf00      	nop

00007d64 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    7d64:	b480      	push	{r7}
    7d66:	b083      	sub	sp, #12
    7d68:	af00      	add	r7, sp, #0
    7d6a:	4603      	mov	r3, r0
    7d6c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7d6e:	f107 070c 	add.w	r7, r7, #12
    7d72:	46bd      	mov	sp, r7
    7d74:	bc80      	pop	{r7}
    7d76:	4770      	bx	lr

00007d78 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    7d78:	4668      	mov	r0, sp
    7d7a:	f020 0107 	bic.w	r1, r0, #7
    7d7e:	468d      	mov	sp, r1
    7d80:	b589      	push	{r0, r3, r7, lr}
    7d82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    7d84:	f04f 0000 	mov.w	r0, #0
    7d88:	f7ff ffec 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    7d8c:	f04f 0076 	mov.w	r0, #118	; 0x76
    7d90:	f7ff fe9c 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7d94:	46bd      	mov	sp, r7
    7d96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7d9a:	4685      	mov	sp, r0
    7d9c:	4770      	bx	lr
    7d9e:	bf00      	nop

00007da0 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    7da0:	4668      	mov	r0, sp
    7da2:	f020 0107 	bic.w	r1, r0, #7
    7da6:	468d      	mov	sp, r1
    7da8:	b589      	push	{r0, r3, r7, lr}
    7daa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    7dac:	f04f 0001 	mov.w	r0, #1
    7db0:	f7ff ffd8 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    7db4:	f04f 0077 	mov.w	r0, #119	; 0x77
    7db8:	f7ff fe88 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7dbc:	46bd      	mov	sp, r7
    7dbe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7dc2:	4685      	mov	sp, r0
    7dc4:	4770      	bx	lr
    7dc6:	bf00      	nop

00007dc8 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    7dc8:	4668      	mov	r0, sp
    7dca:	f020 0107 	bic.w	r1, r0, #7
    7dce:	468d      	mov	sp, r1
    7dd0:	b589      	push	{r0, r3, r7, lr}
    7dd2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    7dd4:	f04f 0002 	mov.w	r0, #2
    7dd8:	f7ff ffc4 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    7ddc:	f04f 0078 	mov.w	r0, #120	; 0x78
    7de0:	f7ff fe74 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7de4:	46bd      	mov	sp, r7
    7de6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7dea:	4685      	mov	sp, r0
    7dec:	4770      	bx	lr
    7dee:	bf00      	nop

00007df0 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    7df0:	4668      	mov	r0, sp
    7df2:	f020 0107 	bic.w	r1, r0, #7
    7df6:	468d      	mov	sp, r1
    7df8:	b589      	push	{r0, r3, r7, lr}
    7dfa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    7dfc:	f04f 0003 	mov.w	r0, #3
    7e00:	f7ff ffb0 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    7e04:	f04f 0079 	mov.w	r0, #121	; 0x79
    7e08:	f7ff fe60 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7e0c:	46bd      	mov	sp, r7
    7e0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e12:	4685      	mov	sp, r0
    7e14:	4770      	bx	lr
    7e16:	bf00      	nop

00007e18 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    7e18:	4668      	mov	r0, sp
    7e1a:	f020 0107 	bic.w	r1, r0, #7
    7e1e:	468d      	mov	sp, r1
    7e20:	b589      	push	{r0, r3, r7, lr}
    7e22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    7e24:	f04f 0004 	mov.w	r0, #4
    7e28:	f7ff ff9c 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    7e2c:	f04f 007a 	mov.w	r0, #122	; 0x7a
    7e30:	f7ff fe4c 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7e34:	46bd      	mov	sp, r7
    7e36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e3a:	4685      	mov	sp, r0
    7e3c:	4770      	bx	lr
    7e3e:	bf00      	nop

00007e40 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    7e40:	4668      	mov	r0, sp
    7e42:	f020 0107 	bic.w	r1, r0, #7
    7e46:	468d      	mov	sp, r1
    7e48:	b589      	push	{r0, r3, r7, lr}
    7e4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    7e4c:	f04f 0005 	mov.w	r0, #5
    7e50:	f7ff ff88 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    7e54:	f04f 007b 	mov.w	r0, #123	; 0x7b
    7e58:	f7ff fe38 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7e5c:	46bd      	mov	sp, r7
    7e5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e62:	4685      	mov	sp, r0
    7e64:	4770      	bx	lr
    7e66:	bf00      	nop

00007e68 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    7e68:	4668      	mov	r0, sp
    7e6a:	f020 0107 	bic.w	r1, r0, #7
    7e6e:	468d      	mov	sp, r1
    7e70:	b589      	push	{r0, r3, r7, lr}
    7e72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    7e74:	f04f 0006 	mov.w	r0, #6
    7e78:	f7ff ff74 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    7e7c:	f04f 007c 	mov.w	r0, #124	; 0x7c
    7e80:	f7ff fe24 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7e84:	46bd      	mov	sp, r7
    7e86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7e8a:	4685      	mov	sp, r0
    7e8c:	4770      	bx	lr
    7e8e:	bf00      	nop

00007e90 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    7e90:	4668      	mov	r0, sp
    7e92:	f020 0107 	bic.w	r1, r0, #7
    7e96:	468d      	mov	sp, r1
    7e98:	b589      	push	{r0, r3, r7, lr}
    7e9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    7e9c:	f04f 0007 	mov.w	r0, #7
    7ea0:	f7ff ff60 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    7ea4:	f04f 007d 	mov.w	r0, #125	; 0x7d
    7ea8:	f7ff fe10 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7eac:	46bd      	mov	sp, r7
    7eae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7eb2:	4685      	mov	sp, r0
    7eb4:	4770      	bx	lr
    7eb6:	bf00      	nop

00007eb8 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    7eb8:	4668      	mov	r0, sp
    7eba:	f020 0107 	bic.w	r1, r0, #7
    7ebe:	468d      	mov	sp, r1
    7ec0:	b589      	push	{r0, r3, r7, lr}
    7ec2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    7ec4:	f04f 0008 	mov.w	r0, #8
    7ec8:	f7ff ff4c 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    7ecc:	f04f 007e 	mov.w	r0, #126	; 0x7e
    7ed0:	f7ff fdfc 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7ed4:	46bd      	mov	sp, r7
    7ed6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7eda:	4685      	mov	sp, r0
    7edc:	4770      	bx	lr
    7ede:	bf00      	nop

00007ee0 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    7ee0:	4668      	mov	r0, sp
    7ee2:	f020 0107 	bic.w	r1, r0, #7
    7ee6:	468d      	mov	sp, r1
    7ee8:	b589      	push	{r0, r3, r7, lr}
    7eea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    7eec:	f04f 0009 	mov.w	r0, #9
    7ef0:	f7ff ff38 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    7ef4:	f04f 007f 	mov.w	r0, #127	; 0x7f
    7ef8:	f7ff fde8 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7efc:	46bd      	mov	sp, r7
    7efe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f02:	4685      	mov	sp, r0
    7f04:	4770      	bx	lr
    7f06:	bf00      	nop

00007f08 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    7f08:	4668      	mov	r0, sp
    7f0a:	f020 0107 	bic.w	r1, r0, #7
    7f0e:	468d      	mov	sp, r1
    7f10:	b589      	push	{r0, r3, r7, lr}
    7f12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    7f14:	f04f 000a 	mov.w	r0, #10
    7f18:	f7ff ff24 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    7f1c:	f04f 0080 	mov.w	r0, #128	; 0x80
    7f20:	f7ff fdd4 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7f24:	46bd      	mov	sp, r7
    7f26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f2a:	4685      	mov	sp, r0
    7f2c:	4770      	bx	lr
    7f2e:	bf00      	nop

00007f30 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    7f30:	4668      	mov	r0, sp
    7f32:	f020 0107 	bic.w	r1, r0, #7
    7f36:	468d      	mov	sp, r1
    7f38:	b589      	push	{r0, r3, r7, lr}
    7f3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    7f3c:	f04f 000b 	mov.w	r0, #11
    7f40:	f7ff ff10 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    7f44:	f04f 0081 	mov.w	r0, #129	; 0x81
    7f48:	f7ff fdc0 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7f4c:	46bd      	mov	sp, r7
    7f4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f52:	4685      	mov	sp, r0
    7f54:	4770      	bx	lr
    7f56:	bf00      	nop

00007f58 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    7f58:	4668      	mov	r0, sp
    7f5a:	f020 0107 	bic.w	r1, r0, #7
    7f5e:	468d      	mov	sp, r1
    7f60:	b589      	push	{r0, r3, r7, lr}
    7f62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    7f64:	f04f 000c 	mov.w	r0, #12
    7f68:	f7ff fefc 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    7f6c:	f04f 0082 	mov.w	r0, #130	; 0x82
    7f70:	f7ff fdac 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7f74:	46bd      	mov	sp, r7
    7f76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7f7a:	4685      	mov	sp, r0
    7f7c:	4770      	bx	lr
    7f7e:	bf00      	nop

00007f80 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    7f80:	4668      	mov	r0, sp
    7f82:	f020 0107 	bic.w	r1, r0, #7
    7f86:	468d      	mov	sp, r1
    7f88:	b589      	push	{r0, r3, r7, lr}
    7f8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    7f8c:	f04f 000d 	mov.w	r0, #13
    7f90:	f7ff fee8 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    7f94:	f04f 0083 	mov.w	r0, #131	; 0x83
    7f98:	f7ff fd98 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7f9c:	46bd      	mov	sp, r7
    7f9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fa2:	4685      	mov	sp, r0
    7fa4:	4770      	bx	lr
    7fa6:	bf00      	nop

00007fa8 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    7fa8:	4668      	mov	r0, sp
    7faa:	f020 0107 	bic.w	r1, r0, #7
    7fae:	468d      	mov	sp, r1
    7fb0:	b589      	push	{r0, r3, r7, lr}
    7fb2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    7fb4:	f04f 000e 	mov.w	r0, #14
    7fb8:	f7ff fed4 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    7fbc:	f04f 0084 	mov.w	r0, #132	; 0x84
    7fc0:	f7ff fd84 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7fc4:	46bd      	mov	sp, r7
    7fc6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fca:	4685      	mov	sp, r0
    7fcc:	4770      	bx	lr
    7fce:	bf00      	nop

00007fd0 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    7fd0:	4668      	mov	r0, sp
    7fd2:	f020 0107 	bic.w	r1, r0, #7
    7fd6:	468d      	mov	sp, r1
    7fd8:	b589      	push	{r0, r3, r7, lr}
    7fda:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    7fdc:	f04f 000f 	mov.w	r0, #15
    7fe0:	f7ff fec0 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    7fe4:	f04f 0085 	mov.w	r0, #133	; 0x85
    7fe8:	f7ff fd70 	bl	7acc <NVIC_ClearPendingIRQ>
}
    7fec:	46bd      	mov	sp, r7
    7fee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7ff2:	4685      	mov	sp, r0
    7ff4:	4770      	bx	lr
    7ff6:	bf00      	nop

00007ff8 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    7ff8:	4668      	mov	r0, sp
    7ffa:	f020 0107 	bic.w	r1, r0, #7
    7ffe:	468d      	mov	sp, r1
    8000:	b589      	push	{r0, r3, r7, lr}
    8002:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    8004:	f04f 0010 	mov.w	r0, #16
    8008:	f7ff feac 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    800c:	f04f 0086 	mov.w	r0, #134	; 0x86
    8010:	f7ff fd5c 	bl	7acc <NVIC_ClearPendingIRQ>
}
    8014:	46bd      	mov	sp, r7
    8016:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    801a:	4685      	mov	sp, r0
    801c:	4770      	bx	lr
    801e:	bf00      	nop

00008020 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    8020:	4668      	mov	r0, sp
    8022:	f020 0107 	bic.w	r1, r0, #7
    8026:	468d      	mov	sp, r1
    8028:	b589      	push	{r0, r3, r7, lr}
    802a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    802c:	f04f 0011 	mov.w	r0, #17
    8030:	f7ff fe98 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    8034:	f04f 0087 	mov.w	r0, #135	; 0x87
    8038:	f7ff fd48 	bl	7acc <NVIC_ClearPendingIRQ>
}
    803c:	46bd      	mov	sp, r7
    803e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8042:	4685      	mov	sp, r0
    8044:	4770      	bx	lr
    8046:	bf00      	nop

00008048 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    8048:	4668      	mov	r0, sp
    804a:	f020 0107 	bic.w	r1, r0, #7
    804e:	468d      	mov	sp, r1
    8050:	b589      	push	{r0, r3, r7, lr}
    8052:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    8054:	f04f 0012 	mov.w	r0, #18
    8058:	f7ff fe84 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    805c:	f04f 0088 	mov.w	r0, #136	; 0x88
    8060:	f7ff fd34 	bl	7acc <NVIC_ClearPendingIRQ>
}
    8064:	46bd      	mov	sp, r7
    8066:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    806a:	4685      	mov	sp, r0
    806c:	4770      	bx	lr
    806e:	bf00      	nop

00008070 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    8070:	4668      	mov	r0, sp
    8072:	f020 0107 	bic.w	r1, r0, #7
    8076:	468d      	mov	sp, r1
    8078:	b589      	push	{r0, r3, r7, lr}
    807a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    807c:	f04f 0013 	mov.w	r0, #19
    8080:	f7ff fe70 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    8084:	f04f 0089 	mov.w	r0, #137	; 0x89
    8088:	f7ff fd20 	bl	7acc <NVIC_ClearPendingIRQ>
}
    808c:	46bd      	mov	sp, r7
    808e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8092:	4685      	mov	sp, r0
    8094:	4770      	bx	lr
    8096:	bf00      	nop

00008098 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    8098:	4668      	mov	r0, sp
    809a:	f020 0107 	bic.w	r1, r0, #7
    809e:	468d      	mov	sp, r1
    80a0:	b589      	push	{r0, r3, r7, lr}
    80a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    80a4:	f04f 0014 	mov.w	r0, #20
    80a8:	f7ff fe5c 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    80ac:	f04f 008a 	mov.w	r0, #138	; 0x8a
    80b0:	f7ff fd0c 	bl	7acc <NVIC_ClearPendingIRQ>
}
    80b4:	46bd      	mov	sp, r7
    80b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80ba:	4685      	mov	sp, r0
    80bc:	4770      	bx	lr
    80be:	bf00      	nop

000080c0 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    80c0:	4668      	mov	r0, sp
    80c2:	f020 0107 	bic.w	r1, r0, #7
    80c6:	468d      	mov	sp, r1
    80c8:	b589      	push	{r0, r3, r7, lr}
    80ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    80cc:	f04f 0015 	mov.w	r0, #21
    80d0:	f7ff fe48 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    80d4:	f04f 008b 	mov.w	r0, #139	; 0x8b
    80d8:	f7ff fcf8 	bl	7acc <NVIC_ClearPendingIRQ>
}
    80dc:	46bd      	mov	sp, r7
    80de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80e2:	4685      	mov	sp, r0
    80e4:	4770      	bx	lr
    80e6:	bf00      	nop

000080e8 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    80e8:	4668      	mov	r0, sp
    80ea:	f020 0107 	bic.w	r1, r0, #7
    80ee:	468d      	mov	sp, r1
    80f0:	b589      	push	{r0, r3, r7, lr}
    80f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    80f4:	f04f 0016 	mov.w	r0, #22
    80f8:	f7ff fe34 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    80fc:	f04f 008c 	mov.w	r0, #140	; 0x8c
    8100:	f7ff fce4 	bl	7acc <NVIC_ClearPendingIRQ>
}
    8104:	46bd      	mov	sp, r7
    8106:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    810a:	4685      	mov	sp, r0
    810c:	4770      	bx	lr
    810e:	bf00      	nop

00008110 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    8110:	4668      	mov	r0, sp
    8112:	f020 0107 	bic.w	r1, r0, #7
    8116:	468d      	mov	sp, r1
    8118:	b589      	push	{r0, r3, r7, lr}
    811a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    811c:	f04f 0017 	mov.w	r0, #23
    8120:	f7ff fe20 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    8124:	f04f 008d 	mov.w	r0, #141	; 0x8d
    8128:	f7ff fcd0 	bl	7acc <NVIC_ClearPendingIRQ>
}
    812c:	46bd      	mov	sp, r7
    812e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8132:	4685      	mov	sp, r0
    8134:	4770      	bx	lr
    8136:	bf00      	nop

00008138 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    8138:	4668      	mov	r0, sp
    813a:	f020 0107 	bic.w	r1, r0, #7
    813e:	468d      	mov	sp, r1
    8140:	b589      	push	{r0, r3, r7, lr}
    8142:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    8144:	f04f 0018 	mov.w	r0, #24
    8148:	f7ff fe0c 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    814c:	f04f 008e 	mov.w	r0, #142	; 0x8e
    8150:	f7ff fcbc 	bl	7acc <NVIC_ClearPendingIRQ>
}
    8154:	46bd      	mov	sp, r7
    8156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    815a:	4685      	mov	sp, r0
    815c:	4770      	bx	lr
    815e:	bf00      	nop

00008160 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    8160:	4668      	mov	r0, sp
    8162:	f020 0107 	bic.w	r1, r0, #7
    8166:	468d      	mov	sp, r1
    8168:	b589      	push	{r0, r3, r7, lr}
    816a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    816c:	f04f 0019 	mov.w	r0, #25
    8170:	f7ff fdf8 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    8174:	f04f 008f 	mov.w	r0, #143	; 0x8f
    8178:	f7ff fca8 	bl	7acc <NVIC_ClearPendingIRQ>
}
    817c:	46bd      	mov	sp, r7
    817e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8182:	4685      	mov	sp, r0
    8184:	4770      	bx	lr
    8186:	bf00      	nop

00008188 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    8188:	4668      	mov	r0, sp
    818a:	f020 0107 	bic.w	r1, r0, #7
    818e:	468d      	mov	sp, r1
    8190:	b589      	push	{r0, r3, r7, lr}
    8192:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    8194:	f04f 001a 	mov.w	r0, #26
    8198:	f7ff fde4 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    819c:	f04f 0090 	mov.w	r0, #144	; 0x90
    81a0:	f7ff fc94 	bl	7acc <NVIC_ClearPendingIRQ>
}
    81a4:	46bd      	mov	sp, r7
    81a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81aa:	4685      	mov	sp, r0
    81ac:	4770      	bx	lr
    81ae:	bf00      	nop

000081b0 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    81b0:	4668      	mov	r0, sp
    81b2:	f020 0107 	bic.w	r1, r0, #7
    81b6:	468d      	mov	sp, r1
    81b8:	b589      	push	{r0, r3, r7, lr}
    81ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    81bc:	f04f 001b 	mov.w	r0, #27
    81c0:	f7ff fdd0 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    81c4:	f04f 0091 	mov.w	r0, #145	; 0x91
    81c8:	f7ff fc80 	bl	7acc <NVIC_ClearPendingIRQ>
}
    81cc:	46bd      	mov	sp, r7
    81ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81d2:	4685      	mov	sp, r0
    81d4:	4770      	bx	lr
    81d6:	bf00      	nop

000081d8 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    81d8:	4668      	mov	r0, sp
    81da:	f020 0107 	bic.w	r1, r0, #7
    81de:	468d      	mov	sp, r1
    81e0:	b589      	push	{r0, r3, r7, lr}
    81e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    81e4:	f04f 001c 	mov.w	r0, #28
    81e8:	f7ff fdbc 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    81ec:	f04f 0092 	mov.w	r0, #146	; 0x92
    81f0:	f7ff fc6c 	bl	7acc <NVIC_ClearPendingIRQ>
}
    81f4:	46bd      	mov	sp, r7
    81f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81fa:	4685      	mov	sp, r0
    81fc:	4770      	bx	lr
    81fe:	bf00      	nop

00008200 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    8200:	4668      	mov	r0, sp
    8202:	f020 0107 	bic.w	r1, r0, #7
    8206:	468d      	mov	sp, r1
    8208:	b589      	push	{r0, r3, r7, lr}
    820a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    820c:	f04f 001d 	mov.w	r0, #29
    8210:	f7ff fda8 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    8214:	f04f 0093 	mov.w	r0, #147	; 0x93
    8218:	f7ff fc58 	bl	7acc <NVIC_ClearPendingIRQ>
}
    821c:	46bd      	mov	sp, r7
    821e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8222:	4685      	mov	sp, r0
    8224:	4770      	bx	lr
    8226:	bf00      	nop

00008228 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    8228:	4668      	mov	r0, sp
    822a:	f020 0107 	bic.w	r1, r0, #7
    822e:	468d      	mov	sp, r1
    8230:	b589      	push	{r0, r3, r7, lr}
    8232:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    8234:	f04f 001e 	mov.w	r0, #30
    8238:	f7ff fd94 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    823c:	f04f 0094 	mov.w	r0, #148	; 0x94
    8240:	f7ff fc44 	bl	7acc <NVIC_ClearPendingIRQ>
}
    8244:	46bd      	mov	sp, r7
    8246:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    824a:	4685      	mov	sp, r0
    824c:	4770      	bx	lr
    824e:	bf00      	nop

00008250 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    8250:	4668      	mov	r0, sp
    8252:	f020 0107 	bic.w	r1, r0, #7
    8256:	468d      	mov	sp, r1
    8258:	b589      	push	{r0, r3, r7, lr}
    825a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    825c:	f04f 001f 	mov.w	r0, #31
    8260:	f7ff fd80 	bl	7d64 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    8264:	f04f 0095 	mov.w	r0, #149	; 0x95
    8268:	f7ff fc30 	bl	7acc <NVIC_ClearPendingIRQ>
}
    826c:	46bd      	mov	sp, r7
    826e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8272:	4685      	mov	sp, r0
    8274:	4770      	bx	lr
    8276:	bf00      	nop

00008278 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    8278:	b580      	push	{r7, lr}
    827a:	b084      	sub	sp, #16
    827c:	af00      	add	r7, sp, #0
    827e:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    8280:	f64f 73ff 	movw	r3, #65535	; 0xffff
    8284:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    8286:	f04f 0300 	mov.w	r3, #0
    828a:	813b      	strh	r3, [r7, #8]
    828c:	e02d      	b.n	82ea <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    828e:	8939      	ldrh	r1, [r7, #8]
    8290:	f240 0288 	movw	r2, #136	; 0x88
    8294:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8298:	460b      	mov	r3, r1
    829a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    829e:	440b      	add	r3, r1
    82a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82a4:	4413      	add	r3, r2
    82a6:	681b      	ldr	r3, [r3, #0]
    82a8:	2b00      	cmp	r3, #0
    82aa:	d01a      	beq.n	82e2 <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    82ac:	8939      	ldrh	r1, [r7, #8]
    82ae:	f240 0288 	movw	r2, #136	; 0x88
    82b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    82b6:	460b      	mov	r3, r1
    82b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82bc:	440b      	add	r3, r1
    82be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    82c2:	4413      	add	r3, r2
    82c4:	681b      	ldr	r3, [r3, #0]
    82c6:	6878      	ldr	r0, [r7, #4]
    82c8:	4619      	mov	r1, r3
    82ca:	f04f 0209 	mov.w	r2, #9
    82ce:	f00c fba7 	bl	14a20 <strncmp>
    82d2:	4603      	mov	r3, r0
    82d4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    82d6:	68fb      	ldr	r3, [r7, #12]
    82d8:	2b00      	cmp	r3, #0
    82da:	d102      	bne.n	82e2 <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    82dc:	893b      	ldrh	r3, [r7, #8]
    82de:	817b      	strh	r3, [r7, #10]
                break;
    82e0:	e006      	b.n	82f0 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    82e2:	893b      	ldrh	r3, [r7, #8]
    82e4:	f103 0301 	add.w	r3, r3, #1
    82e8:	813b      	strh	r3, [r7, #8]
    82ea:	893b      	ldrh	r3, [r7, #8]
    82ec:	2b01      	cmp	r3, #1
    82ee:	d9ce      	bls.n	828e <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    82f0:	897b      	ldrh	r3, [r7, #10]
}
    82f2:	4618      	mov	r0, r3
    82f4:	f107 0710 	add.w	r7, r7, #16
    82f8:	46bd      	mov	sp, r7
    82fa:	bd80      	pop	{r7, pc}

000082fc <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    82fc:	b480      	push	{r7}
    82fe:	b085      	sub	sp, #20
    8300:	af00      	add	r7, sp, #0
    8302:	4603      	mov	r3, r0
    8304:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8306:	88fb      	ldrh	r3, [r7, #6]
    8308:	2b01      	cmp	r3, #1
    830a:	d900      	bls.n	830e <ACE_load_sse+0x12>
    830c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    830e:	88fb      	ldrh	r3, [r7, #6]
    8310:	2b01      	cmp	r3, #1
    8312:	f200 8085 	bhi.w	8420 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8316:	88f9      	ldrh	r1, [r7, #6]
    8318:	f240 0288 	movw	r2, #136	; 0x88
    831c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8320:	460b      	mov	r3, r1
    8322:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8326:	440b      	add	r3, r1
    8328:	ea4f 0383 	mov.w	r3, r3, lsl #2
    832c:	4413      	add	r3, r2
    832e:	f103 0310 	add.w	r3, r3, #16
    8332:	781b      	ldrb	r3, [r3, #0]
    8334:	2b02      	cmp	r3, #2
    8336:	d900      	bls.n	833a <ACE_load_sse+0x3e>
    8338:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    833a:	88f9      	ldrh	r1, [r7, #6]
    833c:	f240 0288 	movw	r2, #136	; 0x88
    8340:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8344:	460b      	mov	r3, r1
    8346:	ea4f 0383 	mov.w	r3, r3, lsl #2
    834a:	440b      	add	r3, r1
    834c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8350:	4413      	add	r3, r2
    8352:	f103 0310 	add.w	r3, r3, #16
    8356:	781b      	ldrb	r3, [r3, #0]
    8358:	2b02      	cmp	r3, #2
    835a:	d861      	bhi.n	8420 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    835c:	88f9      	ldrh	r1, [r7, #6]
    835e:	f240 0288 	movw	r2, #136	; 0x88
    8362:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8366:	460b      	mov	r3, r1
    8368:	ea4f 0383 	mov.w	r3, r3, lsl #2
    836c:	440b      	add	r3, r1
    836e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8372:	4413      	add	r3, r2
    8374:	f103 0310 	add.w	r3, r3, #16
    8378:	781b      	ldrb	r3, [r3, #0]
    837a:	461a      	mov	r2, r3
    837c:	f24b 43d4 	movw	r3, #46292	; 0xb4d4
    8380:	f2c0 0301 	movt	r3, #1
    8384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8388:	f04f 0200 	mov.w	r2, #0
    838c:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    838e:	88f9      	ldrh	r1, [r7, #6]
    8390:	f240 0288 	movw	r2, #136	; 0x88
    8394:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8398:	460b      	mov	r3, r1
    839a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    839e:	440b      	add	r3, r1
    83a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83a4:	4413      	add	r3, r2
    83a6:	f103 030c 	add.w	r3, r3, #12
    83aa:	681b      	ldr	r3, [r3, #0]
    83ac:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    83ae:	88f9      	ldrh	r1, [r7, #6]
    83b0:	f240 0288 	movw	r2, #136	; 0x88
    83b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    83b8:	460b      	mov	r3, r1
    83ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83be:	440b      	add	r3, r1
    83c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    83c4:	4413      	add	r3, r2
    83c6:	88db      	ldrh	r3, [r3, #6]
    83c8:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    83ca:	f04f 0300 	mov.w	r3, #0
    83ce:	813b      	strh	r3, [r7, #8]
    83d0:	e014      	b.n	83fc <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    83d2:	f240 0300 	movw	r3, #0
    83d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    83da:	8979      	ldrh	r1, [r7, #10]
    83dc:	893a      	ldrh	r2, [r7, #8]
    83de:	440a      	add	r2, r1
    83e0:	68f9      	ldr	r1, [r7, #12]
    83e2:	8809      	ldrh	r1, [r1, #0]
    83e4:	f502 7200 	add.w	r2, r2, #512	; 0x200
    83e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    83ec:	68fb      	ldr	r3, [r7, #12]
    83ee:	f103 0302 	add.w	r3, r3, #2
    83f2:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    83f4:	893b      	ldrh	r3, [r7, #8]
    83f6:	f103 0301 	add.w	r3, r3, #1
    83fa:	813b      	strh	r3, [r7, #8]
    83fc:	88f9      	ldrh	r1, [r7, #6]
    83fe:	f240 0288 	movw	r2, #136	; 0x88
    8402:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8406:	460b      	mov	r3, r1
    8408:	ea4f 0383 	mov.w	r3, r3, lsl #2
    840c:	440b      	add	r3, r1
    840e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8412:	4413      	add	r3, r2
    8414:	f103 0308 	add.w	r3, r3, #8
    8418:	881b      	ldrh	r3, [r3, #0]
    841a:	893a      	ldrh	r2, [r7, #8]
    841c:	429a      	cmp	r2, r3
    841e:	d3d8      	bcc.n	83d2 <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    8420:	f107 0714 	add.w	r7, r7, #20
    8424:	46bd      	mov	sp, r7
    8426:	bc80      	pop	{r7}
    8428:	4770      	bx	lr
    842a:	bf00      	nop

0000842c <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    842c:	b480      	push	{r7}
    842e:	b085      	sub	sp, #20
    8430:	af00      	add	r7, sp, #0
    8432:	4603      	mov	r3, r0
    8434:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8436:	88fb      	ldrh	r3, [r7, #6]
    8438:	2b01      	cmp	r3, #1
    843a:	d900      	bls.n	843e <ACE_start_sse+0x12>
    843c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    843e:	88fb      	ldrh	r3, [r7, #6]
    8440:	2b01      	cmp	r3, #1
    8442:	f200 808d 	bhi.w	8560 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8446:	88f9      	ldrh	r1, [r7, #6]
    8448:	f240 0288 	movw	r2, #136	; 0x88
    844c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8450:	460b      	mov	r3, r1
    8452:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8456:	440b      	add	r3, r1
    8458:	ea4f 0383 	mov.w	r3, r3, lsl #2
    845c:	4413      	add	r3, r2
    845e:	f103 0310 	add.w	r3, r3, #16
    8462:	781b      	ldrb	r3, [r3, #0]
    8464:	2b02      	cmp	r3, #2
    8466:	d900      	bls.n	846a <ACE_start_sse+0x3e>
    8468:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    846a:	88f9      	ldrh	r1, [r7, #6]
    846c:	f240 0288 	movw	r2, #136	; 0x88
    8470:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8474:	460b      	mov	r3, r1
    8476:	ea4f 0383 	mov.w	r3, r3, lsl #2
    847a:	440b      	add	r3, r1
    847c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8480:	4413      	add	r3, r2
    8482:	88da      	ldrh	r2, [r3, #6]
    8484:	f240 13ff 	movw	r3, #511	; 0x1ff
    8488:	429a      	cmp	r2, r3
    848a:	d900      	bls.n	848e <ACE_start_sse+0x62>
    848c:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    848e:	88f9      	ldrh	r1, [r7, #6]
    8490:	f240 0288 	movw	r2, #136	; 0x88
    8494:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8498:	460b      	mov	r3, r1
    849a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    849e:	440b      	add	r3, r1
    84a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84a4:	4413      	add	r3, r2
    84a6:	88db      	ldrh	r3, [r3, #6]
    84a8:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    84aa:	89fb      	ldrh	r3, [r7, #14]
    84ac:	2bff      	cmp	r3, #255	; 0xff
    84ae:	d818      	bhi.n	84e2 <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    84b0:	88f9      	ldrh	r1, [r7, #6]
    84b2:	f240 0288 	movw	r2, #136	; 0x88
    84b6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84ba:	460b      	mov	r3, r1
    84bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84c0:	440b      	add	r3, r1
    84c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84c6:	4413      	add	r3, r2
    84c8:	f103 0310 	add.w	r3, r3, #16
    84cc:	781b      	ldrb	r3, [r3, #0]
    84ce:	461a      	mov	r2, r3
    84d0:	f24b 43e0 	movw	r3, #46304	; 0xb4e0
    84d4:	f2c0 0301 	movt	r3, #1
    84d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    84dc:	89fa      	ldrh	r2, [r7, #14]
    84de:	601a      	str	r2, [r3, #0]
    84e0:	e019      	b.n	8516 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    84e2:	88f9      	ldrh	r1, [r7, #6]
    84e4:	f240 0288 	movw	r2, #136	; 0x88
    84e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84ec:	460b      	mov	r3, r1
    84ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84f2:	440b      	add	r3, r1
    84f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84f8:	4413      	add	r3, r2
    84fa:	f103 0310 	add.w	r3, r3, #16
    84fe:	781b      	ldrb	r3, [r3, #0]
    8500:	461a      	mov	r2, r3
    8502:	f24b 43ec 	movw	r3, #46316	; 0xb4ec
    8506:	f2c0 0301 	movt	r3, #1
    850a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    850e:	89fa      	ldrh	r2, [r7, #14]
    8510:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8514:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8516:	88f9      	ldrh	r1, [r7, #6]
    8518:	f240 0288 	movw	r2, #136	; 0x88
    851c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8520:	460b      	mov	r3, r1
    8522:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8526:	440b      	add	r3, r1
    8528:	ea4f 0383 	mov.w	r3, r3, lsl #2
    852c:	4413      	add	r3, r2
    852e:	f103 0310 	add.w	r3, r3, #16
    8532:	781b      	ldrb	r3, [r3, #0]
    8534:	461a      	mov	r2, r3
    8536:	f24b 43d4 	movw	r3, #46292	; 0xb4d4
    853a:	f2c0 0301 	movt	r3, #1
    853e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8542:	f04f 0201 	mov.w	r2, #1
    8546:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    8548:	f240 0300 	movw	r3, #0
    854c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8550:	f240 0200 	movw	r2, #0
    8554:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8558:	6852      	ldr	r2, [r2, #4]
    855a:	f042 0201 	orr.w	r2, r2, #1
    855e:	605a      	str	r2, [r3, #4]
    }
}
    8560:	f107 0714 	add.w	r7, r7, #20
    8564:	46bd      	mov	sp, r7
    8566:	bc80      	pop	{r7}
    8568:	4770      	bx	lr
    856a:	bf00      	nop

0000856c <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    856c:	b480      	push	{r7}
    856e:	b085      	sub	sp, #20
    8570:	af00      	add	r7, sp, #0
    8572:	4603      	mov	r3, r0
    8574:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    8576:	88fb      	ldrh	r3, [r7, #6]
    8578:	2b01      	cmp	r3, #1
    857a:	d900      	bls.n	857e <ACE_restart_sse+0x12>
    857c:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    857e:	88f9      	ldrh	r1, [r7, #6]
    8580:	f240 0288 	movw	r2, #136	; 0x88
    8584:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8588:	460b      	mov	r3, r1
    858a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    858e:	440b      	add	r3, r1
    8590:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8594:	4413      	add	r3, r2
    8596:	f103 0310 	add.w	r3, r3, #16
    859a:	781b      	ldrb	r3, [r3, #0]
    859c:	2b02      	cmp	r3, #2
    859e:	d900      	bls.n	85a2 <ACE_restart_sse+0x36>
    85a0:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    85a2:	88f9      	ldrh	r1, [r7, #6]
    85a4:	f240 0288 	movw	r2, #136	; 0x88
    85a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85ac:	460b      	mov	r3, r1
    85ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85b2:	440b      	add	r3, r1
    85b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85b8:	4413      	add	r3, r2
    85ba:	88da      	ldrh	r2, [r3, #6]
    85bc:	f240 13ff 	movw	r3, #511	; 0x1ff
    85c0:	429a      	cmp	r2, r3
    85c2:	d900      	bls.n	85c6 <ACE_restart_sse+0x5a>
    85c4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    85c6:	88fb      	ldrh	r3, [r7, #6]
    85c8:	2b01      	cmp	r3, #1
    85ca:	d85c      	bhi.n	8686 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    85cc:	88f9      	ldrh	r1, [r7, #6]
    85ce:	f240 0288 	movw	r2, #136	; 0x88
    85d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85d6:	460b      	mov	r3, r1
    85d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85dc:	440b      	add	r3, r1
    85de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85e2:	4413      	add	r3, r2
    85e4:	889b      	ldrh	r3, [r3, #4]
    85e6:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    85e8:	89fb      	ldrh	r3, [r7, #14]
    85ea:	2bff      	cmp	r3, #255	; 0xff
    85ec:	d818      	bhi.n	8620 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    85ee:	88f9      	ldrh	r1, [r7, #6]
    85f0:	f240 0288 	movw	r2, #136	; 0x88
    85f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85f8:	460b      	mov	r3, r1
    85fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85fe:	440b      	add	r3, r1
    8600:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8604:	4413      	add	r3, r2
    8606:	f103 0310 	add.w	r3, r3, #16
    860a:	781b      	ldrb	r3, [r3, #0]
    860c:	461a      	mov	r2, r3
    860e:	f24b 43e0 	movw	r3, #46304	; 0xb4e0
    8612:	f2c0 0301 	movt	r3, #1
    8616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    861a:	89fa      	ldrh	r2, [r7, #14]
    861c:	601a      	str	r2, [r3, #0]
    861e:	e019      	b.n	8654 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    8620:	88f9      	ldrh	r1, [r7, #6]
    8622:	f240 0288 	movw	r2, #136	; 0x88
    8626:	f2c2 0200 	movt	r2, #8192	; 0x2000
    862a:	460b      	mov	r3, r1
    862c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8630:	440b      	add	r3, r1
    8632:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8636:	4413      	add	r3, r2
    8638:	f103 0310 	add.w	r3, r3, #16
    863c:	781b      	ldrb	r3, [r3, #0]
    863e:	461a      	mov	r2, r3
    8640:	f24b 43ec 	movw	r3, #46316	; 0xb4ec
    8644:	f2c0 0301 	movt	r3, #1
    8648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    864c:	89fa      	ldrh	r2, [r7, #14]
    864e:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8652:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8654:	88f9      	ldrh	r1, [r7, #6]
    8656:	f240 0288 	movw	r2, #136	; 0x88
    865a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    865e:	460b      	mov	r3, r1
    8660:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8664:	440b      	add	r3, r1
    8666:	ea4f 0383 	mov.w	r3, r3, lsl #2
    866a:	4413      	add	r3, r2
    866c:	f103 0310 	add.w	r3, r3, #16
    8670:	781b      	ldrb	r3, [r3, #0]
    8672:	461a      	mov	r2, r3
    8674:	f24b 43d4 	movw	r3, #46292	; 0xb4d4
    8678:	f2c0 0301 	movt	r3, #1
    867c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8680:	f04f 0201 	mov.w	r2, #1
    8684:	601a      	str	r2, [r3, #0]
    }
}
    8686:	f107 0714 	add.w	r7, r7, #20
    868a:	46bd      	mov	sp, r7
    868c:	bc80      	pop	{r7}
    868e:	4770      	bx	lr

00008690 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    8690:	b480      	push	{r7}
    8692:	b083      	sub	sp, #12
    8694:	af00      	add	r7, sp, #0
    8696:	4603      	mov	r3, r0
    8698:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    869a:	88fb      	ldrh	r3, [r7, #6]
    869c:	2b01      	cmp	r3, #1
    869e:	d900      	bls.n	86a2 <ACE_stop_sse+0x12>
    86a0:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    86a2:	88fb      	ldrh	r3, [r7, #6]
    86a4:	2b01      	cmp	r3, #1
    86a6:	d818      	bhi.n	86da <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    86a8:	88f9      	ldrh	r1, [r7, #6]
    86aa:	f240 0288 	movw	r2, #136	; 0x88
    86ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86b2:	460b      	mov	r3, r1
    86b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86b8:	440b      	add	r3, r1
    86ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86be:	4413      	add	r3, r2
    86c0:	f103 0310 	add.w	r3, r3, #16
    86c4:	781b      	ldrb	r3, [r3, #0]
    86c6:	461a      	mov	r2, r3
    86c8:	f24b 43d4 	movw	r3, #46292	; 0xb4d4
    86cc:	f2c0 0301 	movt	r3, #1
    86d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    86d4:	f04f 0200 	mov.w	r2, #0
    86d8:	601a      	str	r2, [r3, #0]
    }
}
    86da:	f107 070c 	add.w	r7, r7, #12
    86de:	46bd      	mov	sp, r7
    86e0:	bc80      	pop	{r7}
    86e2:	4770      	bx	lr

000086e4 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    86e4:	b480      	push	{r7}
    86e6:	b083      	sub	sp, #12
    86e8:	af00      	add	r7, sp, #0
    86ea:	4603      	mov	r3, r0
    86ec:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    86ee:	88fb      	ldrh	r3, [r7, #6]
    86f0:	2b01      	cmp	r3, #1
    86f2:	d900      	bls.n	86f6 <ACE_resume_sse+0x12>
    86f4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    86f6:	88fb      	ldrh	r3, [r7, #6]
    86f8:	2b01      	cmp	r3, #1
    86fa:	d818      	bhi.n	872e <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    86fc:	88f9      	ldrh	r1, [r7, #6]
    86fe:	f240 0288 	movw	r2, #136	; 0x88
    8702:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8706:	460b      	mov	r3, r1
    8708:	ea4f 0383 	mov.w	r3, r3, lsl #2
    870c:	440b      	add	r3, r1
    870e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8712:	4413      	add	r3, r2
    8714:	f103 0310 	add.w	r3, r3, #16
    8718:	781b      	ldrb	r3, [r3, #0]
    871a:	461a      	mov	r2, r3
    871c:	f24b 43d4 	movw	r3, #46292	; 0xb4d4
    8720:	f2c0 0301 	movt	r3, #1
    8724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8728:	f04f 0201 	mov.w	r2, #1
    872c:	601a      	str	r2, [r3, #0]
    }
}
    872e:	f107 070c 	add.w	r7, r7, #12
    8732:	46bd      	mov	sp, r7
    8734:	bc80      	pop	{r7}
    8736:	4770      	bx	lr

00008738 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8738:	b480      	push	{r7}
    873a:	b083      	sub	sp, #12
    873c:	af00      	add	r7, sp, #0
    873e:	4603      	mov	r3, r0
    8740:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8742:	79fb      	ldrb	r3, [r7, #7]
    8744:	2b14      	cmp	r3, #20
    8746:	d900      	bls.n	874a <ACE_enable_sse_irq+0x12>
    8748:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    874a:	f240 0300 	movw	r3, #0
    874e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8752:	f240 0200 	movw	r2, #0
    8756:	f2c4 0202 	movt	r2, #16386	; 0x4002
    875a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    875e:	6811      	ldr	r1, [r2, #0]
    8760:	79fa      	ldrb	r2, [r7, #7]
    8762:	f04f 0001 	mov.w	r0, #1
    8766:	fa00 f202 	lsl.w	r2, r0, r2
    876a:	ea41 0202 	orr.w	r2, r1, r2
    876e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8772:	601a      	str	r2, [r3, #0]
}
    8774:	f107 070c 	add.w	r7, r7, #12
    8778:	46bd      	mov	sp, r7
    877a:	bc80      	pop	{r7}
    877c:	4770      	bx	lr
    877e:	bf00      	nop

00008780 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8780:	b480      	push	{r7}
    8782:	b085      	sub	sp, #20
    8784:	af00      	add	r7, sp, #0
    8786:	4603      	mov	r3, r0
    8788:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    878a:	79fb      	ldrb	r3, [r7, #7]
    878c:	2b14      	cmp	r3, #20
    878e:	d900      	bls.n	8792 <ACE_disable_sse_irq+0x12>
    8790:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    8792:	f240 0300 	movw	r3, #0
    8796:	f2c4 0302 	movt	r3, #16386	; 0x4002
    879a:	f240 0200 	movw	r2, #0
    879e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    87a2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    87a6:	6811      	ldr	r1, [r2, #0]
    87a8:	79fa      	ldrb	r2, [r7, #7]
    87aa:	f04f 0001 	mov.w	r0, #1
    87ae:	fa00 f202 	lsl.w	r2, r0, r2
    87b2:	ea6f 0202 	mvn.w	r2, r2
    87b6:	ea01 0202 	and.w	r2, r1, r2
    87ba:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    87be:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    87c0:	f240 0300 	movw	r3, #0
    87c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87c8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    87cc:	681b      	ldr	r3, [r3, #0]
    87ce:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    87d0:	68fb      	ldr	r3, [r7, #12]
    87d2:	f103 0301 	add.w	r3, r3, #1
    87d6:	60fb      	str	r3, [r7, #12]
}
    87d8:	f107 0714 	add.w	r7, r7, #20
    87dc:	46bd      	mov	sp, r7
    87de:	bc80      	pop	{r7}
    87e0:	4770      	bx	lr
    87e2:	bf00      	nop

000087e4 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    87e4:	b480      	push	{r7}
    87e6:	b085      	sub	sp, #20
    87e8:	af00      	add	r7, sp, #0
    87ea:	4603      	mov	r3, r0
    87ec:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    87ee:	79fb      	ldrb	r3, [r7, #7]
    87f0:	2b14      	cmp	r3, #20
    87f2:	d900      	bls.n	87f6 <ACE_clear_sse_irq+0x12>
    87f4:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    87f6:	f240 0300 	movw	r3, #0
    87fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    87fe:	f240 0200 	movw	r2, #0
    8802:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8806:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    880a:	f102 0208 	add.w	r2, r2, #8
    880e:	6811      	ldr	r1, [r2, #0]
    8810:	79fa      	ldrb	r2, [r7, #7]
    8812:	f04f 0001 	mov.w	r0, #1
    8816:	fa00 f202 	lsl.w	r2, r0, r2
    881a:	ea41 0202 	orr.w	r2, r1, r2
    881e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8822:	f103 0308 	add.w	r3, r3, #8
    8826:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    8828:	f240 0300 	movw	r3, #0
    882c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8830:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8834:	f103 0308 	add.w	r3, r3, #8
    8838:	681b      	ldr	r3, [r3, #0]
    883a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    883c:	68fb      	ldr	r3, [r7, #12]
    883e:	f103 0301 	add.w	r3, r3, #1
    8842:	60fb      	str	r3, [r7, #12]
}
    8844:	f107 0714 	add.w	r7, r7, #20
    8848:	46bd      	mov	sp, r7
    884a:	bc80      	pop	{r7}
    884c:	4770      	bx	lr
    884e:	bf00      	nop

00008850 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    8850:	b480      	push	{r7}
    8852:	b083      	sub	sp, #12
    8854:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    8856:	f240 0300 	movw	r3, #0
    885a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    885e:	685b      	ldr	r3, [r3, #4]
    8860:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    8862:	f240 0300 	movw	r3, #0
    8866:	f2c4 0302 	movt	r3, #16386	; 0x4002
    886a:	f240 0200 	movw	r2, #0
    886e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8872:	6852      	ldr	r2, [r2, #4]
    8874:	f022 0201 	bic.w	r2, r2, #1
    8878:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    887a:	f240 0300 	movw	r3, #0
    887e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8882:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8886:	f103 0304 	add.w	r3, r3, #4
    888a:	681b      	ldr	r3, [r3, #0]
    888c:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    888e:	f240 0300 	movw	r3, #0
    8892:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8896:	f240 0200 	movw	r2, #0
    889a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    889e:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    88a2:	f102 0204 	add.w	r2, r2, #4
    88a6:	6812      	ldr	r2, [r2, #0]
    88a8:	f022 0201 	bic.w	r2, r2, #1
    88ac:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    88b0:	f103 0304 	add.w	r3, r3, #4
    88b4:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    88b6:	f240 0300 	movw	r3, #0
    88ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88be:	f240 0200 	movw	r2, #0
    88c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    88c6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    88c8:	f042 0210 	orr.w	r2, r2, #16
    88cc:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    88ce:	f240 0300 	movw	r3, #0
    88d2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88d6:	f240 0200 	movw	r2, #0
    88da:	f2c4 0202 	movt	r2, #16386	; 0x4002
    88de:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    88e2:	f042 0210 	orr.w	r2, r2, #16
    88e6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    88ea:	f240 0300 	movw	r3, #0
    88ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    88f2:	f240 0200 	movw	r2, #0
    88f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    88fa:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    88fe:	f042 0210 	orr.w	r2, r2, #16
    8902:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8906:	f240 0300 	movw	r3, #0
    890a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    890e:	f240 0200 	movw	r2, #0
    8912:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8916:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    891a:	f102 0210 	add.w	r2, r2, #16
    891e:	6812      	ldr	r2, [r2, #0]
    8920:	f042 0204 	orr.w	r2, r2, #4
    8924:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8928:	f103 0310 	add.w	r3, r3, #16
    892c:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    892e:	f240 0300 	movw	r3, #0
    8932:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8936:	f240 0200 	movw	r2, #0
    893a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    893e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8942:	f102 021c 	add.w	r2, r2, #28
    8946:	6812      	ldr	r2, [r2, #0]
    8948:	f042 0204 	orr.w	r2, r2, #4
    894c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8950:	f103 031c 	add.w	r3, r3, #28
    8954:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8956:	f240 0300 	movw	r3, #0
    895a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    895e:	f240 0200 	movw	r2, #0
    8962:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8966:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    896a:	f102 0228 	add.w	r2, r2, #40	; 0x28
    896e:	6812      	ldr	r2, [r2, #0]
    8970:	f042 0204 	orr.w	r2, r2, #4
    8974:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8978:	f103 0328 	add.w	r3, r3, #40	; 0x28
    897c:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    897e:	f240 0300 	movw	r3, #0
    8982:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8986:	f240 0200 	movw	r2, #0
    898a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    898e:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    8992:	6812      	ldr	r2, [r2, #0]
    8994:	f042 0204 	orr.w	r2, r2, #4
    8998:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    899c:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    899e:	f240 0300 	movw	r3, #0
    89a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89a6:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    89aa:	f103 0304 	add.w	r3, r3, #4
    89ae:	687a      	ldr	r2, [r7, #4]
    89b0:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    89b2:	f240 0300 	movw	r3, #0
    89b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89ba:	683a      	ldr	r2, [r7, #0]
    89bc:	605a      	str	r2, [r3, #4]
}
    89be:	f107 070c 	add.w	r7, r7, #12
    89c2:	46bd      	mov	sp, r7
    89c4:	bc80      	pop	{r7}
    89c6:	4770      	bx	lr

000089c8 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    89c8:	b480      	push	{r7}
    89ca:	b083      	sub	sp, #12
    89cc:	af00      	add	r7, sp, #0
    89ce:	4603      	mov	r3, r0
    89d0:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    89d2:	79fb      	ldrb	r3, [r7, #7]
    89d4:	2b02      	cmp	r3, #2
    89d6:	d900      	bls.n	89da <ACE_get_default_m_factor+0x12>
    89d8:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    89da:	79fa      	ldrb	r2, [r7, #7]
    89dc:	f64a 5390 	movw	r3, #44432	; 0xad90
    89e0:	f2c0 0301 	movt	r3, #1
    89e4:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    89e8:	b21b      	sxth	r3, r3
}
    89ea:	4618      	mov	r0, r3
    89ec:	f107 070c 	add.w	r7, r7, #12
    89f0:	46bd      	mov	sp, r7
    89f2:	bc80      	pop	{r7}
    89f4:	4770      	bx	lr
    89f6:	bf00      	nop

000089f8 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    89f8:	b480      	push	{r7}
    89fa:	b083      	sub	sp, #12
    89fc:	af00      	add	r7, sp, #0
    89fe:	4603      	mov	r3, r0
    8a00:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8a02:	79fb      	ldrb	r3, [r7, #7]
    8a04:	2b02      	cmp	r3, #2
    8a06:	d900      	bls.n	8a0a <ACE_get_default_c_offset+0x12>
    8a08:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8a0a:	79fb      	ldrb	r3, [r7, #7]
    8a0c:	f64a 5290 	movw	r2, #44432	; 0xad90
    8a10:	f2c0 0201 	movt	r2, #1
    8a14:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8a18:	4413      	add	r3, r2
    8a1a:	885b      	ldrh	r3, [r3, #2]
    8a1c:	b21b      	sxth	r3, r3
}
    8a1e:	4618      	mov	r0, r3
    8a20:	f107 070c 	add.w	r7, r7, #12
    8a24:	46bd      	mov	sp, r7
    8a26:	bc80      	pop	{r7}
    8a28:	4770      	bx	lr
    8a2a:	bf00      	nop

00008a2c <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8a2c:	b5b0      	push	{r4, r5, r7, lr}
    8a2e:	b092      	sub	sp, #72	; 0x48
    8a30:	af00      	add	r7, sp, #0
    8a32:	4613      	mov	r3, r2
    8a34:	4602      	mov	r2, r0
    8a36:	71fa      	strb	r2, [r7, #7]
    8a38:	460a      	mov	r2, r1
    8a3a:	80ba      	strh	r2, [r7, #4]
    8a3c:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    8a3e:	f24b 524c 	movw	r2, #46412	; 0xb54c
    8a42:	f2c0 0201 	movt	r2, #1
    8a46:	f107 030c 	add.w	r3, r7, #12
    8a4a:	e892 0003 	ldmia.w	r2, {r0, r1}
    8a4e:	6018      	str	r0, [r3, #0]
    8a50:	f103 0304 	add.w	r3, r3, #4
    8a54:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8a56:	79fb      	ldrb	r3, [r7, #7]
    8a58:	2b02      	cmp	r3, #2
    8a5a:	d900      	bls.n	8a5e <ACE_set_linear_transform+0x32>
    8a5c:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    8a5e:	79fb      	ldrb	r3, [r7, #7]
    8a60:	2b02      	cmp	r3, #2
    8a62:	f200 809d 	bhi.w	8ba0 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    8a66:	79fa      	ldrb	r2, [r7, #7]
    8a68:	f240 0358 	movw	r3, #88	; 0x58
    8a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8a70:	ea4f 1202 	mov.w	r2, r2, lsl #4
    8a74:	4413      	add	r3, r2
    8a76:	791b      	ldrb	r3, [r3, #4]
    8a78:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    8a7a:	7cfa      	ldrb	r2, [r7, #19]
    8a7c:	f107 030c 	add.w	r3, r7, #12
    8a80:	4610      	mov	r0, r2
    8a82:	4619      	mov	r1, r3
    8a84:	f000 f928 	bl	8cd8 <get_calibration>
        
        m1 = calibration.m1;
    8a88:	89fb      	ldrh	r3, [r7, #14]
    8a8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    8a8e:	8a3b      	ldrh	r3, [r7, #16]
    8a90:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8a94:	89bb      	ldrh	r3, [r7, #12]
    8a96:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8a9a:	88bb      	ldrh	r3, [r7, #4]
    8a9c:	4618      	mov	r0, r3
    8a9e:	f000 f883 	bl	8ba8 <extend_sign>
    8aa2:	4604      	mov	r4, r0
    8aa4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    8aa8:	4618      	mov	r0, r3
    8aaa:	f000 f87d 	bl	8ba8 <extend_sign>
    8aae:	4603      	mov	r3, r0
    8ab0:	fb03 f304 	mul.w	r3, r3, r4
    8ab4:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8ab6:	69fb      	ldr	r3, [r7, #28]
    8ab8:	461c      	mov	r4, r3
    8aba:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8abe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8ac2:	4618      	mov	r0, r3
    8ac4:	f000 f870 	bl	8ba8 <extend_sign>
    8ac8:	4603      	mov	r3, r0
    8aca:	461a      	mov	r2, r3
    8acc:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8ad0:	fb02 f105 	mul.w	r1, r2, r5
    8ad4:	fb04 f003 	mul.w	r0, r4, r3
    8ad8:	4401      	add	r1, r0
    8ada:	fba4 2302 	umull	r2, r3, r4, r2
    8ade:	4419      	add	r1, r3
    8ae0:	460b      	mov	r3, r1
    8ae2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8ae6:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8aea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    8aee:	f000 f8b3 	bl	8c58 <adjust_to_16bit_ace_format>
    8af2:	4603      	mov	r3, r0
    8af4:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8af6:	88bb      	ldrh	r3, [r7, #4]
    8af8:	4618      	mov	r0, r3
    8afa:	f000 f855 	bl	8ba8 <extend_sign>
    8afe:	4604      	mov	r4, r0
    8b00:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8b04:	4618      	mov	r0, r3
    8b06:	f000 f84f 	bl	8ba8 <extend_sign>
    8b0a:	4603      	mov	r3, r0
    8b0c:	fb03 f304 	mul.w	r3, r3, r4
    8b10:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    8b12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8b14:	461c      	mov	r4, r3
    8b16:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8b1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8b1e:	4618      	mov	r0, r3
    8b20:	f000 f842 	bl	8ba8 <extend_sign>
    8b24:	4603      	mov	r3, r0
    8b26:	461a      	mov	r2, r3
    8b28:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8b2c:	fb02 f105 	mul.w	r1, r2, r5
    8b30:	fb04 f003 	mul.w	r0, r4, r3
    8b34:	4401      	add	r1, r0
    8b36:	fba4 2302 	umull	r2, r3, r4, r2
    8b3a:	4419      	add	r1, r3
    8b3c:	460b      	mov	r3, r1
    8b3e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    8b42:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8b46:	887b      	ldrh	r3, [r7, #2]
    8b48:	4618      	mov	r0, r3
    8b4a:	f000 f82d 	bl	8ba8 <extend_sign>
    8b4e:	4604      	mov	r4, r0
    8b50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8b54:	4618      	mov	r0, r3
    8b56:	f000 f827 	bl	8ba8 <extend_sign>
    8b5a:	4603      	mov	r3, r0
    8b5c:	fb03 f304 	mul.w	r3, r3, r4
    8b60:	461a      	mov	r2, r3
    8b62:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8b66:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8b6a:	ea4f 3083 	mov.w	r0, r3, lsl #14
    8b6e:	ea40 0101 	orr.w	r1, r0, r1
    8b72:	63f9      	str	r1, [r7, #60]	; 0x3c
    8b74:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8b78:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8b7a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    8b7e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    8b82:	1812      	adds	r2, r2, r0
    8b84:	eb43 0301 	adc.w	r3, r3, r1
    8b88:	4610      	mov	r0, r2
    8b8a:	4619      	mov	r1, r3
    8b8c:	f000 f824 	bl	8bd8 <adjust_to_24bit_ace_format>
    8b90:	4603      	mov	r3, r0
    8b92:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8b94:	79fb      	ldrb	r3, [r7, #7]
    8b96:	4618      	mov	r0, r3
    8b98:	6979      	ldr	r1, [r7, #20]
    8b9a:	69ba      	ldr	r2, [r7, #24]
    8b9c:	f000 fa5c 	bl	9058 <write_transform_coefficients>
    }
}
    8ba0:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8ba4:	46bd      	mov	sp, r7
    8ba6:	bdb0      	pop	{r4, r5, r7, pc}

00008ba8 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8ba8:	b480      	push	{r7}
    8baa:	b085      	sub	sp, #20
    8bac:	af00      	add	r7, sp, #0
    8bae:	4603      	mov	r3, r0
    8bb0:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8bb6:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8bb8:	88fa      	ldrh	r2, [r7, #6]
    8bba:	68fb      	ldr	r3, [r7, #12]
    8bbc:	ea82 0203 	eor.w	r2, r2, r3
    8bc0:	68fb      	ldr	r3, [r7, #12]
    8bc2:	ebc3 0302 	rsb	r3, r3, r2
    8bc6:	60bb      	str	r3, [r7, #8]
    
    return y;
    8bc8:	68bb      	ldr	r3, [r7, #8]
}
    8bca:	4618      	mov	r0, r3
    8bcc:	f107 0714 	add.w	r7, r7, #20
    8bd0:	46bd      	mov	sp, r7
    8bd2:	bc80      	pop	{r7}
    8bd4:	4770      	bx	lr
    8bd6:	bf00      	nop

00008bd8 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8bd8:	b4b0      	push	{r4, r5, r7}
    8bda:	b089      	sub	sp, #36	; 0x24
    8bdc:	af00      	add	r7, sp, #0
    8bde:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8be2:	f04f 30ff 	mov.w	r0, #4294967295
    8be6:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8bea:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8bee:	f04f 0000 	mov.w	r0, #0
    8bf2:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8bf6:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8bfa:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8bfe:	e9d7 0100 	ldrd	r0, r1, [r7]
    8c02:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8c06:	4284      	cmp	r4, r0
    8c08:	eb75 0c01 	sbcs.w	ip, r5, r1
    8c0c:	da04      	bge.n	8c18 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8c0e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8c12:	e9c7 0100 	strd	r0, r1, [r7]
    8c16:	e00b      	b.n	8c30 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8c18:	e9d7 4500 	ldrd	r4, r5, [r7]
    8c1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8c20:	4284      	cmp	r4, r0
    8c22:	eb75 0c01 	sbcs.w	ip, r5, r1
    8c26:	da03      	bge.n	8c30 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8c28:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8c2c:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8c30:	6879      	ldr	r1, [r7, #4]
    8c32:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8c36:	6838      	ldr	r0, [r7, #0]
    8c38:	ea4f 3290 	mov.w	r2, r0, lsr #14
    8c3c:	ea41 0202 	orr.w	r2, r1, r2
    8c40:	6879      	ldr	r1, [r7, #4]
    8c42:	ea4f 33a1 	mov.w	r3, r1, asr #14
    8c46:	4613      	mov	r3, r2
    8c48:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8c4a:	68fb      	ldr	r3, [r7, #12]
}
    8c4c:	4618      	mov	r0, r3
    8c4e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8c52:	46bd      	mov	sp, r7
    8c54:	bcb0      	pop	{r4, r5, r7}
    8c56:	4770      	bx	lr

00008c58 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    8c58:	b4b0      	push	{r4, r5, r7}
    8c5a:	b089      	sub	sp, #36	; 0x24
    8c5c:	af00      	add	r7, sp, #0
    8c5e:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8c62:	f04f 30ff 	mov.w	r0, #4294967295
    8c66:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8c6a:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8c6e:	f04f 0000 	mov.w	r0, #0
    8c72:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8c76:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8c7a:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8c7e:	e9d7 0100 	ldrd	r0, r1, [r7]
    8c82:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8c86:	4284      	cmp	r4, r0
    8c88:	eb75 0c01 	sbcs.w	ip, r5, r1
    8c8c:	da04      	bge.n	8c98 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8c8e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8c92:	e9c7 0100 	strd	r0, r1, [r7]
    8c96:	e00b      	b.n	8cb0 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8c98:	e9d7 4500 	ldrd	r4, r5, [r7]
    8c9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8ca0:	4284      	cmp	r4, r0
    8ca2:	eb75 0c01 	sbcs.w	ip, r5, r1
    8ca6:	da03      	bge.n	8cb0 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8ca8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8cac:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    8cb0:	6879      	ldr	r1, [r7, #4]
    8cb2:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8cb6:	6838      	ldr	r0, [r7, #0]
    8cb8:	ea4f 5210 	mov.w	r2, r0, lsr #20
    8cbc:	ea41 0202 	orr.w	r2, r1, r2
    8cc0:	6879      	ldr	r1, [r7, #4]
    8cc2:	ea4f 5321 	mov.w	r3, r1, asr #20
    8cc6:	4613      	mov	r3, r2
    8cc8:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8cca:	68fb      	ldr	r3, [r7, #12]
}
    8ccc:	4618      	mov	r0, r3
    8cce:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8cd2:	46bd      	mov	sp, r7
    8cd4:	bcb0      	pop	{r4, r5, r7}
    8cd6:	4770      	bx	lr

00008cd8 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    8cd8:	b490      	push	{r4, r7}
    8cda:	b0a4      	sub	sp, #144	; 0x90
    8cdc:	af00      	add	r7, sp, #0
    8cde:	4603      	mov	r3, r0
    8ce0:	6039      	str	r1, [r7, #0]
    8ce2:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    8ce4:	f04f 030f 	mov.w	r3, #15
    8ce8:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    8cea:	f04f 0301 	mov.w	r3, #1
    8cee:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    8cf0:	f04f 0301 	mov.w	r3, #1
    8cf4:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    8cf6:	f24b 43fc 	movw	r3, #46332	; 0xb4fc
    8cfa:	f2c0 0301 	movt	r3, #1
    8cfe:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    8d02:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    8d04:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    8d08:	f04f 0300 	mov.w	r3, #0
    8d0c:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    8d0e:	79fa      	ldrb	r2, [r7, #7]
    8d10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8d12:	ea02 0303 	and.w	r3, r2, r3
    8d16:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    8d18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8d1a:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8d1e:	4413      	add	r3, r2
    8d20:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    8d24:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    8d28:	79fb      	ldrb	r3, [r7, #7]
    8d2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    8d2e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8d32:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    8d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8d36:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d3a:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    8d3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8d3e:	2b04      	cmp	r3, #4
    8d40:	d906      	bls.n	8d50 <get_calibration+0x78>
    8d42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8d44:	2b08      	cmp	r3, #8
    8d46:	d803      	bhi.n	8d50 <get_calibration+0x78>
    8d48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8d4a:	f103 0301 	add.w	r3, r3, #1
    8d4e:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    8d50:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    8d54:	2b05      	cmp	r3, #5
    8d56:	f200 8151 	bhi.w	8ffc <get_calibration+0x324>
    8d5a:	a201      	add	r2, pc, #4	; (adr r2, 8d60 <get_calibration+0x88>)
    8d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8d60:	00008d79 	.word	0x00008d79
    8d64:	00008dc7 	.word	0x00008dc7
    8d68:	00008e1d 	.word	0x00008e1d
    8d6c:	00008e83 	.word	0x00008e83
    8d70:	00008ef5 	.word	0x00008ef5
    8d74:	00008f5d 	.word	0x00008f5d
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    8d78:	f240 0200 	movw	r2, #0
    8d7c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8d80:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8d82:	460b      	mov	r3, r1
    8d84:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8d88:	440b      	add	r3, r1
    8d8a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8d8e:	4413      	add	r3, r2
    8d90:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8d94:	791b      	ldrb	r3, [r3, #4]
    8d96:	b2db      	uxtb	r3, r3
    8d98:	f003 0306 	and.w	r3, r3, #6
    8d9c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    8da0:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    8da2:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8da6:	f2c0 0301 	movt	r3, #1
    8daa:	681b      	ldr	r3, [r3, #0]
    8dac:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8db0:	461a      	mov	r2, r3
    8db2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8db4:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    8db8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8dba:	440b      	add	r3, r1
    8dbc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8dc0:	4413      	add	r3, r2
    8dc2:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8dc4:	e122      	b.n	900c <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    8dc6:	f240 0200 	movw	r2, #0
    8dca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8dce:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8dd0:	460b      	mov	r3, r1
    8dd2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8dd6:	440b      	add	r3, r1
    8dd8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8ddc:	4413      	add	r3, r2
    8dde:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8de2:	791b      	ldrb	r3, [r3, #4]
    8de4:	b2db      	uxtb	r3, r3
    8de6:	f003 0360 	and.w	r3, r3, #96	; 0x60
    8dea:	ea4f 1353 	mov.w	r3, r3, lsr #5
    8dee:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    8df0:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8df4:	f2c0 0301 	movt	r3, #1
    8df8:	681b      	ldr	r3, [r3, #0]
    8dfa:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8dfe:	461a      	mov	r2, r3
    8e00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e02:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e06:	f103 0301 	add.w	r3, r3, #1
    8e0a:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8e0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8e10:	440b      	add	r3, r1
    8e12:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e16:	4413      	add	r3, r2
    8e18:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8e1a:	e0f7      	b.n	900c <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    8e1c:	f240 0200 	movw	r2, #0
    8e20:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8e24:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8e26:	460b      	mov	r3, r1
    8e28:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e2c:	440b      	add	r3, r1
    8e2e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8e32:	4413      	add	r3, r2
    8e34:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8e38:	7a1b      	ldrb	r3, [r3, #8]
    8e3a:	b2db      	uxtb	r3, r3
    8e3c:	461a      	mov	r2, r3
    8e3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    8e40:	ea02 0303 	and.w	r3, r2, r3
    8e44:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    8e46:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    8e48:	2b00      	cmp	r3, #0
    8e4a:	d10c      	bne.n	8e66 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    8e4c:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8e50:	f2c0 0301 	movt	r3, #1
    8e54:	681b      	ldr	r3, [r3, #0]
    8e56:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    8e5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8e60:	4413      	add	r3, r2
    8e62:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    8e64:	e0d2      	b.n	900c <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    8e66:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8e6a:	f2c0 0301 	movt	r3, #1
    8e6e:	681b      	ldr	r3, [r3, #0]
    8e70:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8e74:	461a      	mov	r2, r3
    8e76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8e78:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8e7c:	4413      	add	r3, r2
    8e7e:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8e80:	e0c4      	b.n	900c <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    8e82:	f240 0200 	movw	r2, #0
    8e86:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8e8a:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8e8c:	460b      	mov	r3, r1
    8e8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8e92:	440b      	add	r3, r1
    8e94:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8e98:	4413      	add	r3, r2
    8e9a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    8e9e:	791b      	ldrb	r3, [r3, #4]
    8ea0:	b2db      	uxtb	r3, r3
    8ea2:	461a      	mov	r2, r3
    8ea4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    8ea6:	ea02 0303 	and.w	r3, r2, r3
    8eaa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    8eae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    8eb2:	2b00      	cmp	r3, #0
    8eb4:	d10c      	bne.n	8ed0 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    8eb6:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8eba:	f2c0 0301 	movt	r3, #1
    8ebe:	681b      	ldr	r3, [r3, #0]
    8ec0:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    8ec4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8ec6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8eca:	4413      	add	r3, r2
    8ecc:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    8ece:	e09d      	b.n	900c <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    8ed0:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8ed4:	f2c0 0301 	movt	r3, #1
    8ed8:	681b      	ldr	r3, [r3, #0]
    8eda:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    8ede:	461a      	mov	r2, r3
    8ee0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8ee2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8ee6:	f103 0301 	add.w	r3, r3, #1
    8eea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8eee:	4413      	add	r3, r2
    8ef0:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    8ef2:	e08b      	b.n	900c <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    8ef4:	f24b 530c 	movw	r3, #46348	; 0xb50c
    8ef8:	f2c0 0301 	movt	r3, #1
    8efc:	f107 0c08 	add.w	ip, r7, #8
    8f00:	461c      	mov	r4, r3
    8f02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8f04:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8f08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8f0a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8f0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    8f10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    8f14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    8f18:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    8f1c:	79fa      	ldrb	r2, [r7, #7]
    8f1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8f20:	ea02 0303 	and.w	r3, r2, r3
    8f24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8f28:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8f2c:	4413      	add	r3, r2
    8f2e:	f853 3c88 	ldr.w	r3, [r3, #-136]
    8f32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    8f36:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8f3a:	f2c0 0301 	movt	r3, #1
    8f3e:	681b      	ldr	r3, [r3, #0]
    8f40:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    8f44:	461a      	mov	r2, r3
    8f46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8f48:	ea4f 0183 	mov.w	r1, r3, lsl #2
    8f4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8f50:	440b      	add	r3, r1
    8f52:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8f56:	4413      	add	r3, r2
    8f58:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8f5a:	e057      	b.n	900c <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    8f5c:	f240 0200 	movw	r2, #0
    8f60:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8f64:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8f66:	460b      	mov	r3, r1
    8f68:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8f6c:	440b      	add	r3, r1
    8f6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8f72:	4413      	add	r3, r2
    8f74:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8f78:	791b      	ldrb	r3, [r3, #4]
    8f7a:	b2db      	uxtb	r3, r3
    8f7c:	f003 0301 	and.w	r3, r3, #1
    8f80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    8f84:	f240 0200 	movw	r2, #0
    8f88:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8f8c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8f8e:	460b      	mov	r3, r1
    8f90:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8f94:	440b      	add	r3, r1
    8f96:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8f9a:	4413      	add	r3, r2
    8f9c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    8fa0:	791b      	ldrb	r3, [r3, #4]
    8fa2:	b2db      	uxtb	r3, r3
    8fa4:	f003 0302 	and.w	r3, r3, #2
    8fa8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    8fac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8fb0:	2b00      	cmp	r3, #0
    8fb2:	d003      	beq.n	8fbc <get_calibration+0x2e4>
            {
                obd_mode = 1;
    8fb4:	f04f 0301 	mov.w	r3, #1
    8fb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    8fbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8fc0:	2b00      	cmp	r3, #0
    8fc2:	d003      	beq.n	8fcc <get_calibration+0x2f4>
            {
                chopping_option = 1;
    8fc4:	f04f 0301 	mov.w	r3, #1
    8fc8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    8fcc:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    8fd0:	f2c0 0301 	movt	r3, #1
    8fd4:	681b      	ldr	r3, [r3, #0]
    8fd6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    8fda:	461a      	mov	r2, r3
    8fdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8fde:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8fe2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    8fe6:	440b      	add	r3, r1
    8fe8:	ea4f 0143 	mov.w	r1, r3, lsl #1
    8fec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    8ff0:	440b      	add	r3, r1
    8ff2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8ff6:	4413      	add	r3, r2
    8ff8:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    8ffa:	e007      	b.n	900c <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    8ffc:	683b      	ldr	r3, [r7, #0]
    8ffe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9002:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    9004:	683b      	ldr	r3, [r7, #0]
    9006:	f04f 0200 	mov.w	r2, #0
    900a:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    900c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    900e:	2b00      	cmp	r3, #0
    9010:	d007      	beq.n	9022 <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    9012:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    9014:	881a      	ldrh	r2, [r3, #0]
    9016:	683b      	ldr	r3, [r7, #0]
    9018:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    901a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    901c:	885a      	ldrh	r2, [r3, #2]
    901e:	683b      	ldr	r3, [r7, #0]
    9020:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    9022:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    9024:	f64a 534c 	movw	r3, #44364	; 0xad4c
    9028:	f2c0 0301 	movt	r3, #1
    902c:	5c9b      	ldrb	r3, [r3, r2]
    902e:	2b00      	cmp	r3, #0
    9030:	d008      	beq.n	9044 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    9032:	f24b 43f8 	movw	r3, #46328	; 0xb4f8
    9036:	f2c0 0301 	movt	r3, #1
    903a:	681b      	ldr	r3, [r3, #0]
    903c:	8b9a      	ldrh	r2, [r3, #28]
    903e:	683b      	ldr	r3, [r7, #0]
    9040:	801a      	strh	r2, [r3, #0]
    9042:	e003      	b.n	904c <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    9044:	683b      	ldr	r3, [r7, #0]
    9046:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    904a:	801a      	strh	r2, [r3, #0]
    }
}
    904c:	f107 0790 	add.w	r7, r7, #144	; 0x90
    9050:	46bd      	mov	sp, r7
    9052:	bc90      	pop	{r4, r7}
    9054:	4770      	bx	lr
    9056:	bf00      	nop

00009058 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    9058:	b480      	push	{r7}
    905a:	b087      	sub	sp, #28
    905c:	af00      	add	r7, sp, #0
    905e:	4603      	mov	r3, r0
    9060:	60b9      	str	r1, [r7, #8]
    9062:	607a      	str	r2, [r7, #4]
    9064:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    9066:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    906a:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    906c:	7bfa      	ldrb	r2, [r7, #15]
    906e:	f64a 5390 	movw	r3, #44432	; 0xad90
    9072:	f2c0 0301 	movt	r3, #1
    9076:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    907a:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    907c:	7bfb      	ldrb	r3, [r7, #15]
    907e:	f64a 5290 	movw	r2, #44432	; 0xad90
    9082:	f2c0 0201 	movt	r2, #1
    9086:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    908a:	4413      	add	r3, r2
    908c:	885b      	ldrh	r3, [r3, #2]
    908e:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    9090:	f240 0300 	movw	r3, #0
    9094:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9098:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    909a:	f240 0200 	movw	r2, #0
    909e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    90a2:	8a39      	ldrh	r1, [r7, #16]
    90a4:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    90a8:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    90ac:	697a      	ldr	r2, [r7, #20]
    90ae:	ea01 0102 	and.w	r1, r1, r2
    90b2:	68ba      	ldr	r2, [r7, #8]
    90b4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    90b8:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    90bc:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    90c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    90c4:	f240 0300 	movw	r3, #0
    90c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    90cc:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    90ce:	f240 0200 	movw	r2, #0
    90d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    90d6:	8a79      	ldrh	r1, [r7, #18]
    90d8:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    90dc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    90e0:	697a      	ldr	r2, [r7, #20]
    90e2:	ea01 0102 	and.w	r1, r1, r2
    90e6:	687a      	ldr	r2, [r7, #4]
    90e8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    90ec:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    90f0:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    90f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    90f8:	f107 071c 	add.w	r7, r7, #28
    90fc:	46bd      	mov	sp, r7
    90fe:	bc80      	pop	{r7}
    9100:	4770      	bx	lr
    9102:	bf00      	nop

00009104 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    9104:	b580      	push	{r7, lr}
    9106:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    9108:	f7fe fcfe 	bl	7b08 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    910c:	f7fd ffce 	bl	70ac <ace_init_convert>
}
    9110:	bd80      	pop	{r7, pc}
    9112:	bf00      	nop

00009114 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    9114:	b480      	push	{r7}
    9116:	b083      	sub	sp, #12
    9118:	af00      	add	r7, sp, #0
    911a:	4603      	mov	r3, r0
    911c:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    911e:	f240 0300 	movw	r3, #0
    9122:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9126:	79fa      	ldrb	r2, [r7, #7]
    9128:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    912c:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    9130:	b2d2      	uxtb	r2, r2
    9132:	651a      	str	r2, [r3, #80]	; 0x50
}
    9134:	f107 070c 	add.w	r7, r7, #12
    9138:	46bd      	mov	sp, r7
    913a:	bc80      	pop	{r7}
    913c:	4770      	bx	lr
    913e:	bf00      	nop

00009140 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    9140:	b480      	push	{r7}
    9142:	b085      	sub	sp, #20
    9144:	af00      	add	r7, sp, #0
    9146:	4603      	mov	r3, r0
    9148:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    914a:	f04f 0300 	mov.w	r3, #0
    914e:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    9150:	79fb      	ldrb	r3, [r7, #7]
    9152:	2b02      	cmp	r3, #2
    9154:	d900      	bls.n	9158 <ACE_get_adc_result+0x18>
    9156:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    9158:	79fb      	ldrb	r3, [r7, #7]
    915a:	2b02      	cmp	r3, #2
    915c:	d81b      	bhi.n	9196 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    915e:	79fa      	ldrb	r2, [r7, #7]
    9160:	f24b 5354 	movw	r3, #46420	; 0xb554
    9164:	f2c0 0301 	movt	r3, #1
    9168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    916c:	681b      	ldr	r3, [r3, #0]
    916e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    9172:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    9174:	68fb      	ldr	r3, [r7, #12]
    9176:	2b00      	cmp	r3, #0
    9178:	d0f1      	beq.n	915e <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    917a:	79fa      	ldrb	r2, [r7, #7]
    917c:	f24b 5354 	movw	r3, #46420	; 0xb554
    9180:	f2c0 0301 	movt	r3, #1
    9184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9188:	681b      	ldr	r3, [r3, #0]
    918a:	b29b      	uxth	r3, r3
    918c:	ea4f 5303 	mov.w	r3, r3, lsl #20
    9190:	ea4f 5313 	mov.w	r3, r3, lsr #20
    9194:	817b      	strh	r3, [r7, #10]
    }
    return result;
    9196:	897b      	ldrh	r3, [r7, #10]
}
    9198:	4618      	mov	r0, r3
    919a:	f107 0714 	add.w	r7, r7, #20
    919e:	46bd      	mov	sp, r7
    91a0:	bc80      	pop	{r7}
    91a2:	4770      	bx	lr

000091a4 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    91a4:	b490      	push	{r4, r7}
    91a6:	b086      	sub	sp, #24
    91a8:	af00      	add	r7, sp, #0
    91aa:	71f8      	strb	r0, [r7, #7]
    91ac:	71b9      	strb	r1, [r7, #6]
    91ae:	717a      	strb	r2, [r7, #5]
    91b0:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    91b2:	79fb      	ldrb	r3, [r7, #7]
    91b4:	2b02      	cmp	r3, #2
    91b6:	d900      	bls.n	91ba <ACE_configure_sdd+0x16>
    91b8:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    91ba:	79fb      	ldrb	r3, [r7, #7]
    91bc:	2b02      	cmp	r3, #2
    91be:	f200 80bc 	bhi.w	933a <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    91c2:	f24b 52a0 	movw	r2, #46496	; 0xb5a0
    91c6:	f2c0 0201 	movt	r2, #1
    91ca:	f107 030c 	add.w	r3, r7, #12
    91ce:	6812      	ldr	r2, [r2, #0]
    91d0:	4611      	mov	r1, r2
    91d2:	8019      	strh	r1, [r3, #0]
    91d4:	f103 0302 	add.w	r3, r3, #2
    91d8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    91dc:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    91de:	f04f 0301 	mov.w	r3, #1
    91e2:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    91e4:	f04f 0300 	mov.w	r3, #0
    91e8:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    91ea:	79fb      	ldrb	r3, [r7, #7]
    91ec:	f107 0218 	add.w	r2, r7, #24
    91f0:	4413      	add	r3, r2
    91f2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    91f6:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    91f8:	f240 0300 	movw	r3, #0
    91fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9200:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9204:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9206:	f240 0300 	movw	r3, #0
    920a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    920e:	f04f 0200 	mov.w	r2, #0
    9212:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    9216:	f240 0200 	movw	r2, #0
    921a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    921e:	7c79      	ldrb	r1, [r7, #17]
    9220:	460b      	mov	r3, r1
    9222:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9226:	440b      	add	r3, r1
    9228:	ea4f 1303 	mov.w	r3, r3, lsl #4
    922c:	4413      	add	r3, r2
    922e:	f503 7306 	add.w	r3, r3, #536	; 0x218
    9232:	797a      	ldrb	r2, [r7, #5]
    9234:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    9236:	797b      	ldrb	r3, [r7, #5]
    9238:	f003 0301 	and.w	r3, r3, #1
    923c:	b2db      	uxtb	r3, r3
    923e:	2b00      	cmp	r3, #0
    9240:	d002      	beq.n	9248 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    9242:	f04f 0300 	mov.w	r3, #0
    9246:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    9248:	797b      	ldrb	r3, [r7, #5]
    924a:	f003 0302 	and.w	r3, r3, #2
    924e:	2b00      	cmp	r3, #0
    9250:	d002      	beq.n	9258 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    9252:	f04f 0301 	mov.w	r3, #1
    9256:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    9258:	f240 0200 	movw	r2, #0
    925c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9260:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    9262:	f24b 5390 	movw	r3, #46480	; 0xb590
    9266:	f2c0 0301 	movt	r3, #1
    926a:	681b      	ldr	r3, [r3, #0]
    926c:	79fc      	ldrb	r4, [r7, #7]
    926e:	f897 c012 	ldrb.w	ip, [r7, #18]
    9272:	7cf8      	ldrb	r0, [r7, #19]
    9274:	ea4f 0444 	mov.w	r4, r4, lsl #1
    9278:	44a4      	add	ip, r4
    927a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    927e:	4460      	add	r0, ip
    9280:	4403      	add	r3, r0
    9282:	f103 0380 	add.w	r3, r3, #128	; 0x80
    9286:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    9288:	460b      	mov	r3, r1
    928a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    928e:	440b      	add	r3, r1
    9290:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9294:	4413      	add	r3, r2
    9296:	f503 7304 	add.w	r3, r3, #528	; 0x210
    929a:	4602      	mov	r2, r0
    929c:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    929e:	f240 0300 	movw	r3, #0
    92a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92a6:	697a      	ldr	r2, [r7, #20]
    92a8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    92ac:	79fa      	ldrb	r2, [r7, #7]
    92ae:	f24b 5360 	movw	r3, #46432	; 0xb560
    92b2:	f2c0 0301 	movt	r3, #1
    92b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    92ba:	79ba      	ldrb	r2, [r7, #6]
    92bc:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    92be:	79fa      	ldrb	r2, [r7, #7]
    92c0:	f24b 5360 	movw	r3, #46432	; 0xb560
    92c4:	f2c0 0301 	movt	r3, #1
    92c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    92cc:	79f9      	ldrb	r1, [r7, #7]
    92ce:	f24b 5360 	movw	r3, #46432	; 0xb560
    92d2:	f2c0 0301 	movt	r3, #1
    92d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    92da:	681b      	ldr	r3, [r3, #0]
    92dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    92e0:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    92e2:	793b      	ldrb	r3, [r7, #4]
    92e4:	2b00      	cmp	r3, #0
    92e6:	d115      	bne.n	9314 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    92e8:	f240 0300 	movw	r3, #0
    92ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92f0:	f240 0200 	movw	r2, #0
    92f4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    92f8:	6911      	ldr	r1, [r2, #16]
    92fa:	79f8      	ldrb	r0, [r7, #7]
    92fc:	f24b 526c 	movw	r2, #46444	; 0xb56c
    9300:	f2c0 0201 	movt	r2, #1
    9304:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9308:	ea6f 0202 	mvn.w	r2, r2
    930c:	ea01 0202 	and.w	r2, r1, r2
    9310:	611a      	str	r2, [r3, #16]
    9312:	e012      	b.n	933a <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    9314:	f240 0300 	movw	r3, #0
    9318:	f2c4 0302 	movt	r3, #16386	; 0x4002
    931c:	f240 0200 	movw	r2, #0
    9320:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9324:	6911      	ldr	r1, [r2, #16]
    9326:	79f8      	ldrb	r0, [r7, #7]
    9328:	f24b 526c 	movw	r2, #46444	; 0xb56c
    932c:	f2c0 0201 	movt	r2, #1
    9330:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9334:	ea41 0202 	orr.w	r2, r1, r2
    9338:	611a      	str	r2, [r3, #16]
        }
    }
}
    933a:	f107 0718 	add.w	r7, r7, #24
    933e:	46bd      	mov	sp, r7
    9340:	bc90      	pop	{r4, r7}
    9342:	4770      	bx	lr

00009344 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    9344:	b480      	push	{r7}
    9346:	b083      	sub	sp, #12
    9348:	af00      	add	r7, sp, #0
    934a:	4603      	mov	r3, r0
    934c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    934e:	79fb      	ldrb	r3, [r7, #7]
    9350:	2b02      	cmp	r3, #2
    9352:	d900      	bls.n	9356 <ACE_enable_sdd+0x12>
    9354:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9356:	79fb      	ldrb	r3, [r7, #7]
    9358:	2b02      	cmp	r3, #2
    935a:	d811      	bhi.n	9380 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    935c:	79fa      	ldrb	r2, [r7, #7]
    935e:	f24b 5360 	movw	r3, #46432	; 0xb560
    9362:	f2c0 0301 	movt	r3, #1
    9366:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    936a:	79f9      	ldrb	r1, [r7, #7]
    936c:	f24b 5360 	movw	r3, #46432	; 0xb560
    9370:	f2c0 0301 	movt	r3, #1
    9374:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9378:	681b      	ldr	r3, [r3, #0]
    937a:	f043 0320 	orr.w	r3, r3, #32
    937e:	6013      	str	r3, [r2, #0]
    }
}
    9380:	f107 070c 	add.w	r7, r7, #12
    9384:	46bd      	mov	sp, r7
    9386:	bc80      	pop	{r7}
    9388:	4770      	bx	lr
    938a:	bf00      	nop

0000938c <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    938c:	b480      	push	{r7}
    938e:	b083      	sub	sp, #12
    9390:	af00      	add	r7, sp, #0
    9392:	4603      	mov	r3, r0
    9394:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    9396:	79fb      	ldrb	r3, [r7, #7]
    9398:	2b02      	cmp	r3, #2
    939a:	d900      	bls.n	939e <ACE_disable_sdd+0x12>
    939c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    939e:	79fb      	ldrb	r3, [r7, #7]
    93a0:	2b02      	cmp	r3, #2
    93a2:	d811      	bhi.n	93c8 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    93a4:	79fa      	ldrb	r2, [r7, #7]
    93a6:	f24b 5360 	movw	r3, #46432	; 0xb560
    93aa:	f2c0 0301 	movt	r3, #1
    93ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    93b2:	79f9      	ldrb	r1, [r7, #7]
    93b4:	f24b 5360 	movw	r3, #46432	; 0xb560
    93b8:	f2c0 0301 	movt	r3, #1
    93bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    93c0:	681b      	ldr	r3, [r3, #0]
    93c2:	f023 0320 	bic.w	r3, r3, #32
    93c6:	6013      	str	r3, [r2, #0]
    }
}
    93c8:	f107 070c 	add.w	r7, r7, #12
    93cc:	46bd      	mov	sp, r7
    93ce:	bc80      	pop	{r7}
    93d0:	4770      	bx	lr
    93d2:	bf00      	nop

000093d4 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    93d4:	b480      	push	{r7}
    93d6:	b083      	sub	sp, #12
    93d8:	af00      	add	r7, sp, #0
    93da:	4603      	mov	r3, r0
    93dc:	6039      	str	r1, [r7, #0]
    93de:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    93e0:	79fb      	ldrb	r3, [r7, #7]
    93e2:	2b02      	cmp	r3, #2
    93e4:	d900      	bls.n	93e8 <ACE_set_sdd_value+0x14>
    93e6:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    93e8:	79fb      	ldrb	r3, [r7, #7]
    93ea:	2b02      	cmp	r3, #2
    93ec:	d813      	bhi.n	9416 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    93ee:	79fa      	ldrb	r2, [r7, #7]
    93f0:	f24b 5384 	movw	r3, #46468	; 0xb584
    93f4:	f2c0 0301 	movt	r3, #1
    93f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    93fc:	683a      	ldr	r2, [r7, #0]
    93fe:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9402:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    9404:	79fa      	ldrb	r2, [r7, #7]
    9406:	f24b 5378 	movw	r3, #46456	; 0xb578
    940a:	f2c0 0301 	movt	r3, #1
    940e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9412:	683a      	ldr	r2, [r7, #0]
    9414:	601a      	str	r2, [r3, #0]
    }
}
    9416:	f107 070c 	add.w	r7, r7, #12
    941a:	46bd      	mov	sp, r7
    941c:	bc80      	pop	{r7}
    941e:	4770      	bx	lr

00009420 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    9420:	b480      	push	{r7}
    9422:	b087      	sub	sp, #28
    9424:	af00      	add	r7, sp, #0
    9426:	60f8      	str	r0, [r7, #12]
    9428:	60b9      	str	r1, [r7, #8]
    942a:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    942c:	f240 0300 	movw	r3, #0
    9430:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9434:	691b      	ldr	r3, [r3, #16]
    9436:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    9438:	68fb      	ldr	r3, [r7, #12]
    943a:	f1b3 3fff 	cmp.w	r3, #4294967295
    943e:	d012      	beq.n	9466 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    9440:	f240 0300 	movw	r3, #0
    9444:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9448:	68fa      	ldr	r2, [r7, #12]
    944a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    944e:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    9450:	f240 0300 	movw	r3, #0
    9454:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9458:	68fa      	ldr	r2, [r7, #12]
    945a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    945e:	697b      	ldr	r3, [r7, #20]
    9460:	f043 0301 	orr.w	r3, r3, #1
    9464:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    9466:	68bb      	ldr	r3, [r7, #8]
    9468:	f1b3 3fff 	cmp.w	r3, #4294967295
    946c:	d013      	beq.n	9496 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    946e:	f240 0300 	movw	r3, #0
    9472:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9476:	68ba      	ldr	r2, [r7, #8]
    9478:	ea4f 4212 	mov.w	r2, r2, lsr #16
    947c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    9480:	f240 0300 	movw	r3, #0
    9484:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9488:	68ba      	ldr	r2, [r7, #8]
    948a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    948e:	697b      	ldr	r3, [r7, #20]
    9490:	f043 0302 	orr.w	r3, r3, #2
    9494:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    9496:	687b      	ldr	r3, [r7, #4]
    9498:	f1b3 3fff 	cmp.w	r3, #4294967295
    949c:	d01c      	beq.n	94d8 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    949e:	f240 0300 	movw	r3, #0
    94a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94a6:	687a      	ldr	r2, [r7, #4]
    94a8:	ea4f 4212 	mov.w	r2, r2, lsr #16
    94ac:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    94b0:	f240 0300 	movw	r3, #0
    94b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94b8:	687a      	ldr	r2, [r7, #4]
    94ba:	ea4f 2212 	mov.w	r2, r2, lsr #8
    94be:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    94c2:	f240 0300 	movw	r3, #0
    94c6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94ca:	687a      	ldr	r2, [r7, #4]
    94cc:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    94d0:	697b      	ldr	r3, [r7, #20]
    94d2:	f043 0304 	orr.w	r3, r3, #4
    94d6:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    94d8:	f240 0300 	movw	r3, #0
    94dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94e0:	697a      	ldr	r2, [r7, #20]
    94e2:	611a      	str	r2, [r3, #16]
}
    94e4:	f107 071c 	add.w	r7, r7, #28
    94e8:	46bd      	mov	sp, r7
    94ea:	bc80      	pop	{r7}
    94ec:	4770      	bx	lr
    94ee:	bf00      	nop

000094f0 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    94f0:	b480      	push	{r7}
    94f2:	b087      	sub	sp, #28
    94f4:	af00      	add	r7, sp, #0
    94f6:	4602      	mov	r2, r0
    94f8:	460b      	mov	r3, r1
    94fa:	71fa      	strb	r2, [r7, #7]
    94fc:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    94fe:	79fb      	ldrb	r3, [r7, #7]
    9500:	f003 0301 	and.w	r3, r3, #1
    9504:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9506:	79fb      	ldrb	r3, [r7, #7]
    9508:	2b09      	cmp	r3, #9
    950a:	d900      	bls.n	950e <ACE_set_comp_reference+0x1e>
    950c:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    950e:	79bb      	ldrb	r3, [r7, #6]
    9510:	2b03      	cmp	r3, #3
    9512:	d900      	bls.n	9516 <ACE_set_comp_reference+0x26>
    9514:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    9516:	693b      	ldr	r3, [r7, #16]
    9518:	2b00      	cmp	r3, #0
    951a:	d100      	bne.n	951e <ACE_set_comp_reference+0x2e>
    951c:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    951e:	79fb      	ldrb	r3, [r7, #7]
    9520:	2b09      	cmp	r3, #9
    9522:	f200 80b9 	bhi.w	9698 <ACE_set_comp_reference+0x1a8>
    9526:	79bb      	ldrb	r3, [r7, #6]
    9528:	2b03      	cmp	r3, #3
    952a:	f200 80b5 	bhi.w	9698 <ACE_set_comp_reference+0x1a8>
    952e:	693b      	ldr	r3, [r7, #16]
    9530:	2b00      	cmp	r3, #0
    9532:	f000 80b1 	beq.w	9698 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9536:	79fa      	ldrb	r2, [r7, #7]
    9538:	f24b 5394 	movw	r3, #46484	; 0xb594
    953c:	f2c0 0301 	movt	r3, #1
    9540:	5c9b      	ldrb	r3, [r3, r2]
    9542:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9544:	f240 0300 	movw	r3, #0
    9548:	f2c4 0302 	movt	r3, #16386	; 0x4002
    954c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9550:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9552:	f240 0300 	movw	r3, #0
    9556:	f2c4 0302 	movt	r3, #16386	; 0x4002
    955a:	f04f 0200 	mov.w	r2, #0
    955e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    9562:	79bb      	ldrb	r3, [r7, #6]
    9564:	2b03      	cmp	r3, #3
    9566:	d146      	bne.n	95f6 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    9568:	f240 0100 	movw	r1, #0
    956c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9570:	7bf8      	ldrb	r0, [r7, #15]
    9572:	f240 0200 	movw	r2, #0
    9576:	f2c4 0202 	movt	r2, #16386	; 0x4002
    957a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    957e:	4663      	mov	r3, ip
    9580:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9584:	4463      	add	r3, ip
    9586:	ea4f 1303 	mov.w	r3, r3, lsl #4
    958a:	4413      	add	r3, r2
    958c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9590:	791b      	ldrb	r3, [r3, #4]
    9592:	b2db      	uxtb	r3, r3
    9594:	461a      	mov	r2, r3
    9596:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    959a:	4603      	mov	r3, r0
    959c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95a0:	4403      	add	r3, r0
    95a2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95a6:	440b      	add	r3, r1
    95a8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95ac:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    95ae:	f240 0100 	movw	r1, #0
    95b2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    95b6:	7bf8      	ldrb	r0, [r7, #15]
    95b8:	f240 0200 	movw	r2, #0
    95bc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    95c0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    95c4:	4663      	mov	r3, ip
    95c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95ca:	4463      	add	r3, ip
    95cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95d0:	4413      	add	r3, r2
    95d2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95d6:	7a1b      	ldrb	r3, [r3, #8]
    95d8:	b2db      	uxtb	r3, r3
    95da:	461a      	mov	r2, r3
    95dc:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    95e0:	4603      	mov	r3, r0
    95e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    95e6:	4403      	add	r3, r0
    95e8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    95ec:	440b      	add	r3, r1
    95ee:	f503 730a 	add.w	r3, r3, #552	; 0x228
    95f2:	721a      	strb	r2, [r3, #8]
    95f4:	e049      	b.n	968a <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    95f6:	f240 0200 	movw	r2, #0
    95fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    95fe:	7bf8      	ldrb	r0, [r7, #15]
    9600:	f240 0100 	movw	r1, #0
    9604:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9608:	f897 c00f 	ldrb.w	ip, [r7, #15]
    960c:	4663      	mov	r3, ip
    960e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9612:	4463      	add	r3, ip
    9614:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9618:	440b      	add	r3, r1
    961a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    961e:	791b      	ldrb	r3, [r3, #4]
    9620:	b2db      	uxtb	r3, r3
    9622:	f043 0320 	orr.w	r3, r3, #32
    9626:	b2d9      	uxtb	r1, r3
    9628:	4603      	mov	r3, r0
    962a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    962e:	4403      	add	r3, r0
    9630:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9634:	4413      	add	r3, r2
    9636:	f503 730a 	add.w	r3, r3, #552	; 0x228
    963a:	460a      	mov	r2, r1
    963c:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    963e:	f240 0200 	movw	r2, #0
    9642:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9646:	7bf8      	ldrb	r0, [r7, #15]
    9648:	f240 0100 	movw	r1, #0
    964c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9650:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9654:	4663      	mov	r3, ip
    9656:	ea4f 0343 	mov.w	r3, r3, lsl #1
    965a:	4463      	add	r3, ip
    965c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9660:	440b      	add	r3, r1
    9662:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9666:	7a1b      	ldrb	r3, [r3, #8]
    9668:	b2db      	uxtb	r3, r3
    966a:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    966e:	79b9      	ldrb	r1, [r7, #6]
    9670:	440b      	add	r3, r1
    9672:	b2d9      	uxtb	r1, r3
    9674:	4603      	mov	r3, r0
    9676:	ea4f 0343 	mov.w	r3, r3, lsl #1
    967a:	4403      	add	r3, r0
    967c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9680:	4413      	add	r3, r2
    9682:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9686:	460a      	mov	r2, r1
    9688:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    968a:	f240 0300 	movw	r3, #0
    968e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9692:	697a      	ldr	r2, [r7, #20]
    9694:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9698:	f107 071c 	add.w	r7, r7, #28
    969c:	46bd      	mov	sp, r7
    969e:	bc80      	pop	{r7}
    96a0:	4770      	bx	lr
    96a2:	bf00      	nop

000096a4 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    96a4:	b480      	push	{r7}
    96a6:	b087      	sub	sp, #28
    96a8:	af00      	add	r7, sp, #0
    96aa:	4602      	mov	r2, r0
    96ac:	460b      	mov	r3, r1
    96ae:	71fa      	strb	r2, [r7, #7]
    96b0:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    96b2:	79fb      	ldrb	r3, [r7, #7]
    96b4:	2b09      	cmp	r3, #9
    96b6:	d900      	bls.n	96ba <ACE_set_comp_hysteresis+0x16>
    96b8:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    96ba:	79bb      	ldrb	r3, [r7, #6]
    96bc:	2b03      	cmp	r3, #3
    96be:	d900      	bls.n	96c2 <ACE_set_comp_hysteresis+0x1e>
    96c0:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    96c2:	79fb      	ldrb	r3, [r7, #7]
    96c4:	2b09      	cmp	r3, #9
    96c6:	d87b      	bhi.n	97c0 <ACE_set_comp_hysteresis+0x11c>
    96c8:	79bb      	ldrb	r3, [r7, #6]
    96ca:	2b03      	cmp	r3, #3
    96cc:	d878      	bhi.n	97c0 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    96ce:	79fa      	ldrb	r2, [r7, #7]
    96d0:	f24b 5394 	movw	r3, #46484	; 0xb594
    96d4:	f2c0 0301 	movt	r3, #1
    96d8:	5c9b      	ldrb	r3, [r3, r2]
    96da:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    96dc:	79fb      	ldrb	r3, [r7, #7]
    96de:	f003 0301 	and.w	r3, r3, #1
    96e2:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    96e4:	f240 0300 	movw	r3, #0
    96e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96ec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    96f0:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    96f2:	f240 0300 	movw	r3, #0
    96f6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96fa:	f04f 0200 	mov.w	r2, #0
    96fe:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    9702:	693b      	ldr	r3, [r7, #16]
    9704:	2b00      	cmp	r3, #0
    9706:	d02a      	beq.n	975e <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9708:	f240 0200 	movw	r2, #0
    970c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9710:	7bf8      	ldrb	r0, [r7, #15]
    9712:	f240 0100 	movw	r1, #0
    9716:	f2c4 0102 	movt	r1, #16386	; 0x4002
    971a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    971e:	4663      	mov	r3, ip
    9720:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9724:	4463      	add	r3, ip
    9726:	ea4f 1303 	mov.w	r3, r3, lsl #4
    972a:	440b      	add	r3, r1
    972c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9730:	791b      	ldrb	r3, [r3, #4]
    9732:	b2db      	uxtb	r3, r3
    9734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9738:	79b9      	ldrb	r1, [r7, #6]
    973a:	ea4f 1181 	mov.w	r1, r1, lsl #6
    973e:	b2c9      	uxtb	r1, r1
    9740:	ea43 0301 	orr.w	r3, r3, r1
    9744:	b2d9      	uxtb	r1, r3
    9746:	4603      	mov	r3, r0
    9748:	ea4f 0343 	mov.w	r3, r3, lsl #1
    974c:	4403      	add	r3, r0
    974e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9752:	4413      	add	r3, r2
    9754:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9758:	460a      	mov	r2, r1
    975a:	711a      	strb	r2, [r3, #4]
    975c:	e029      	b.n	97b2 <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    975e:	f240 0200 	movw	r2, #0
    9762:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9766:	7bf8      	ldrb	r0, [r7, #15]
    9768:	f240 0100 	movw	r1, #0
    976c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9770:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9774:	4663      	mov	r3, ip
    9776:	ea4f 0343 	mov.w	r3, r3, lsl #1
    977a:	4463      	add	r3, ip
    977c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9780:	440b      	add	r3, r1
    9782:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9786:	7a1b      	ldrb	r3, [r3, #8]
    9788:	b2db      	uxtb	r3, r3
    978a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    978e:	79b9      	ldrb	r1, [r7, #6]
    9790:	ea4f 1181 	mov.w	r1, r1, lsl #6
    9794:	b2c9      	uxtb	r1, r1
    9796:	ea43 0301 	orr.w	r3, r3, r1
    979a:	b2d9      	uxtb	r1, r3
    979c:	4603      	mov	r3, r0
    979e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97a2:	4403      	add	r3, r0
    97a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97a8:	4413      	add	r3, r2
    97aa:	f503 7308 	add.w	r3, r3, #544	; 0x220
    97ae:	460a      	mov	r2, r1
    97b0:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    97b2:	f240 0300 	movw	r3, #0
    97b6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    97ba:	697a      	ldr	r2, [r7, #20]
    97bc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    97c0:	f107 071c 	add.w	r7, r7, #28
    97c4:	46bd      	mov	sp, r7
    97c6:	bc80      	pop	{r7}
    97c8:	4770      	bx	lr
    97ca:	bf00      	nop

000097cc <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    97cc:	b480      	push	{r7}
    97ce:	b087      	sub	sp, #28
    97d0:	af00      	add	r7, sp, #0
    97d2:	4603      	mov	r3, r0
    97d4:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    97d6:	79fb      	ldrb	r3, [r7, #7]
    97d8:	2b09      	cmp	r3, #9
    97da:	d900      	bls.n	97de <ACE_enable_comp+0x12>
    97dc:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    97de:	79fb      	ldrb	r3, [r7, #7]
    97e0:	2b09      	cmp	r3, #9
    97e2:	d86c      	bhi.n	98be <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    97e4:	79fa      	ldrb	r2, [r7, #7]
    97e6:	f24b 5394 	movw	r3, #46484	; 0xb594
    97ea:	f2c0 0301 	movt	r3, #1
    97ee:	5c9b      	ldrb	r3, [r3, r2]
    97f0:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    97f2:	79fb      	ldrb	r3, [r7, #7]
    97f4:	f003 0301 	and.w	r3, r3, #1
    97f8:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    97fa:	f240 0300 	movw	r3, #0
    97fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9802:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9806:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9808:	f240 0300 	movw	r3, #0
    980c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9810:	f04f 0200 	mov.w	r2, #0
    9814:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9818:	693b      	ldr	r3, [r7, #16]
    981a:	2b00      	cmp	r3, #0
    981c:	d024      	beq.n	9868 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    981e:	f240 0200 	movw	r2, #0
    9822:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9826:	7bf8      	ldrb	r0, [r7, #15]
    9828:	f240 0100 	movw	r1, #0
    982c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9830:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9834:	4663      	mov	r3, ip
    9836:	ea4f 0343 	mov.w	r3, r3, lsl #1
    983a:	4463      	add	r3, ip
    983c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9840:	440b      	add	r3, r1
    9842:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9846:	791b      	ldrb	r3, [r3, #4]
    9848:	b2db      	uxtb	r3, r3
    984a:	f043 0310 	orr.w	r3, r3, #16
    984e:	b2d9      	uxtb	r1, r3
    9850:	4603      	mov	r3, r0
    9852:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9856:	4403      	add	r3, r0
    9858:	ea4f 1303 	mov.w	r3, r3, lsl #4
    985c:	4413      	add	r3, r2
    985e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9862:	460a      	mov	r2, r1
    9864:	711a      	strb	r2, [r3, #4]
    9866:	e023      	b.n	98b0 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    9868:	f240 0200 	movw	r2, #0
    986c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9870:	7bf8      	ldrb	r0, [r7, #15]
    9872:	f240 0100 	movw	r1, #0
    9876:	f2c4 0102 	movt	r1, #16386	; 0x4002
    987a:	f897 c00f 	ldrb.w	ip, [r7, #15]
    987e:	4663      	mov	r3, ip
    9880:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9884:	4463      	add	r3, ip
    9886:	ea4f 1303 	mov.w	r3, r3, lsl #4
    988a:	440b      	add	r3, r1
    988c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9890:	7a1b      	ldrb	r3, [r3, #8]
    9892:	b2db      	uxtb	r3, r3
    9894:	f043 0310 	orr.w	r3, r3, #16
    9898:	b2d9      	uxtb	r1, r3
    989a:	4603      	mov	r3, r0
    989c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98a0:	4403      	add	r3, r0
    98a2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98a6:	4413      	add	r3, r2
    98a8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    98ac:	460a      	mov	r2, r1
    98ae:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    98b0:	f240 0300 	movw	r3, #0
    98b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98b8:	697a      	ldr	r2, [r7, #20]
    98ba:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    98be:	f107 071c 	add.w	r7, r7, #28
    98c2:	46bd      	mov	sp, r7
    98c4:	bc80      	pop	{r7}
    98c6:	4770      	bx	lr

000098c8 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    98c8:	b480      	push	{r7}
    98ca:	b087      	sub	sp, #28
    98cc:	af00      	add	r7, sp, #0
    98ce:	4603      	mov	r3, r0
    98d0:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    98d2:	79fb      	ldrb	r3, [r7, #7]
    98d4:	2b09      	cmp	r3, #9
    98d6:	d900      	bls.n	98da <ACE_disable_comp+0x12>
    98d8:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    98da:	79fb      	ldrb	r3, [r7, #7]
    98dc:	2b09      	cmp	r3, #9
    98de:	d86a      	bhi.n	99b6 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    98e0:	79fa      	ldrb	r2, [r7, #7]
    98e2:	f24b 5394 	movw	r3, #46484	; 0xb594
    98e6:	f2c0 0301 	movt	r3, #1
    98ea:	5c9b      	ldrb	r3, [r3, r2]
    98ec:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    98ee:	79fb      	ldrb	r3, [r7, #7]
    98f0:	f003 0301 	and.w	r3, r3, #1
    98f4:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    98f6:	f240 0300 	movw	r3, #0
    98fa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98fe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9902:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9904:	f240 0300 	movw	r3, #0
    9908:	f2c4 0302 	movt	r3, #16386	; 0x4002
    990c:	f04f 0200 	mov.w	r2, #0
    9910:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9914:	693b      	ldr	r3, [r7, #16]
    9916:	2b00      	cmp	r3, #0
    9918:	d023      	beq.n	9962 <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    991a:	f240 0100 	movw	r1, #0
    991e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9922:	7bf8      	ldrb	r0, [r7, #15]
    9924:	f240 0200 	movw	r2, #0
    9928:	f2c4 0202 	movt	r2, #16386	; 0x4002
    992c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9930:	4663      	mov	r3, ip
    9932:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9936:	4463      	add	r3, ip
    9938:	ea4f 1303 	mov.w	r3, r3, lsl #4
    993c:	4413      	add	r3, r2
    993e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9942:	791b      	ldrb	r3, [r3, #4]
    9944:	b2db      	uxtb	r3, r3
    9946:	461a      	mov	r2, r3
    9948:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    994c:	4603      	mov	r3, r0
    994e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9952:	4403      	add	r3, r0
    9954:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9958:	440b      	add	r3, r1
    995a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    995e:	711a      	strb	r2, [r3, #4]
    9960:	e022      	b.n	99a8 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9962:	f240 0100 	movw	r1, #0
    9966:	f2c4 0102 	movt	r1, #16386	; 0x4002
    996a:	7bf8      	ldrb	r0, [r7, #15]
    996c:	f240 0200 	movw	r2, #0
    9970:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9974:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9978:	4663      	mov	r3, ip
    997a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    997e:	4463      	add	r3, ip
    9980:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9984:	4413      	add	r3, r2
    9986:	f503 7308 	add.w	r3, r3, #544	; 0x220
    998a:	7a1b      	ldrb	r3, [r3, #8]
    998c:	b2db      	uxtb	r3, r3
    998e:	461a      	mov	r2, r3
    9990:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9994:	4603      	mov	r3, r0
    9996:	ea4f 0343 	mov.w	r3, r3, lsl #1
    999a:	4403      	add	r3, r0
    999c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99a0:	440b      	add	r3, r1
    99a2:	f503 7308 	add.w	r3, r3, #544	; 0x220
    99a6:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    99a8:	f240 0300 	movw	r3, #0
    99ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99b0:	697a      	ldr	r2, [r7, #20]
    99b2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    99b6:	f107 071c 	add.w	r7, r7, #28
    99ba:	46bd      	mov	sp, r7
    99bc:	bc80      	pop	{r7}
    99be:	4770      	bx	lr

000099c0 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    99c0:	b480      	push	{r7}
    99c2:	b083      	sub	sp, #12
    99c4:	af00      	add	r7, sp, #0
    99c6:	4603      	mov	r3, r0
    99c8:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    99ca:	79fb      	ldrb	r3, [r7, #7]
    99cc:	2b09      	cmp	r3, #9
    99ce:	d900      	bls.n	99d2 <ACE_enable_comp_rise_irq+0x12>
    99d0:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    99d2:	f240 0300 	movw	r3, #0
    99d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99da:	f240 0200 	movw	r2, #0
    99de:	f2c4 0202 	movt	r2, #16386	; 0x4002
    99e2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    99e6:	f102 020c 	add.w	r2, r2, #12
    99ea:	6811      	ldr	r1, [r2, #0]
    99ec:	79fa      	ldrb	r2, [r7, #7]
    99ee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    99f2:	fa00 f202 	lsl.w	r2, r0, r2
    99f6:	ea41 0202 	orr.w	r2, r1, r2
    99fa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    99fe:	f103 030c 	add.w	r3, r3, #12
    9a02:	601a      	str	r2, [r3, #0]
}
    9a04:	f107 070c 	add.w	r7, r7, #12
    9a08:	46bd      	mov	sp, r7
    9a0a:	bc80      	pop	{r7}
    9a0c:	4770      	bx	lr
    9a0e:	bf00      	nop

00009a10 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9a10:	b480      	push	{r7}
    9a12:	b085      	sub	sp, #20
    9a14:	af00      	add	r7, sp, #0
    9a16:	4603      	mov	r3, r0
    9a18:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a1a:	79fb      	ldrb	r3, [r7, #7]
    9a1c:	2b09      	cmp	r3, #9
    9a1e:	d900      	bls.n	9a22 <ACE_disable_comp_rise_irq+0x12>
    9a20:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9a22:	f240 0300 	movw	r3, #0
    9a26:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a2a:	f240 0200 	movw	r2, #0
    9a2e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a32:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9a36:	f102 020c 	add.w	r2, r2, #12
    9a3a:	6811      	ldr	r1, [r2, #0]
    9a3c:	79fa      	ldrb	r2, [r7, #7]
    9a3e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9a42:	fa00 f202 	lsl.w	r2, r0, r2
    9a46:	ea6f 0202 	mvn.w	r2, r2
    9a4a:	ea01 0202 	and.w	r2, r1, r2
    9a4e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a52:	f103 030c 	add.w	r3, r3, #12
    9a56:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9a58:	f240 0300 	movw	r3, #0
    9a5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a60:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9a64:	f103 030c 	add.w	r3, r3, #12
    9a68:	681b      	ldr	r3, [r3, #0]
    9a6a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9a6c:	68fb      	ldr	r3, [r7, #12]
    9a6e:	f103 0301 	add.w	r3, r3, #1
    9a72:	60fb      	str	r3, [r7, #12]
}
    9a74:	f107 0714 	add.w	r7, r7, #20
    9a78:	46bd      	mov	sp, r7
    9a7a:	bc80      	pop	{r7}
    9a7c:	4770      	bx	lr
    9a7e:	bf00      	nop

00009a80 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9a80:	b480      	push	{r7}
    9a82:	b085      	sub	sp, #20
    9a84:	af00      	add	r7, sp, #0
    9a86:	4603      	mov	r3, r0
    9a88:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a8a:	79fb      	ldrb	r3, [r7, #7]
    9a8c:	2b09      	cmp	r3, #9
    9a8e:	d900      	bls.n	9a92 <ACE_clear_comp_rise_irq+0x12>
    9a90:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9a92:	f240 0300 	movw	r3, #0
    9a96:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a9a:	f240 0200 	movw	r2, #0
    9a9e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9aa2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9aa6:	f102 0214 	add.w	r2, r2, #20
    9aaa:	6811      	ldr	r1, [r2, #0]
    9aac:	79fa      	ldrb	r2, [r7, #7]
    9aae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9ab2:	fa00 f202 	lsl.w	r2, r0, r2
    9ab6:	ea41 0202 	orr.w	r2, r1, r2
    9aba:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9abe:	f103 0314 	add.w	r3, r3, #20
    9ac2:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9ac4:	f240 0300 	movw	r3, #0
    9ac8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9acc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9ad0:	f103 0314 	add.w	r3, r3, #20
    9ad4:	681b      	ldr	r3, [r3, #0]
    9ad6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9ad8:	68fb      	ldr	r3, [r7, #12]
    9ada:	f103 0301 	add.w	r3, r3, #1
    9ade:	60fb      	str	r3, [r7, #12]
}
    9ae0:	f107 0714 	add.w	r7, r7, #20
    9ae4:	46bd      	mov	sp, r7
    9ae6:	bc80      	pop	{r7}
    9ae8:	4770      	bx	lr
    9aea:	bf00      	nop

00009aec <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9aec:	b480      	push	{r7}
    9aee:	b083      	sub	sp, #12
    9af0:	af00      	add	r7, sp, #0
    9af2:	4603      	mov	r3, r0
    9af4:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9af6:	79fb      	ldrb	r3, [r7, #7]
    9af8:	2b09      	cmp	r3, #9
    9afa:	d900      	bls.n	9afe <ACE_enable_comp_fall_irq+0x12>
    9afc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9afe:	f240 0300 	movw	r3, #0
    9b02:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b06:	f240 0200 	movw	r2, #0
    9b0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b0e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9b12:	f102 020c 	add.w	r2, r2, #12
    9b16:	6811      	ldr	r1, [r2, #0]
    9b18:	79fa      	ldrb	r2, [r7, #7]
    9b1a:	f04f 0001 	mov.w	r0, #1
    9b1e:	fa00 f202 	lsl.w	r2, r0, r2
    9b22:	ea41 0202 	orr.w	r2, r1, r2
    9b26:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b2a:	f103 030c 	add.w	r3, r3, #12
    9b2e:	601a      	str	r2, [r3, #0]
}
    9b30:	f107 070c 	add.w	r7, r7, #12
    9b34:	46bd      	mov	sp, r7
    9b36:	bc80      	pop	{r7}
    9b38:	4770      	bx	lr
    9b3a:	bf00      	nop

00009b3c <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9b3c:	b480      	push	{r7}
    9b3e:	b085      	sub	sp, #20
    9b40:	af00      	add	r7, sp, #0
    9b42:	4603      	mov	r3, r0
    9b44:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9b46:	79fb      	ldrb	r3, [r7, #7]
    9b48:	2b09      	cmp	r3, #9
    9b4a:	d900      	bls.n	9b4e <ACE_disable_comp_fall_irq+0x12>
    9b4c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9b4e:	f240 0300 	movw	r3, #0
    9b52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b56:	f240 0200 	movw	r2, #0
    9b5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b5e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9b62:	f102 020c 	add.w	r2, r2, #12
    9b66:	6811      	ldr	r1, [r2, #0]
    9b68:	79fa      	ldrb	r2, [r7, #7]
    9b6a:	f04f 0001 	mov.w	r0, #1
    9b6e:	fa00 f202 	lsl.w	r2, r0, r2
    9b72:	ea6f 0202 	mvn.w	r2, r2
    9b76:	ea01 0202 	and.w	r2, r1, r2
    9b7a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b7e:	f103 030c 	add.w	r3, r3, #12
    9b82:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9b84:	f240 0300 	movw	r3, #0
    9b88:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b8c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9b90:	f103 030c 	add.w	r3, r3, #12
    9b94:	681b      	ldr	r3, [r3, #0]
    9b96:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9b98:	68fb      	ldr	r3, [r7, #12]
    9b9a:	f103 0301 	add.w	r3, r3, #1
    9b9e:	60fb      	str	r3, [r7, #12]
}
    9ba0:	f107 0714 	add.w	r7, r7, #20
    9ba4:	46bd      	mov	sp, r7
    9ba6:	bc80      	pop	{r7}
    9ba8:	4770      	bx	lr
    9baa:	bf00      	nop

00009bac <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9bac:	b480      	push	{r7}
    9bae:	b085      	sub	sp, #20
    9bb0:	af00      	add	r7, sp, #0
    9bb2:	4603      	mov	r3, r0
    9bb4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9bb6:	79fb      	ldrb	r3, [r7, #7]
    9bb8:	2b09      	cmp	r3, #9
    9bba:	d900      	bls.n	9bbe <ACE_clear_comp_fall_irq+0x12>
    9bbc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9bbe:	f240 0300 	movw	r3, #0
    9bc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bc6:	f240 0200 	movw	r2, #0
    9bca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9bce:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9bd2:	f102 0214 	add.w	r2, r2, #20
    9bd6:	6811      	ldr	r1, [r2, #0]
    9bd8:	79fa      	ldrb	r2, [r7, #7]
    9bda:	f04f 0001 	mov.w	r0, #1
    9bde:	fa00 f202 	lsl.w	r2, r0, r2
    9be2:	ea41 0202 	orr.w	r2, r1, r2
    9be6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9bea:	f103 0314 	add.w	r3, r3, #20
    9bee:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9bf0:	f240 0300 	movw	r3, #0
    9bf4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bf8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9bfc:	f103 0314 	add.w	r3, r3, #20
    9c00:	681b      	ldr	r3, [r3, #0]
    9c02:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9c04:	68fb      	ldr	r3, [r7, #12]
    9c06:	f103 0301 	add.w	r3, r3, #1
    9c0a:	60fb      	str	r3, [r7, #12]
}
    9c0c:	f107 0714 	add.w	r7, r7, #20
    9c10:	46bd      	mov	sp, r7
    9c12:	bc80      	pop	{r7}
    9c14:	4770      	bx	lr
    9c16:	bf00      	nop

00009c18 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9c18:	b480      	push	{r7}
    9c1a:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9c1c:	f240 0300 	movw	r3, #0
    9c20:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c24:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c28:	f103 0310 	add.w	r3, r3, #16
    9c2c:	681b      	ldr	r3, [r3, #0]
}
    9c2e:	4618      	mov	r0, r3
    9c30:	46bd      	mov	sp, r7
    9c32:	bc80      	pop	{r7}
    9c34:	4770      	bx	lr
    9c36:	bf00      	nop

00009c38 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    9c38:	b480      	push	{r7}
    9c3a:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    9c3c:	f04f 0303 	mov.w	r3, #3
}
    9c40:	4618      	mov	r0, r3
    9c42:	46bd      	mov	sp, r7
    9c44:	bc80      	pop	{r7}
    9c46:	4770      	bx	lr

00009c48 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    9c48:	b480      	push	{r7}
    9c4a:	b083      	sub	sp, #12
    9c4c:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    9c4e:	f04f 0300 	mov.w	r3, #0
    9c52:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    9c54:	79fb      	ldrb	r3, [r7, #7]
}
    9c56:	4618      	mov	r0, r3
    9c58:	f107 070c 	add.w	r7, r7, #12
    9c5c:	46bd      	mov	sp, r7
    9c5e:	bc80      	pop	{r7}
    9c60:	4770      	bx	lr
    9c62:	bf00      	nop

00009c64 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    9c64:	b480      	push	{r7}
    9c66:	b083      	sub	sp, #12
    9c68:	af00      	add	r7, sp, #0
    9c6a:	4603      	mov	r3, r0
    9c6c:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    9c6e:	79fb      	ldrb	r3, [r7, #7]
    9c70:	f103 0301 	add.w	r3, r3, #1
    9c74:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    9c76:	79fb      	ldrb	r3, [r7, #7]
    9c78:	2b02      	cmp	r3, #2
    9c7a:	d902      	bls.n	9c82 <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    9c7c:	f04f 0300 	mov.w	r3, #0
    9c80:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    9c82:	79fb      	ldrb	r3, [r7, #7]
}
    9c84:	4618      	mov	r0, r3
    9c86:	f107 070c 	add.w	r7, r7, #12
    9c8a:	46bd      	mov	sp, r7
    9c8c:	bc80      	pop	{r7}
    9c8e:	4770      	bx	lr

00009c90 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    9c90:	b580      	push	{r7, lr}
    9c92:	b084      	sub	sp, #16
    9c94:	af00      	add	r7, sp, #0
    9c96:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9c98:	f04f 0303 	mov.w	r3, #3
    9c9c:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9c9e:	f04f 0300 	mov.w	r3, #0
    9ca2:	813b      	strh	r3, [r7, #8]
    9ca4:	e025      	b.n	9cf2 <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    9ca6:	893a      	ldrh	r2, [r7, #8]
    9ca8:	f240 0358 	movw	r3, #88	; 0x58
    9cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9cb0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9cb4:	4413      	add	r3, r2
    9cb6:	681b      	ldr	r3, [r3, #0]
    9cb8:	2b00      	cmp	r3, #0
    9cba:	d016      	beq.n	9cea <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    9cbc:	893a      	ldrh	r2, [r7, #8]
    9cbe:	f240 0358 	movw	r3, #88	; 0x58
    9cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9cc6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9cca:	4413      	add	r3, r2
    9ccc:	681b      	ldr	r3, [r3, #0]
    9cce:	6878      	ldr	r0, [r7, #4]
    9cd0:	4619      	mov	r1, r3
    9cd2:	f04f 0214 	mov.w	r2, #20
    9cd6:	f00a fea3 	bl	14a20 <strncmp>
    9cda:	4603      	mov	r3, r0
    9cdc:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    9cde:	68fb      	ldr	r3, [r7, #12]
    9ce0:	2b00      	cmp	r3, #0
    9ce2:	d102      	bne.n	9cea <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    9ce4:	893b      	ldrh	r3, [r7, #8]
    9ce6:	72fb      	strb	r3, [r7, #11]
                break;
    9ce8:	e006      	b.n	9cf8 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9cea:	893b      	ldrh	r3, [r7, #8]
    9cec:	f103 0301 	add.w	r3, r3, #1
    9cf0:	813b      	strh	r3, [r7, #8]
    9cf2:	893b      	ldrh	r3, [r7, #8]
    9cf4:	2b02      	cmp	r3, #2
    9cf6:	d9d6      	bls.n	9ca6 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    9cf8:	7afb      	ldrb	r3, [r7, #11]
}
    9cfa:	4618      	mov	r0, r3
    9cfc:	f107 0710 	add.w	r7, r7, #16
    9d00:	46bd      	mov	sp, r7
    9d02:	bd80      	pop	{r7, pc}

00009d04 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    9d04:	b480      	push	{r7}
    9d06:	b085      	sub	sp, #20
    9d08:	af00      	add	r7, sp, #0
    9d0a:	4603      	mov	r3, r0
    9d0c:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9d0e:	f04f 0303 	mov.w	r3, #3
    9d12:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9d14:	f04f 0300 	mov.w	r3, #0
    9d18:	81bb      	strh	r3, [r7, #12]
    9d1a:	e012      	b.n	9d42 <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    9d1c:	89ba      	ldrh	r2, [r7, #12]
    9d1e:	f240 0358 	movw	r3, #88	; 0x58
    9d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d26:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9d2a:	4413      	add	r3, r2
    9d2c:	791b      	ldrb	r3, [r3, #4]
    9d2e:	79fa      	ldrb	r2, [r7, #7]
    9d30:	429a      	cmp	r2, r3
    9d32:	d102      	bne.n	9d3a <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    9d34:	89bb      	ldrh	r3, [r7, #12]
    9d36:	73fb      	strb	r3, [r7, #15]
            break;
    9d38:	e006      	b.n	9d48 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9d3a:	89bb      	ldrh	r3, [r7, #12]
    9d3c:	f103 0301 	add.w	r3, r3, #1
    9d40:	81bb      	strh	r3, [r7, #12]
    9d42:	89bb      	ldrh	r3, [r7, #12]
    9d44:	2b02      	cmp	r3, #2
    9d46:	d9e9      	bls.n	9d1c <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    9d48:	7bfb      	ldrb	r3, [r7, #15]
}
    9d4a:	4618      	mov	r0, r3
    9d4c:	f107 0714 	add.w	r7, r7, #20
    9d50:	46bd      	mov	sp, r7
    9d52:	bc80      	pop	{r7}
    9d54:	4770      	bx	lr
    9d56:	bf00      	nop

00009d58 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    9d58:	b480      	push	{r7}
    9d5a:	b085      	sub	sp, #20
    9d5c:	af00      	add	r7, sp, #0
    9d5e:	4603      	mov	r3, r0
    9d60:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    9d62:	79fa      	ldrb	r2, [r7, #7]
    9d64:	f240 0358 	movw	r3, #88	; 0x58
    9d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d6c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9d70:	4413      	add	r3, r2
    9d72:	88db      	ldrh	r3, [r3, #6]
    9d74:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    9d76:	f240 0300 	movw	r3, #0
    9d7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9d7e:	89fa      	ldrh	r2, [r7, #14]
    9d80:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    9d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9d88:	ea4f 4313 	mov.w	r3, r3, lsr #16
    9d8c:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    9d8e:	89bb      	ldrh	r3, [r7, #12]
    9d90:	b21b      	sxth	r3, r3
    9d92:	2b00      	cmp	r3, #0
    9d94:	da02      	bge.n	9d9c <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    9d96:	f04f 0300 	mov.w	r3, #0
    9d9a:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    9d9c:	89bb      	ldrh	r3, [r7, #12]
}
    9d9e:	4618      	mov	r0, r3
    9da0:	f107 0714 	add.w	r7, r7, #20
    9da4:	46bd      	mov	sp, r7
    9da6:	bc80      	pop	{r7}
    9da8:	4770      	bx	lr
    9daa:	bf00      	nop

00009dac <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    9dac:	4668      	mov	r0, sp
    9dae:	f020 0107 	bic.w	r1, r0, #7
    9db2:	468d      	mov	sp, r1
    9db4:	b481      	push	{r0, r7}
    9db6:	b082      	sub	sp, #8
    9db8:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    9dba:	f242 0300 	movw	r3, #8192	; 0x2000
    9dbe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9dc2:	f242 0200 	movw	r2, #8192	; 0x2000
    9dc6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9dca:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9dcc:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    9dd0:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    9dd2:	f242 0300 	movw	r3, #8192	; 0x2000
    9dd6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9dda:	f242 0200 	movw	r2, #8192	; 0x2000
    9dde:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9de2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    9de4:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    9de8:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    9dec:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    9dee:	f242 0300 	movw	r3, #8192	; 0x2000
    9df2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9df6:	f242 0200 	movw	r2, #8192	; 0x2000
    9dfa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9dfe:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9e00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    9e04:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    9e08:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    9e0a:	f04f 0364 	mov.w	r3, #100	; 0x64
    9e0e:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    9e10:	f242 0300 	movw	r3, #8192	; 0x2000
    9e14:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    9e1a:	f003 0303 	and.w	r3, r3, #3
    9e1e:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    9e20:	687b      	ldr	r3, [r7, #4]
    9e22:	2b03      	cmp	r3, #3
    9e24:	d104      	bne.n	9e30 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    9e26:	683b      	ldr	r3, [r7, #0]
    9e28:	f103 33ff 	add.w	r3, r3, #4294967295
    9e2c:	603b      	str	r3, [r7, #0]
    9e2e:	e002      	b.n	9e36 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    9e30:	f04f 0364 	mov.w	r3, #100	; 0x64
    9e34:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    9e36:	683b      	ldr	r3, [r7, #0]
    9e38:	2b00      	cmp	r3, #0
    9e3a:	d1e9      	bne.n	9e10 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    9e3c:	f64e 5300 	movw	r3, #60672	; 0xed00
    9e40:	f2ce 0300 	movt	r3, #57344	; 0xe000
    9e44:	f240 0204 	movw	r2, #4
    9e48:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    9e4c:	60da      	str	r2, [r3, #12]
}
    9e4e:	f107 0708 	add.w	r7, r7, #8
    9e52:	46bd      	mov	sp, r7
    9e54:	bc81      	pop	{r0, r7}
    9e56:	4685      	mov	sp, r0
    9e58:	4770      	bx	lr
    9e5a:	bf00      	nop

00009e5c <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    9e5c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    9e60:	f3ef 8409 	mrs	r4, PSP
    9e64:	4620      	mov	r0, r4
    9e66:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9e68:	4623      	mov	r3, r4
}
    9e6a:	4618      	mov	r0, r3

00009e6c <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    9e6c:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    9e6e:	f383 8809 	msr	PSP, r3
    9e72:	4770      	bx	lr

00009e74 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    9e74:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    9e78:	f3ef 8408 	mrs	r4, MSP
    9e7c:	4620      	mov	r0, r4
    9e7e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    9e80:	4623      	mov	r3, r4
}
    9e82:	4618      	mov	r0, r3

00009e84 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    9e84:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    9e86:	f383 8808 	msr	MSP, r3
    9e8a:	4770      	bx	lr

00009e8c <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    9e8c:	b480      	push	{r7}
    9e8e:	b083      	sub	sp, #12
    9e90:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9e92:	f04f 0300 	mov.w	r3, #0
    9e96:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    9e98:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    9e9c:	607b      	str	r3, [r7, #4]
  return(result);
    9e9e:	687b      	ldr	r3, [r7, #4]
}
    9ea0:	4618      	mov	r0, r3
    9ea2:	f107 070c 	add.w	r7, r7, #12
    9ea6:	46bd      	mov	sp, r7
    9ea8:	bc80      	pop	{r7}
    9eaa:	4770      	bx	lr

00009eac <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    9eac:	b480      	push	{r7}
    9eae:	b083      	sub	sp, #12
    9eb0:	af00      	add	r7, sp, #0
    9eb2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    9eb4:	687b      	ldr	r3, [r7, #4]
    9eb6:	f383 8811 	msr	BASEPRI, r3
}
    9eba:	f107 070c 	add.w	r7, r7, #12
    9ebe:	46bd      	mov	sp, r7
    9ec0:	bc80      	pop	{r7}
    9ec2:	4770      	bx	lr

00009ec4 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    9ec4:	b480      	push	{r7}
    9ec6:	b083      	sub	sp, #12
    9ec8:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9eca:	f04f 0300 	mov.w	r3, #0
    9ece:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9ed0:	f3ef 8310 	mrs	r3, PRIMASK
    9ed4:	607b      	str	r3, [r7, #4]
  return(result);
    9ed6:	687b      	ldr	r3, [r7, #4]
}
    9ed8:	4618      	mov	r0, r3
    9eda:	f107 070c 	add.w	r7, r7, #12
    9ede:	46bd      	mov	sp, r7
    9ee0:	bc80      	pop	{r7}
    9ee2:	4770      	bx	lr

00009ee4 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    9ee4:	b480      	push	{r7}
    9ee6:	b083      	sub	sp, #12
    9ee8:	af00      	add	r7, sp, #0
    9eea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    9eec:	687b      	ldr	r3, [r7, #4]
    9eee:	f383 8810 	msr	PRIMASK, r3
}
    9ef2:	f107 070c 	add.w	r7, r7, #12
    9ef6:	46bd      	mov	sp, r7
    9ef8:	bc80      	pop	{r7}
    9efa:	4770      	bx	lr

00009efc <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    9efc:	b480      	push	{r7}
    9efe:	b083      	sub	sp, #12
    9f00:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9f02:	f04f 0300 	mov.w	r3, #0
    9f06:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    9f08:	f3ef 8313 	mrs	r3, FAULTMASK
    9f0c:	607b      	str	r3, [r7, #4]
  return(result);
    9f0e:	687b      	ldr	r3, [r7, #4]
}
    9f10:	4618      	mov	r0, r3
    9f12:	f107 070c 	add.w	r7, r7, #12
    9f16:	46bd      	mov	sp, r7
    9f18:	bc80      	pop	{r7}
    9f1a:	4770      	bx	lr

00009f1c <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    9f1c:	b480      	push	{r7}
    9f1e:	b083      	sub	sp, #12
    9f20:	af00      	add	r7, sp, #0
    9f22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    9f24:	687b      	ldr	r3, [r7, #4]
    9f26:	f383 8813 	msr	FAULTMASK, r3
}
    9f2a:	f107 070c 	add.w	r7, r7, #12
    9f2e:	46bd      	mov	sp, r7
    9f30:	bc80      	pop	{r7}
    9f32:	4770      	bx	lr

00009f34 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    9f34:	b480      	push	{r7}
    9f36:	b083      	sub	sp, #12
    9f38:	af00      	add	r7, sp, #0
  uint32_t result=0;
    9f3a:	f04f 0300 	mov.w	r3, #0
    9f3e:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    9f40:	f3ef 8314 	mrs	r3, CONTROL
    9f44:	607b      	str	r3, [r7, #4]
  return(result);
    9f46:	687b      	ldr	r3, [r7, #4]
}
    9f48:	4618      	mov	r0, r3
    9f4a:	f107 070c 	add.w	r7, r7, #12
    9f4e:	46bd      	mov	sp, r7
    9f50:	bc80      	pop	{r7}
    9f52:	4770      	bx	lr

00009f54 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    9f54:	b480      	push	{r7}
    9f56:	b083      	sub	sp, #12
    9f58:	af00      	add	r7, sp, #0
    9f5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    9f5c:	687b      	ldr	r3, [r7, #4]
    9f5e:	f383 8814 	msr	CONTROL, r3
}
    9f62:	f107 070c 	add.w	r7, r7, #12
    9f66:	46bd      	mov	sp, r7
    9f68:	bc80      	pop	{r7}
    9f6a:	4770      	bx	lr

00009f6c <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    9f6c:	b480      	push	{r7}
    9f6e:	b085      	sub	sp, #20
    9f70:	af00      	add	r7, sp, #0
    9f72:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9f74:	f04f 0300 	mov.w	r3, #0
    9f78:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    9f7a:	687b      	ldr	r3, [r7, #4]
    9f7c:	ba1b      	rev	r3, r3
    9f7e:	60fb      	str	r3, [r7, #12]
  return(result);
    9f80:	68fb      	ldr	r3, [r7, #12]
}
    9f82:	4618      	mov	r0, r3
    9f84:	f107 0714 	add.w	r7, r7, #20
    9f88:	46bd      	mov	sp, r7
    9f8a:	bc80      	pop	{r7}
    9f8c:	4770      	bx	lr
    9f8e:	bf00      	nop

00009f90 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    9f90:	b480      	push	{r7}
    9f92:	b085      	sub	sp, #20
    9f94:	af00      	add	r7, sp, #0
    9f96:	4603      	mov	r3, r0
    9f98:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9f9a:	f04f 0300 	mov.w	r3, #0
    9f9e:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    9fa0:	88fb      	ldrh	r3, [r7, #6]
    9fa2:	ba5b      	rev16	r3, r3
    9fa4:	60fb      	str	r3, [r7, #12]
  return(result);
    9fa6:	68fb      	ldr	r3, [r7, #12]
}
    9fa8:	4618      	mov	r0, r3
    9faa:	f107 0714 	add.w	r7, r7, #20
    9fae:	46bd      	mov	sp, r7
    9fb0:	bc80      	pop	{r7}
    9fb2:	4770      	bx	lr

00009fb4 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    9fb4:	b480      	push	{r7}
    9fb6:	b085      	sub	sp, #20
    9fb8:	af00      	add	r7, sp, #0
    9fba:	4603      	mov	r3, r0
    9fbc:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    9fbe:	f04f 0300 	mov.w	r3, #0
    9fc2:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    9fc4:	88fb      	ldrh	r3, [r7, #6]
    9fc6:	badb      	revsh	r3, r3
    9fc8:	60fb      	str	r3, [r7, #12]
  return(result);
    9fca:	68fb      	ldr	r3, [r7, #12]
}
    9fcc:	4618      	mov	r0, r3
    9fce:	f107 0714 	add.w	r7, r7, #20
    9fd2:	46bd      	mov	sp, r7
    9fd4:	bc80      	pop	{r7}
    9fd6:	4770      	bx	lr

00009fd8 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    9fd8:	b480      	push	{r7}
    9fda:	b085      	sub	sp, #20
    9fdc:	af00      	add	r7, sp, #0
    9fde:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    9fe0:	f04f 0300 	mov.w	r3, #0
    9fe4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    9fe6:	687b      	ldr	r3, [r7, #4]
    9fe8:	fa93 f3a3 	rbit	r3, r3
    9fec:	60fb      	str	r3, [r7, #12]
   return(result);
    9fee:	68fb      	ldr	r3, [r7, #12]
}
    9ff0:	4618      	mov	r0, r3
    9ff2:	f107 0714 	add.w	r7, r7, #20
    9ff6:	46bd      	mov	sp, r7
    9ff8:	bc80      	pop	{r7}
    9ffa:	4770      	bx	lr

00009ffc <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    9ffc:	b480      	push	{r7}
    9ffe:	b085      	sub	sp, #20
    a000:	af00      	add	r7, sp, #0
    a002:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    a004:	f04f 0300 	mov.w	r3, #0
    a008:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    a00a:	687b      	ldr	r3, [r7, #4]
    a00c:	e8d3 3f4f 	ldrexb	r3, [r3]
    a010:	73fb      	strb	r3, [r7, #15]
   return(result);
    a012:	7bfb      	ldrb	r3, [r7, #15]
}
    a014:	4618      	mov	r0, r3
    a016:	f107 0714 	add.w	r7, r7, #20
    a01a:	46bd      	mov	sp, r7
    a01c:	bc80      	pop	{r7}
    a01e:	4770      	bx	lr

0000a020 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    a020:	b480      	push	{r7}
    a022:	b085      	sub	sp, #20
    a024:	af00      	add	r7, sp, #0
    a026:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    a028:	f04f 0300 	mov.w	r3, #0
    a02c:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    a02e:	687b      	ldr	r3, [r7, #4]
    a030:	e8d3 3f5f 	ldrexh	r3, [r3]
    a034:	81fb      	strh	r3, [r7, #14]
   return(result);
    a036:	89fb      	ldrh	r3, [r7, #14]
}
    a038:	4618      	mov	r0, r3
    a03a:	f107 0714 	add.w	r7, r7, #20
    a03e:	46bd      	mov	sp, r7
    a040:	bc80      	pop	{r7}
    a042:	4770      	bx	lr

0000a044 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    a044:	b480      	push	{r7}
    a046:	b085      	sub	sp, #20
    a048:	af00      	add	r7, sp, #0
    a04a:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    a04c:	f04f 0300 	mov.w	r3, #0
    a050:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    a052:	687b      	ldr	r3, [r7, #4]
    a054:	e853 3f00 	ldrex	r3, [r3]
    a058:	60fb      	str	r3, [r7, #12]
   return(result);
    a05a:	68fb      	ldr	r3, [r7, #12]
}
    a05c:	4618      	mov	r0, r3
    a05e:	f107 0714 	add.w	r7, r7, #20
    a062:	46bd      	mov	sp, r7
    a064:	bc80      	pop	{r7}
    a066:	4770      	bx	lr

0000a068 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    a068:	b480      	push	{r7}
    a06a:	b085      	sub	sp, #20
    a06c:	af00      	add	r7, sp, #0
    a06e:	4603      	mov	r3, r0
    a070:	6039      	str	r1, [r7, #0]
    a072:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    a074:	f04f 0300 	mov.w	r3, #0
    a078:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a07a:	683b      	ldr	r3, [r7, #0]
    a07c:	79fa      	ldrb	r2, [r7, #7]
    a07e:	e8c3 2f41 	strexb	r1, r2, [r3]
    a082:	460b      	mov	r3, r1
    a084:	60fb      	str	r3, [r7, #12]
   return(result);
    a086:	68fb      	ldr	r3, [r7, #12]
}
    a088:	4618      	mov	r0, r3
    a08a:	f107 0714 	add.w	r7, r7, #20
    a08e:	46bd      	mov	sp, r7
    a090:	bc80      	pop	{r7}
    a092:	4770      	bx	lr

0000a094 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    a094:	b480      	push	{r7}
    a096:	b085      	sub	sp, #20
    a098:	af00      	add	r7, sp, #0
    a09a:	4603      	mov	r3, r0
    a09c:	6039      	str	r1, [r7, #0]
    a09e:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    a0a0:	f04f 0300 	mov.w	r3, #0
    a0a4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a0a6:	683b      	ldr	r3, [r7, #0]
    a0a8:	88fa      	ldrh	r2, [r7, #6]
    a0aa:	e8c3 2f51 	strexh	r1, r2, [r3]
    a0ae:	460b      	mov	r3, r1
    a0b0:	60fb      	str	r3, [r7, #12]
   return(result);
    a0b2:	68fb      	ldr	r3, [r7, #12]
}
    a0b4:	4618      	mov	r0, r3
    a0b6:	f107 0714 	add.w	r7, r7, #20
    a0ba:	46bd      	mov	sp, r7
    a0bc:	bc80      	pop	{r7}
    a0be:	4770      	bx	lr

0000a0c0 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    a0c0:	b480      	push	{r7}
    a0c2:	b085      	sub	sp, #20
    a0c4:	af00      	add	r7, sp, #0
    a0c6:	6078      	str	r0, [r7, #4]
    a0c8:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    a0ca:	f04f 0300 	mov.w	r3, #0
    a0ce:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    a0d0:	683b      	ldr	r3, [r7, #0]
    a0d2:	687a      	ldr	r2, [r7, #4]
    a0d4:	e843 2300 	strex	r3, r2, [r3]
    a0d8:	60fb      	str	r3, [r7, #12]
   return(result);
    a0da:	68fb      	ldr	r3, [r7, #12]
}
    a0dc:	4618      	mov	r0, r3
    a0de:	f107 0714 	add.w	r7, r7, #20
    a0e2:	46bd      	mov	sp, r7
    a0e4:	bc80      	pop	{r7}
    a0e6:	4770      	bx	lr

0000a0e8 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    a0e8:	b480      	push	{r7}
    a0ea:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    a0ec:	46bd      	mov	sp, r7
    a0ee:	bc80      	pop	{r7}
    a0f0:	4770      	bx	lr
    a0f2:	bf00      	nop

0000a0f4 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    a0f4:	b580      	push	{r7, lr}
    a0f6:	b08a      	sub	sp, #40	; 0x28
    a0f8:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    a0fa:	f24b 53a4 	movw	r3, #46500	; 0xb5a4
    a0fe:	f2c0 0301 	movt	r3, #1
    a102:	46bc      	mov	ip, r7
    a104:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    a106:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    a10a:	f242 0300 	movw	r3, #8192	; 0x2000
    a10e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a112:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a114:	ea4f 0393 	mov.w	r3, r3, lsr #2
    a118:	f003 0303 	and.w	r3, r3, #3
    a11c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a120:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a124:	4413      	add	r3, r2
    a126:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a12a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    a12c:	f242 0300 	movw	r3, #8192	; 0x2000
    a130:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a134:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a136:	ea4f 1313 	mov.w	r3, r3, lsr #4
    a13a:	f003 0303 	and.w	r3, r3, #3
    a13e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a142:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a146:	4413      	add	r3, r2
    a148:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a14c:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    a14e:	f242 0300 	movw	r3, #8192	; 0x2000
    a152:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a158:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a15c:	f003 0303 	and.w	r3, r3, #3
    a160:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a164:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a168:	4413      	add	r3, r2
    a16a:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a16e:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    a170:	f242 0300 	movw	r3, #8192	; 0x2000
    a174:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a17a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    a17e:	f003 031f 	and.w	r3, r3, #31
    a182:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a184:	f242 0300 	movw	r3, #8192	; 0x2000
    a188:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a18c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a18e:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a192:	f003 0301 	and.w	r3, r3, #1
    a196:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a198:	6a3b      	ldr	r3, [r7, #32]
    a19a:	f103 0301 	add.w	r3, r3, #1
    a19e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a1a2:	2b00      	cmp	r3, #0
    a1a4:	d003      	beq.n	a1ae <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a1a6:	69fb      	ldr	r3, [r7, #28]
    a1a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a1ac:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a1ae:	f000 f849 	bl	a244 <GetSystemClock>
    a1b2:	4602      	mov	r2, r0
    a1b4:	f240 03b4 	movw	r3, #180	; 0xb4
    a1b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1bc:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a1be:	f240 03b4 	movw	r3, #180	; 0xb4
    a1c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1c6:	681a      	ldr	r2, [r3, #0]
    a1c8:	693b      	ldr	r3, [r7, #16]
    a1ca:	fbb2 f2f3 	udiv	r2, r2, r3
    a1ce:	f240 03b8 	movw	r3, #184	; 0xb8
    a1d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1d6:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a1d8:	f240 03b4 	movw	r3, #180	; 0xb4
    a1dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1e0:	681a      	ldr	r2, [r3, #0]
    a1e2:	697b      	ldr	r3, [r7, #20]
    a1e4:	fbb2 f2f3 	udiv	r2, r2, r3
    a1e8:	f240 03bc 	movw	r3, #188	; 0xbc
    a1ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1f0:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a1f2:	f240 03b4 	movw	r3, #180	; 0xb4
    a1f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a1fa:	681a      	ldr	r2, [r3, #0]
    a1fc:	69bb      	ldr	r3, [r7, #24]
    a1fe:	fbb2 f2f3 	udiv	r2, r2, r3
    a202:	f240 03c0 	movw	r3, #192	; 0xc0
    a206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a20a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a20c:	f240 03b4 	movw	r3, #180	; 0xb4
    a210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a214:	681a      	ldr	r2, [r3, #0]
    a216:	69fb      	ldr	r3, [r7, #28]
    a218:	fbb2 f2f3 	udiv	r2, r2, r3
    a21c:	f240 03c4 	movw	r3, #196	; 0xc4
    a220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a224:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a226:	f240 03b4 	movw	r3, #180	; 0xb4
    a22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a22e:	681a      	ldr	r2, [r3, #0]
    a230:	f240 03b0 	movw	r3, #176	; 0xb0
    a234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a238:	601a      	str	r2, [r3, #0]
}
    a23a:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a23e:	46bd      	mov	sp, r7
    a240:	bd80      	pop	{r7, pc}
    a242:	bf00      	nop

0000a244 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a244:	b480      	push	{r7}
    a246:	b08b      	sub	sp, #44	; 0x2c
    a248:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a24a:	f04f 0300 	mov.w	r3, #0
    a24e:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a250:	f640 031c 	movw	r3, #2076	; 0x81c
    a254:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a258:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a25a:	f240 2330 	movw	r3, #560	; 0x230
    a25e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a262:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a264:	68fb      	ldr	r3, [r7, #12]
    a266:	681b      	ldr	r3, [r3, #0]
    a268:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a26c:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a26e:	693a      	ldr	r2, [r7, #16]
    a270:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a274:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a278:	429a      	cmp	r2, r3
    a27a:	d108      	bne.n	a28e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a27c:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a280:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a284:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a286:	697b      	ldr	r3, [r7, #20]
    a288:	681b      	ldr	r3, [r3, #0]
    a28a:	607b      	str	r3, [r7, #4]
    a28c:	e03d      	b.n	a30a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a28e:	68bb      	ldr	r3, [r7, #8]
    a290:	681a      	ldr	r2, [r3, #0]
    a292:	f244 3341 	movw	r3, #17217	; 0x4341
    a296:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a29a:	429a      	cmp	r2, r3
    a29c:	d135      	bne.n	a30a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a29e:	f640 0340 	movw	r3, #2112	; 0x840
    a2a2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a2a6:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a2a8:	69bb      	ldr	r3, [r7, #24]
    a2aa:	681b      	ldr	r3, [r3, #0]
    a2ac:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a2ae:	69fb      	ldr	r3, [r7, #28]
    a2b0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a2b4:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a2b6:	69fa      	ldr	r2, [r7, #28]
    a2b8:	f240 3300 	movw	r3, #768	; 0x300
    a2bc:	f2c0 0301 	movt	r3, #1
    a2c0:	429a      	cmp	r2, r3
    a2c2:	d922      	bls.n	a30a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a2c4:	69fa      	ldr	r2, [r7, #28]
    a2c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a2ca:	f2c0 0301 	movt	r3, #1
    a2ce:	429a      	cmp	r2, r3
    a2d0:	d808      	bhi.n	a2e4 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a2d2:	f241 632c 	movw	r3, #5676	; 0x162c
    a2d6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a2da:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a2dc:	6a3b      	ldr	r3, [r7, #32]
    a2de:	681b      	ldr	r3, [r3, #0]
    a2e0:	607b      	str	r3, [r7, #4]
    a2e2:	e012      	b.n	a30a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a2e4:	69fa      	ldr	r2, [r7, #28]
    a2e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a2ea:	f2c0 0302 	movt	r3, #2
    a2ee:	429a      	cmp	r2, r3
    a2f0:	d808      	bhi.n	a304 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a2f2:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a2f6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a2fa:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a2fe:	681b      	ldr	r3, [r3, #0]
    a300:	607b      	str	r3, [r7, #4]
    a302:	e002      	b.n	a30a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a304:	f04f 0300 	mov.w	r3, #0
    a308:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a30a:	687b      	ldr	r3, [r7, #4]
    a30c:	2b00      	cmp	r3, #0
    a30e:	d105      	bne.n	a31c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a310:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a312:	f647 0340 	movw	r3, #30784	; 0x7840
    a316:	f2c0 137d 	movt	r3, #381	; 0x17d
    a31a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a31c:	687b      	ldr	r3, [r7, #4]
}
    a31e:	4618      	mov	r0, r3
    a320:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a324:	46bd      	mov	sp, r7
    a326:	bc80      	pop	{r7}
    a328:	4770      	bx	lr
    a32a:	bf00      	nop

0000a32c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a32c:	b480      	push	{r7}
    a32e:	b083      	sub	sp, #12
    a330:	af00      	add	r7, sp, #0
    a332:	6078      	str	r0, [r7, #4]
    return -1;
    a334:	f04f 33ff 	mov.w	r3, #4294967295
}
    a338:	4618      	mov	r0, r3
    a33a:	f107 070c 	add.w	r7, r7, #12
    a33e:	46bd      	mov	sp, r7
    a340:	bc80      	pop	{r7}
    a342:	4770      	bx	lr

0000a344 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a344:	b580      	push	{r7, lr}
    a346:	b084      	sub	sp, #16
    a348:	af00      	add	r7, sp, #0
    a34a:	60f8      	str	r0, [r7, #12]
    a34c:	60b9      	str	r1, [r7, #8]
    a34e:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a350:	f00a f8aa 	bl	144a8 <__errno>
    a354:	4603      	mov	r3, r0
    a356:	f04f 020c 	mov.w	r2, #12
    a35a:	601a      	str	r2, [r3, #0]
    return -1;
    a35c:	f04f 33ff 	mov.w	r3, #4294967295
}
    a360:	4618      	mov	r0, r3
    a362:	f107 0710 	add.w	r7, r7, #16
    a366:	46bd      	mov	sp, r7
    a368:	bd80      	pop	{r7, pc}
    a36a:	bf00      	nop

0000a36c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a36c:	b480      	push	{r7}
    a36e:	b083      	sub	sp, #12
    a370:	af00      	add	r7, sp, #0
    a372:	6078      	str	r0, [r7, #4]
    a374:	e7fe      	b.n	a374 <_exit+0x8>
    a376:	bf00      	nop

0000a378 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a378:	b580      	push	{r7, lr}
    a37a:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a37c:	f00a f894 	bl	144a8 <__errno>
    a380:	4603      	mov	r3, r0
    a382:	f04f 020b 	mov.w	r2, #11
    a386:	601a      	str	r2, [r3, #0]
    return -1;
    a388:	f04f 33ff 	mov.w	r3, #4294967295
}
    a38c:	4618      	mov	r0, r3
    a38e:	bd80      	pop	{r7, pc}

0000a390 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a390:	b480      	push	{r7}
    a392:	b083      	sub	sp, #12
    a394:	af00      	add	r7, sp, #0
    a396:	6078      	str	r0, [r7, #4]
    a398:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a39a:	683b      	ldr	r3, [r7, #0]
    a39c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a3a0:	605a      	str	r2, [r3, #4]
    return 0;
    a3a2:	f04f 0300 	mov.w	r3, #0
}
    a3a6:	4618      	mov	r0, r3
    a3a8:	f107 070c 	add.w	r7, r7, #12
    a3ac:	46bd      	mov	sp, r7
    a3ae:	bc80      	pop	{r7}
    a3b0:	4770      	bx	lr
    a3b2:	bf00      	nop

0000a3b4 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a3b4:	b480      	push	{r7}
    a3b6:	af00      	add	r7, sp, #0
    return 1;
    a3b8:	f04f 0301 	mov.w	r3, #1
}
    a3bc:	4618      	mov	r0, r3
    a3be:	46bd      	mov	sp, r7
    a3c0:	bc80      	pop	{r7}
    a3c2:	4770      	bx	lr

0000a3c4 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a3c4:	b480      	push	{r7}
    a3c6:	b083      	sub	sp, #12
    a3c8:	af00      	add	r7, sp, #0
    a3ca:	6078      	str	r0, [r7, #4]
    return 1;
    a3cc:	f04f 0301 	mov.w	r3, #1
}
    a3d0:	4618      	mov	r0, r3
    a3d2:	f107 070c 	add.w	r7, r7, #12
    a3d6:	46bd      	mov	sp, r7
    a3d8:	bc80      	pop	{r7}
    a3da:	4770      	bx	lr

0000a3dc <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a3dc:	b580      	push	{r7, lr}
    a3de:	b082      	sub	sp, #8
    a3e0:	af00      	add	r7, sp, #0
    a3e2:	6078      	str	r0, [r7, #4]
    a3e4:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a3e6:	f00a f85f 	bl	144a8 <__errno>
    a3ea:	4603      	mov	r3, r0
    a3ec:	f04f 0216 	mov.w	r2, #22
    a3f0:	601a      	str	r2, [r3, #0]
    return -1;
    a3f2:	f04f 33ff 	mov.w	r3, #4294967295
}
    a3f6:	4618      	mov	r0, r3
    a3f8:	f107 0708 	add.w	r7, r7, #8
    a3fc:	46bd      	mov	sp, r7
    a3fe:	bd80      	pop	{r7, pc}

0000a400 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a400:	b580      	push	{r7, lr}
    a402:	b082      	sub	sp, #8
    a404:	af00      	add	r7, sp, #0
    a406:	6078      	str	r0, [r7, #4]
    a408:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a40a:	f00a f84d 	bl	144a8 <__errno>
    a40e:	4603      	mov	r3, r0
    a410:	f04f 021f 	mov.w	r2, #31
    a414:	601a      	str	r2, [r3, #0]
    return -1;
    a416:	f04f 33ff 	mov.w	r3, #4294967295
}
    a41a:	4618      	mov	r0, r3
    a41c:	f107 0708 	add.w	r7, r7, #8
    a420:	46bd      	mov	sp, r7
    a422:	bd80      	pop	{r7, pc}

0000a424 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a424:	b480      	push	{r7}
    a426:	b085      	sub	sp, #20
    a428:	af00      	add	r7, sp, #0
    a42a:	60f8      	str	r0, [r7, #12]
    a42c:	60b9      	str	r1, [r7, #8]
    a42e:	607a      	str	r2, [r7, #4]
    return 0;
    a430:	f04f 0300 	mov.w	r3, #0
}
    a434:	4618      	mov	r0, r3
    a436:	f107 0714 	add.w	r7, r7, #20
    a43a:	46bd      	mov	sp, r7
    a43c:	bc80      	pop	{r7}
    a43e:	4770      	bx	lr

0000a440 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a440:	b480      	push	{r7}
    a442:	b085      	sub	sp, #20
    a444:	af00      	add	r7, sp, #0
    a446:	60f8      	str	r0, [r7, #12]
    a448:	60b9      	str	r1, [r7, #8]
    a44a:	607a      	str	r2, [r7, #4]
    return -1;
    a44c:	f04f 33ff 	mov.w	r3, #4294967295
}
    a450:	4618      	mov	r0, r3
    a452:	f107 0714 	add.w	r7, r7, #20
    a456:	46bd      	mov	sp, r7
    a458:	bc80      	pop	{r7}
    a45a:	4770      	bx	lr

0000a45c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a45c:	b480      	push	{r7}
    a45e:	b085      	sub	sp, #20
    a460:	af00      	add	r7, sp, #0
    a462:	60f8      	str	r0, [r7, #12]
    a464:	60b9      	str	r1, [r7, #8]
    a466:	607a      	str	r2, [r7, #4]
    return 0;
    a468:	f04f 0300 	mov.w	r3, #0
}
    a46c:	4618      	mov	r0, r3
    a46e:	f107 0714 	add.w	r7, r7, #20
    a472:	46bd      	mov	sp, r7
    a474:	bc80      	pop	{r7}
    a476:	4770      	bx	lr

0000a478 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a478:	b580      	push	{r7, lr}
    a47a:	b084      	sub	sp, #16
    a47c:	af00      	add	r7, sp, #0
    a47e:	60f8      	str	r0, [r7, #12]
    a480:	60b9      	str	r1, [r7, #8]
    a482:	607a      	str	r2, [r7, #4]
    a484:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a486:	f642 7360 	movw	r3, #12128	; 0x2f60
    a48a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a48e:	681b      	ldr	r3, [r3, #0]
    a490:	2b00      	cmp	r3, #0
    a492:	d110      	bne.n	a4b6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a494:	f64a 10d4 	movw	r0, #43476	; 0xa9d4
    a498:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a49c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a4a0:	f04f 0203 	mov.w	r2, #3
    a4a4:	f7f7 fbde 	bl	1c64 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a4a8:	f642 7360 	movw	r3, #12128	; 0x2f60
    a4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4b0:	f04f 0201 	mov.w	r2, #1
    a4b4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a4b6:	683b      	ldr	r3, [r7, #0]
    a4b8:	f64a 10d4 	movw	r0, #43476	; 0xa9d4
    a4bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a4c0:	6879      	ldr	r1, [r7, #4]
    a4c2:	461a      	mov	r2, r3
    a4c4:	f7f7 fcd0 	bl	1e68 <MSS_UART_polled_tx>
    
    return len;
    a4c8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a4ca:	4618      	mov	r0, r3
    a4cc:	f107 0710 	add.w	r7, r7, #16
    a4d0:	46bd      	mov	sp, r7
    a4d2:	bd80      	pop	{r7, pc}

0000a4d4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a4d4:	b580      	push	{r7, lr}
    a4d6:	b084      	sub	sp, #16
    a4d8:	af00      	add	r7, sp, #0
    a4da:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a4dc:	f642 7368 	movw	r3, #12136	; 0x2f68
    a4e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4e4:	681b      	ldr	r3, [r3, #0]
    a4e6:	2b00      	cmp	r3, #0
    a4e8:	d108      	bne.n	a4fc <_sbrk+0x28>
    {
      heap_end = &_end;
    a4ea:	f642 7368 	movw	r3, #12136	; 0x2f68
    a4ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a4f2:	f64c 42b0 	movw	r2, #52400	; 0xccb0
    a4f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a4fa:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a4fc:	f642 7368 	movw	r3, #12136	; 0x2f68
    a500:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a504:	681b      	ldr	r3, [r3, #0]
    a506:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a508:	f3ef 8308 	mrs	r3, MSP
    a50c:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a50e:	f642 7368 	movw	r3, #12136	; 0x2f68
    a512:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a516:	681a      	ldr	r2, [r3, #0]
    a518:	687b      	ldr	r3, [r7, #4]
    a51a:	441a      	add	r2, r3
    a51c:	68fb      	ldr	r3, [r7, #12]
    a51e:	429a      	cmp	r2, r3
    a520:	d90f      	bls.n	a542 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a522:	f04f 0000 	mov.w	r0, #0
    a526:	f04f 0101 	mov.w	r1, #1
    a52a:	f24b 52b4 	movw	r2, #46516	; 0xb5b4
    a52e:	f2c0 0201 	movt	r2, #1
    a532:	f04f 0319 	mov.w	r3, #25
    a536:	f7ff ff9f 	bl	a478 <_write_r>
      _exit (1);
    a53a:	f04f 0001 	mov.w	r0, #1
    a53e:	f7ff ff15 	bl	a36c <_exit>
    }
  
    heap_end += incr;
    a542:	f642 7368 	movw	r3, #12136	; 0x2f68
    a546:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a54a:	681a      	ldr	r2, [r3, #0]
    a54c:	687b      	ldr	r3, [r7, #4]
    a54e:	441a      	add	r2, r3
    a550:	f642 7368 	movw	r3, #12136	; 0x2f68
    a554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a558:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a55a:	68bb      	ldr	r3, [r7, #8]
}
    a55c:	4618      	mov	r0, r3
    a55e:	f107 0710 	add.w	r7, r7, #16
    a562:	46bd      	mov	sp, r7
    a564:	bd80      	pop	{r7, pc}
    a566:	bf00      	nop

0000a568 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a568:	b480      	push	{r7}
    a56a:	b083      	sub	sp, #12
    a56c:	af00      	add	r7, sp, #0
    a56e:	6078      	str	r0, [r7, #4]
    a570:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a572:	683b      	ldr	r3, [r7, #0]
    a574:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a578:	605a      	str	r2, [r3, #4]
    return 0;
    a57a:	f04f 0300 	mov.w	r3, #0
}
    a57e:	4618      	mov	r0, r3
    a580:	f107 070c 	add.w	r7, r7, #12
    a584:	46bd      	mov	sp, r7
    a586:	bc80      	pop	{r7}
    a588:	4770      	bx	lr
    a58a:	bf00      	nop

0000a58c <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a58c:	b480      	push	{r7}
    a58e:	b083      	sub	sp, #12
    a590:	af00      	add	r7, sp, #0
    a592:	6078      	str	r0, [r7, #4]
    return -1;
    a594:	f04f 33ff 	mov.w	r3, #4294967295
}
    a598:	4618      	mov	r0, r3
    a59a:	f107 070c 	add.w	r7, r7, #12
    a59e:	46bd      	mov	sp, r7
    a5a0:	bc80      	pop	{r7}
    a5a2:	4770      	bx	lr

0000a5a4 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a5a4:	b580      	push	{r7, lr}
    a5a6:	b082      	sub	sp, #8
    a5a8:	af00      	add	r7, sp, #0
    a5aa:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a5ac:	f009 ff7c 	bl	144a8 <__errno>
    a5b0:	4603      	mov	r3, r0
    a5b2:	f04f 0202 	mov.w	r2, #2
    a5b6:	601a      	str	r2, [r3, #0]
    return -1;
    a5b8:	f04f 33ff 	mov.w	r3, #4294967295
}
    a5bc:	4618      	mov	r0, r3
    a5be:	f107 0708 	add.w	r7, r7, #8
    a5c2:	46bd      	mov	sp, r7
    a5c4:	bd80      	pop	{r7, pc}
    a5c6:	bf00      	nop

0000a5c8 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a5c8:	b580      	push	{r7, lr}
    a5ca:	b082      	sub	sp, #8
    a5cc:	af00      	add	r7, sp, #0
    a5ce:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a5d0:	f009 ff6a 	bl	144a8 <__errno>
    a5d4:	4603      	mov	r3, r0
    a5d6:	f04f 020a 	mov.w	r2, #10
    a5da:	601a      	str	r2, [r3, #0]
    return -1;
    a5dc:	f04f 33ff 	mov.w	r3, #4294967295
}
    a5e0:	4618      	mov	r0, r3
    a5e2:	f107 0708 	add.w	r7, r7, #8
    a5e6:	46bd      	mov	sp, r7
    a5e8:	bd80      	pop	{r7, pc}
    a5ea:	bf00      	nop

0000a5ec <uart_string_print>:
//Only uart 0 will be used in this project

mss_uart_instance_t * const uart_instance = &g_mss_uart0;


void uart_string_print(uint8_t * uart_string){
    a5ec:	b580      	push	{r7, lr}
    a5ee:	b082      	sub	sp, #8
    a5f0:	af00      	add	r7, sp, #0
    a5f2:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(uart_instance, uart_string);
    a5f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
    a5f8:	f2c0 0301 	movt	r3, #1
    a5fc:	681b      	ldr	r3, [r3, #0]
    a5fe:	4618      	mov	r0, r3
    a600:	6879      	ldr	r1, [r7, #4]
    a602:	f7f7 fca3 	bl	1f4c <MSS_UART_polled_tx_string>
}
    a606:	f107 0708 	add.w	r7, r7, #8
    a60a:	46bd      	mov	sp, r7
    a60c:	bd80      	pop	{r7, pc}
    a60e:	bf00      	nop

0000a610 <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a610:	b480      	push	{r7}
    a612:	b085      	sub	sp, #20
    a614:	af00      	add	r7, sp, #0
    a616:	60f8      	str	r0, [r7, #12]
    a618:	60b9      	str	r1, [r7, #8]
    a61a:	4613      	mov	r3, r2
    a61c:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a61e:	68fb      	ldr	r3, [r7, #12]
    a620:	68ba      	ldr	r2, [r7, #8]
    a622:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a624:	68fb      	ldr	r3, [r7, #12]
    a626:	88fa      	ldrh	r2, [r7, #6]
    a628:	809a      	strh	r2, [r3, #4]
}
    a62a:	f107 0714 	add.w	r7, r7, #20
    a62e:	46bd      	mov	sp, r7
    a630:	bc80      	pop	{r7}
    a632:	4770      	bx	lr

0000a634 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a634:	b580      	push	{r7, lr}
    a636:	b084      	sub	sp, #16
    a638:	af00      	add	r7, sp, #0
    a63a:	60f8      	str	r0, [r7, #12]
    a63c:	607a      	str	r2, [r7, #4]
    a63e:	603b      	str	r3, [r7, #0]
    a640:	460b      	mov	r3, r1
    a642:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a644:	683b      	ldr	r3, [r7, #0]
    a646:	881a      	ldrh	r2, [r3, #0]
    a648:	68fb      	ldr	r3, [r7, #12]
    a64a:	889b      	ldrh	r3, [r3, #4]
    a64c:	429a      	cmp	r2, r3
    a64e:	d228      	bcs.n	a6a2 <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a650:	68fb      	ldr	r3, [r7, #12]
    a652:	6819      	ldr	r1, [r3, #0]
    a654:	687b      	ldr	r3, [r7, #4]
    a656:	681a      	ldr	r2, [r3, #0]
    a658:	683b      	ldr	r3, [r7, #0]
    a65a:	881b      	ldrh	r3, [r3, #0]
    a65c:	4608      	mov	r0, r1
    a65e:	4611      	mov	r1, r2
    a660:	461a      	mov	r2, r3
    a662:	f009 ff4f 	bl	14504 <memcpy>
    buf->ptr += *datalen;
    a666:	68fb      	ldr	r3, [r7, #12]
    a668:	681a      	ldr	r2, [r3, #0]
    a66a:	683b      	ldr	r3, [r7, #0]
    a66c:	881b      	ldrh	r3, [r3, #0]
    a66e:	441a      	add	r2, r3
    a670:	68fb      	ldr	r3, [r7, #12]
    a672:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    a674:	68fb      	ldr	r3, [r7, #12]
    a676:	889a      	ldrh	r2, [r3, #4]
    a678:	683b      	ldr	r3, [r7, #0]
    a67a:	881b      	ldrh	r3, [r3, #0]
    a67c:	ebc3 0302 	rsb	r3, r3, r2
    a680:	b29a      	uxth	r2, r3
    a682:	68fb      	ldr	r3, [r7, #12]
    a684:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a686:	687b      	ldr	r3, [r7, #4]
    a688:	681a      	ldr	r2, [r3, #0]
    a68a:	683b      	ldr	r3, [r7, #0]
    a68c:	881b      	ldrh	r3, [r3, #0]
    a68e:	441a      	add	r2, r3
    a690:	687b      	ldr	r3, [r7, #4]
    a692:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a694:	683b      	ldr	r3, [r7, #0]
    a696:	f04f 0200 	mov.w	r2, #0
    a69a:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    a69c:	f04f 0300 	mov.w	r3, #0
    a6a0:	e051      	b.n	a746 <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    a6a2:	683b      	ldr	r3, [r7, #0]
    a6a4:	881a      	ldrh	r2, [r3, #0]
    a6a6:	68fb      	ldr	r3, [r7, #12]
    a6a8:	889b      	ldrh	r3, [r3, #4]
    a6aa:	429a      	cmp	r2, r3
    a6ac:	d123      	bne.n	a6f6 <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    a6ae:	68fb      	ldr	r3, [r7, #12]
    a6b0:	6819      	ldr	r1, [r3, #0]
    a6b2:	687b      	ldr	r3, [r7, #4]
    a6b4:	681a      	ldr	r2, [r3, #0]
    a6b6:	683b      	ldr	r3, [r7, #0]
    a6b8:	881b      	ldrh	r3, [r3, #0]
    a6ba:	4608      	mov	r0, r1
    a6bc:	4611      	mov	r1, r2
    a6be:	461a      	mov	r2, r3
    a6c0:	f009 ff20 	bl	14504 <memcpy>
    buf->ptr += *datalen;
    a6c4:	68fb      	ldr	r3, [r7, #12]
    a6c6:	681a      	ldr	r2, [r3, #0]
    a6c8:	683b      	ldr	r3, [r7, #0]
    a6ca:	881b      	ldrh	r3, [r3, #0]
    a6cc:	441a      	add	r2, r3
    a6ce:	68fb      	ldr	r3, [r7, #12]
    a6d0:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a6d2:	68fb      	ldr	r3, [r7, #12]
    a6d4:	f04f 0200 	mov.w	r2, #0
    a6d8:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a6da:	687b      	ldr	r3, [r7, #4]
    a6dc:	681a      	ldr	r2, [r3, #0]
    a6de:	683b      	ldr	r3, [r7, #0]
    a6e0:	881b      	ldrh	r3, [r3, #0]
    a6e2:	441a      	add	r2, r3
    a6e4:	687b      	ldr	r3, [r7, #4]
    a6e6:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a6e8:	683b      	ldr	r3, [r7, #0]
    a6ea:	f04f 0200 	mov.w	r2, #0
    a6ee:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    a6f0:	f04f 0301 	mov.w	r3, #1
    a6f4:	e027      	b.n	a746 <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    a6f6:	68fb      	ldr	r3, [r7, #12]
    a6f8:	6819      	ldr	r1, [r3, #0]
    a6fa:	687b      	ldr	r3, [r7, #4]
    a6fc:	681a      	ldr	r2, [r3, #0]
    a6fe:	68fb      	ldr	r3, [r7, #12]
    a700:	889b      	ldrh	r3, [r3, #4]
    a702:	4608      	mov	r0, r1
    a704:	4611      	mov	r1, r2
    a706:	461a      	mov	r2, r3
    a708:	f009 fefc 	bl	14504 <memcpy>
    buf->ptr += buf->left;
    a70c:	68fb      	ldr	r3, [r7, #12]
    a70e:	681a      	ldr	r2, [r3, #0]
    a710:	68fb      	ldr	r3, [r7, #12]
    a712:	889b      	ldrh	r3, [r3, #4]
    a714:	441a      	add	r2, r3
    a716:	68fb      	ldr	r3, [r7, #12]
    a718:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    a71a:	683b      	ldr	r3, [r7, #0]
    a71c:	881a      	ldrh	r2, [r3, #0]
    a71e:	68fb      	ldr	r3, [r7, #12]
    a720:	889b      	ldrh	r3, [r3, #4]
    a722:	ebc3 0302 	rsb	r3, r3, r2
    a726:	b29a      	uxth	r2, r3
    a728:	683b      	ldr	r3, [r7, #0]
    a72a:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    a72c:	687b      	ldr	r3, [r7, #4]
    a72e:	681a      	ldr	r2, [r3, #0]
    a730:	68fb      	ldr	r3, [r7, #12]
    a732:	889b      	ldrh	r3, [r3, #4]
    a734:	441a      	add	r2, r3
    a736:	687b      	ldr	r3, [r7, #4]
    a738:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a73a:	68fb      	ldr	r3, [r7, #12]
    a73c:	f04f 0200 	mov.w	r2, #0
    a740:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    a742:	f04f 0301 	mov.w	r3, #1
  }
}
    a746:	4618      	mov	r0, r3
    a748:	f107 0710 	add.w	r7, r7, #16
    a74c:	46bd      	mov	sp, r7
    a74e:	bd80      	pop	{r7, pc}

0000a750 <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    a750:	b480      	push	{r7}
    a752:	b085      	sub	sp, #20
    a754:	af00      	add	r7, sp, #0
    a756:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a758:	e022      	b.n	a7a0 <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    a75a:	6801      	ldr	r1, [r0, #0]
    a75c:	f8d2 c000 	ldr.w	ip, [r2]
    a760:	f89c c000 	ldrb.w	ip, [ip]
    a764:	f881 c000 	strb.w	ip, [r1]
    a768:	7809      	ldrb	r1, [r1, #0]
    a76a:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    a76c:	6811      	ldr	r1, [r2, #0]
    a76e:	f101 0101 	add.w	r1, r1, #1
    a772:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    a774:	6801      	ldr	r1, [r0, #0]
    a776:	f101 0101 	add.w	r1, r1, #1
    a77a:	6001      	str	r1, [r0, #0]
    --*datalen;
    a77c:	8819      	ldrh	r1, [r3, #0]
    a77e:	f101 31ff 	add.w	r1, r1, #4294967295
    a782:	b289      	uxth	r1, r1
    a784:	8019      	strh	r1, [r3, #0]
    --buf->left;
    a786:	8881      	ldrh	r1, [r0, #4]
    a788:	f101 31ff 	add.w	r1, r1, #4294967295
    a78c:	b289      	uxth	r1, r1
    a78e:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    a790:	f897 c00f 	ldrb.w	ip, [r7, #15]
    a794:	79f9      	ldrb	r1, [r7, #7]
    a796:	458c      	cmp	ip, r1
    a798:	d102      	bne.n	a7a0 <buf_bufto+0x50>
      return BUF_FOUND;
    a79a:	f04f 0302 	mov.w	r3, #2
    a79e:	e024      	b.n	a7ea <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a7a0:	8881      	ldrh	r1, [r0, #4]
    a7a2:	2900      	cmp	r1, #0
    a7a4:	d002      	beq.n	a7ac <buf_bufto+0x5c>
    a7a6:	8819      	ldrh	r1, [r3, #0]
    a7a8:	2900      	cmp	r1, #0
    a7aa:	d1d6      	bne.n	a75a <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    a7ac:	8819      	ldrh	r1, [r3, #0]
    a7ae:	2900      	cmp	r1, #0
    a7b0:	d115      	bne.n	a7de <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    a7b2:	f04f 0300 	mov.w	r3, #0
    a7b6:	e018      	b.n	a7ea <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    a7b8:	6811      	ldr	r1, [r2, #0]
    a7ba:	7809      	ldrb	r1, [r1, #0]
    a7bc:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    a7be:	8819      	ldrh	r1, [r3, #0]
    a7c0:	f101 31ff 	add.w	r1, r1, #4294967295
    a7c4:	b289      	uxth	r1, r1
    a7c6:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    a7c8:	6811      	ldr	r1, [r2, #0]
    a7ca:	f101 0101 	add.w	r1, r1, #1
    a7ce:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    a7d0:	7bf8      	ldrb	r0, [r7, #15]
    a7d2:	79f9      	ldrb	r1, [r7, #7]
    a7d4:	4288      	cmp	r0, r1
    a7d6:	d103      	bne.n	a7e0 <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    a7d8:	f04f 0303 	mov.w	r3, #3
    a7dc:	e005      	b.n	a7ea <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    a7de:	bf00      	nop
    a7e0:	8819      	ldrh	r1, [r3, #0]
    a7e2:	2900      	cmp	r1, #0
    a7e4:	d1e8      	bne.n	a7b8 <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    a7e6:	f04f 0301 	mov.w	r3, #1
}
    a7ea:	4618      	mov	r0, r3
    a7ec:	f107 0714 	add.w	r7, r7, #20
    a7f0:	46bd      	mov	sp, r7
    a7f2:	bc80      	pop	{r7}
    a7f4:	4770      	bx	lr
    a7f6:	bf00      	nop

0000a7f8 <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    a7f8:	b598      	push	{r3, r4, r7, lr}
    a7fa:	af00      	add	r7, sp, #0
    a7fc:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    a7fe:	f894 3020 	ldrb.w	r3, [r4, #32]
    a802:	2b06      	cmp	r3, #6
    a804:	d108      	bne.n	a818 <send_data+0x20>
    a806:	f64a 4324 	movw	r3, #44068	; 0xac24
    a80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a80e:	781b      	ldrb	r3, [r3, #0]
    a810:	f003 0304 	and.w	r3, r3, #4
    a814:	2b00      	cmp	r3, #0
    a816:	d021      	beq.n	a85c <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    a818:	8a22      	ldrh	r2, [r4, #16]
    a81a:	f64a 432c 	movw	r3, #44076	; 0xac2c
    a81e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a822:	681b      	ldr	r3, [r3, #0]
    a824:	8a5b      	ldrh	r3, [r3, #18]
    a826:	429a      	cmp	r2, r3
    a828:	d90b      	bls.n	a842 <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    a82a:	6862      	ldr	r2, [r4, #4]
    a82c:	f64a 432c 	movw	r3, #44076	; 0xac2c
    a830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a834:	681b      	ldr	r3, [r3, #0]
    a836:	8a5b      	ldrh	r3, [r3, #18]
    a838:	4610      	mov	r0, r2
    a83a:	4619      	mov	r1, r3
    a83c:	f002 ff60 	bl	d700 <uip_send>
    a840:	e005      	b.n	a84e <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    a842:	6862      	ldr	r2, [r4, #4]
    a844:	8a23      	ldrh	r3, [r4, #16]
    a846:	4610      	mov	r0, r2
    a848:	4619      	mov	r1, r3
    a84a:	f002 ff59 	bl	d700 <uip_send>
    }
    s->state = STATE_DATA_SENT;
    a84e:	f04f 0306 	mov.w	r3, #6
    a852:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    a856:	f04f 0301 	mov.w	r3, #1
    a85a:	e001      	b.n	a860 <send_data+0x68>
  }
  return 0;
    a85c:	f04f 0300 	mov.w	r3, #0
}
    a860:	4618      	mov	r0, r3
    a862:	bd98      	pop	{r3, r4, r7, pc}

0000a864 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    a864:	b480      	push	{r7}
    a866:	af00      	add	r7, sp, #0
    a868:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    a86a:	f893 2020 	ldrb.w	r2, [r3, #32]
    a86e:	2a06      	cmp	r2, #6
    a870:	d135      	bne.n	a8de <data_acked+0x7a>
    a872:	f64a 4224 	movw	r2, #44068	; 0xac24
    a876:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a87a:	7812      	ldrb	r2, [r2, #0]
    a87c:	f002 0201 	and.w	r2, r2, #1
    a880:	b2d2      	uxtb	r2, r2
    a882:	2a00      	cmp	r2, #0
    a884:	d02b      	beq.n	a8de <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    a886:	8a19      	ldrh	r1, [r3, #16]
    a888:	f64a 422c 	movw	r2, #44076	; 0xac2c
    a88c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a890:	6812      	ldr	r2, [r2, #0]
    a892:	8a52      	ldrh	r2, [r2, #18]
    a894:	4291      	cmp	r1, r2
    a896:	d914      	bls.n	a8c2 <data_acked+0x5e>
      s->sendlen -= uip_mss();
    a898:	8a19      	ldrh	r1, [r3, #16]
    a89a:	f64a 422c 	movw	r2, #44076	; 0xac2c
    a89e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a8a2:	6812      	ldr	r2, [r2, #0]
    a8a4:	8a52      	ldrh	r2, [r2, #18]
    a8a6:	ebc2 0201 	rsb	r2, r2, r1
    a8aa:	b292      	uxth	r2, r2
    a8ac:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    a8ae:	6859      	ldr	r1, [r3, #4]
    a8b0:	f64a 422c 	movw	r2, #44076	; 0xac2c
    a8b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a8b8:	6812      	ldr	r2, [r2, #0]
    a8ba:	8a52      	ldrh	r2, [r2, #18]
    a8bc:	440a      	add	r2, r1
    a8be:	605a      	str	r2, [r3, #4]
    a8c0:	e006      	b.n	a8d0 <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    a8c2:	6859      	ldr	r1, [r3, #4]
    a8c4:	8a1a      	ldrh	r2, [r3, #16]
    a8c6:	440a      	add	r2, r1
    a8c8:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    a8ca:	f04f 0200 	mov.w	r2, #0
    a8ce:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    a8d0:	f04f 0201 	mov.w	r2, #1
    a8d4:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    a8d8:	f04f 0301 	mov.w	r3, #1
    a8dc:	e001      	b.n	a8e2 <data_acked+0x7e>
  }
  return 0;
    a8de:	f04f 0300 	mov.w	r3, #0
}
    a8e2:	4618      	mov	r0, r3
    a8e4:	46bd      	mov	sp, r7
    a8e6:	bc80      	pop	{r7}
    a8e8:	4770      	bx	lr
    a8ea:	bf00      	nop

0000a8ec <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    a8ec:	b5b0      	push	{r4, r5, r7, lr}
    a8ee:	b084      	sub	sp, #16
    a8f0:	af00      	add	r7, sp, #0
    a8f2:	4604      	mov	r4, r0
    a8f4:	6079      	str	r1, [r7, #4]
    a8f6:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a8f8:	f04f 0301 	mov.w	r3, #1
    a8fc:	73fb      	strb	r3, [r7, #15]
    a8fe:	8863      	ldrh	r3, [r4, #2]
    a900:	2b00      	cmp	r3, #0
    a902:	d002      	beq.n	a90a <psock_send+0x1e>
    a904:	2bd0      	cmp	r3, #208	; 0xd0
    a906:	d016      	beq.n	a936 <psock_send+0x4a>
    a908:	e02d      	b.n	a966 <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    a90a:	683b      	ldr	r3, [r7, #0]
    a90c:	2b00      	cmp	r3, #0
    a90e:	d105      	bne.n	a91c <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    a910:	f04f 0300 	mov.w	r3, #0
    a914:	8063      	strh	r3, [r4, #2]
    a916:	f04f 0301 	mov.w	r3, #1
    a91a:	e02c      	b.n	a976 <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    a91c:	687b      	ldr	r3, [r7, #4]
    a91e:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    a920:	683b      	ldr	r3, [r7, #0]
    a922:	b29b      	uxth	r3, r3
    a924:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    a926:	f04f 0300 	mov.w	r3, #0
    a92a:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a92e:	e013      	b.n	a958 <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a930:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    a934:	8063      	strh	r3, [r4, #2]
    a936:	4620      	mov	r0, r4
    a938:	f7ff ff94 	bl	a864 <data_acked>
    a93c:	4603      	mov	r3, r0
    a93e:	461d      	mov	r5, r3
    a940:	4620      	mov	r0, r4
    a942:	f7ff ff59 	bl	a7f8 <send_data>
    a946:	4603      	mov	r3, r0
    a948:	ea05 0303 	and.w	r3, r5, r3
    a94c:	b2db      	uxtb	r3, r3
    a94e:	2b00      	cmp	r3, #0
    a950:	d102      	bne.n	a958 <psock_send+0x6c>
    a952:	f04f 0300 	mov.w	r3, #0
    a956:	e00e      	b.n	a976 <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    a958:	8a23      	ldrh	r3, [r4, #16]
    a95a:	2b00      	cmp	r3, #0
    a95c:	d1e8      	bne.n	a930 <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    a95e:	f04f 0300 	mov.w	r3, #0
    a962:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    a966:	f04f 0300 	mov.w	r3, #0
    a96a:	73fb      	strb	r3, [r7, #15]
    a96c:	f04f 0300 	mov.w	r3, #0
    a970:	8063      	strh	r3, [r4, #2]
    a972:	f04f 0302 	mov.w	r3, #2
}
    a976:	4618      	mov	r0, r3
    a978:	f107 0710 	add.w	r7, r7, #16
    a97c:	46bd      	mov	sp, r7
    a97e:	bdb0      	pop	{r4, r5, r7, pc}

0000a980 <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    a980:	b5b0      	push	{r4, r5, r7, lr}
    a982:	b084      	sub	sp, #16
    a984:	af00      	add	r7, sp, #0
    a986:	4604      	mov	r4, r0
    a988:	6079      	str	r1, [r7, #4]
    a98a:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    a98c:	f04f 0301 	mov.w	r3, #1
    a990:	73fb      	strb	r3, [r7, #15]
    a992:	8863      	ldrh	r3, [r4, #2]
    a994:	2b00      	cmp	r3, #0
    a996:	d002      	beq.n	a99e <psock_generator_send+0x1e>
    a998:	2bef      	cmp	r3, #239	; 0xef
    a99a:	d027      	beq.n	a9ec <psock_generator_send+0x6c>
    a99c:	e03e      	b.n	aa1c <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    a99e:	687b      	ldr	r3, [r7, #4]
    a9a0:	2b00      	cmp	r3, #0
    a9a2:	d105      	bne.n	a9b0 <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    a9a4:	f04f 0300 	mov.w	r3, #0
    a9a8:	8063      	strh	r3, [r4, #2]
    a9aa:	f04f 0301 	mov.w	r3, #1
    a9ae:	e03d      	b.n	aa2c <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    a9b0:	687b      	ldr	r3, [r7, #4]
    a9b2:	6838      	ldr	r0, [r7, #0]
    a9b4:	4798      	blx	r3
    a9b6:	4603      	mov	r3, r0
    a9b8:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    a9ba:	f64a 4328 	movw	r3, #44072	; 0xac28
    a9be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9c2:	681b      	ldr	r3, [r3, #0]
    a9c4:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    a9c6:	f04f 0300 	mov.w	r3, #0
    a9ca:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    a9ce:	f64a 4324 	movw	r3, #44068	; 0xac24
    a9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a9d6:	781b      	ldrb	r3, [r3, #0]
    a9d8:	f003 0304 	and.w	r3, r3, #4
    a9dc:	2b00      	cmp	r3, #0
    a9de:	d002      	beq.n	a9e6 <psock_generator_send+0x66>
      generate(arg);
    a9e0:	687b      	ldr	r3, [r7, #4]
    a9e2:	6838      	ldr	r0, [r7, #0]
    a9e4:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    a9e6:	f04f 03ef 	mov.w	r3, #239	; 0xef
    a9ea:	8063      	strh	r3, [r4, #2]
    a9ec:	4620      	mov	r0, r4
    a9ee:	f7ff ff39 	bl	a864 <data_acked>
    a9f2:	4603      	mov	r3, r0
    a9f4:	461d      	mov	r5, r3
    a9f6:	4620      	mov	r0, r4
    a9f8:	f7ff fefe 	bl	a7f8 <send_data>
    a9fc:	4603      	mov	r3, r0
    a9fe:	ea05 0303 	and.w	r3, r5, r3
    aa02:	b2db      	uxtb	r3, r3
    aa04:	2b00      	cmp	r3, #0
    aa06:	d102      	bne.n	aa0e <psock_generator_send+0x8e>
    aa08:	f04f 0300 	mov.w	r3, #0
    aa0c:	e00e      	b.n	aa2c <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    aa0e:	8a23      	ldrh	r3, [r4, #16]
    aa10:	2b00      	cmp	r3, #0
    aa12:	d1dc      	bne.n	a9ce <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    aa14:	f04f 0300 	mov.w	r3, #0
    aa18:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    aa1c:	f04f 0300 	mov.w	r3, #0
    aa20:	73fb      	strb	r3, [r7, #15]
    aa22:	f04f 0300 	mov.w	r3, #0
    aa26:	8063      	strh	r3, [r4, #2]
    aa28:	f04f 0302 	mov.w	r3, #2
}
    aa2c:	4618      	mov	r0, r3
    aa2e:	f107 0710 	add.w	r7, r7, #16
    aa32:	46bd      	mov	sp, r7
    aa34:	bdb0      	pop	{r4, r5, r7, pc}
    aa36:	bf00      	nop

0000aa38 <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    aa38:	b480      	push	{r7}
    aa3a:	b083      	sub	sp, #12
    aa3c:	af00      	add	r7, sp, #0
    aa3e:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    aa40:	687b      	ldr	r3, [r7, #4]
    aa42:	69db      	ldr	r3, [r3, #28]
    aa44:	b29a      	uxth	r2, r3
    aa46:	687b      	ldr	r3, [r7, #4]
    aa48:	8b1b      	ldrh	r3, [r3, #24]
    aa4a:	ebc3 0302 	rsb	r3, r3, r2
    aa4e:	b29b      	uxth	r3, r3
}
    aa50:	4618      	mov	r0, r3
    aa52:	f107 070c 	add.w	r7, r7, #12
    aa56:	46bd      	mov	sp, r7
    aa58:	bc80      	pop	{r7}
    aa5a:	4770      	bx	lr

0000aa5c <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    aa5c:	b480      	push	{r7}
    aa5e:	b083      	sub	sp, #12
    aa60:	af00      	add	r7, sp, #0
    aa62:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    aa64:	687b      	ldr	r3, [r7, #4]
    aa66:	8a5b      	ldrh	r3, [r3, #18]
    aa68:	2b00      	cmp	r3, #0
    aa6a:	d002      	beq.n	aa72 <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    aa6c:	f04f 0301 	mov.w	r3, #1
    aa70:	e01a      	b.n	aaa8 <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    aa72:	687b      	ldr	r3, [r7, #4]
    aa74:	f893 3020 	ldrb.w	r3, [r3, #32]
    aa78:	2b02      	cmp	r3, #2
    aa7a:	d107      	bne.n	aa8c <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    aa7c:	687b      	ldr	r3, [r7, #4]
    aa7e:	f04f 0203 	mov.w	r2, #3
    aa82:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    aa86:	f04f 0300 	mov.w	r3, #0
    aa8a:	e00d      	b.n	aaa8 <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    aa8c:	f64a 4324 	movw	r3, #44068	; 0xac24
    aa90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa94:	781b      	ldrb	r3, [r3, #0]
    aa96:	f003 0302 	and.w	r3, r3, #2
    aa9a:	2b00      	cmp	r3, #0
    aa9c:	d002      	beq.n	aaa4 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    aa9e:	f04f 0301 	mov.w	r3, #1
    aaa2:	e001      	b.n	aaa8 <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    aaa4:	f04f 0300 	mov.w	r3, #0
  }
}
    aaa8:	4618      	mov	r0, r3
    aaaa:	f107 070c 	add.w	r7, r7, #12
    aaae:	46bd      	mov	sp, r7
    aab0:	bc80      	pop	{r7}
    aab2:	4770      	bx	lr

0000aab4 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    aab4:	b590      	push	{r4, r7, lr}
    aab6:	b085      	sub	sp, #20
    aab8:	af00      	add	r7, sp, #0
    aaba:	4604      	mov	r4, r0
    aabc:	460b      	mov	r3, r1
    aabe:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    aac0:	f04f 0301 	mov.w	r3, #1
    aac4:	73fb      	strb	r3, [r7, #15]
    aac6:	8863      	ldrh	r3, [r4, #2]
    aac8:	2b00      	cmp	r3, #0
    aaca:	d003      	beq.n	aad4 <psock_readto+0x20>
    aacc:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    aad0:	d010      	beq.n	aaf4 <psock_readto+0x40>
    aad2:	e046      	b.n	ab62 <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    aad4:	f104 0114 	add.w	r1, r4, #20
    aad8:	68e2      	ldr	r2, [r4, #12]
    aada:	69e3      	ldr	r3, [r4, #28]
    aadc:	b29b      	uxth	r3, r3
    aade:	4608      	mov	r0, r1
    aae0:	4611      	mov	r1, r2
    aae2:	461a      	mov	r2, r3
    aae4:	f7ff fd94 	bl	a610 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    aae8:	8a63      	ldrh	r3, [r4, #18]
    aaea:	2b00      	cmp	r3, #0
    aaec:	d11b      	bne.n	ab26 <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    aaee:	f44f 738e 	mov.w	r3, #284	; 0x11c
    aaf2:	8063      	strh	r3, [r4, #2]
    aaf4:	4620      	mov	r0, r4
    aaf6:	f7ff ffb1 	bl	aa5c <psock_newdata>
    aafa:	4603      	mov	r3, r0
    aafc:	2b00      	cmp	r3, #0
    aafe:	d102      	bne.n	ab06 <psock_readto+0x52>
    ab00:	f04f 0300 	mov.w	r3, #0
    ab04:	e035      	b.n	ab72 <psock_readto+0xbe>
      psock->state = STATE_READ;
    ab06:	f04f 0302 	mov.w	r3, #2
    ab0a:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    ab0e:	f64a 4328 	movw	r3, #44072	; 0xac28
    ab12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab16:	681b      	ldr	r3, [r3, #0]
    ab18:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    ab1a:	f64a 4318 	movw	r3, #44056	; 0xac18
    ab1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ab22:	881b      	ldrh	r3, [r3, #0]
    ab24:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    ab26:	f104 0014 	add.w	r0, r4, #20
    ab2a:	f104 0208 	add.w	r2, r4, #8
    ab2e:	f104 0312 	add.w	r3, r4, #18
    ab32:	79f9      	ldrb	r1, [r7, #7]
    ab34:	f7ff fe0c 	bl	a750 <buf_bufto>
    ab38:	4603      	mov	r3, r0
    ab3a:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    ab3e:	2b00      	cmp	r3, #0
    ab40:	d0d2      	beq.n	aae8 <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    ab42:	4620      	mov	r0, r4
    ab44:	f7ff ff78 	bl	aa38 <psock_datalen>
    ab48:	4603      	mov	r3, r0
    ab4a:	2b00      	cmp	r3, #0
    ab4c:	d109      	bne.n	ab62 <psock_readto+0xae>
    psock->state = STATE_NONE;
    ab4e:	f04f 0300 	mov.w	r3, #0
    ab52:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    ab56:	f04f 0300 	mov.w	r3, #0
    ab5a:	8063      	strh	r3, [r4, #2]
    ab5c:	f04f 0300 	mov.w	r3, #0
    ab60:	e007      	b.n	ab72 <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    ab62:	f04f 0300 	mov.w	r3, #0
    ab66:	73fb      	strb	r3, [r7, #15]
    ab68:	f04f 0300 	mov.w	r3, #0
    ab6c:	8063      	strh	r3, [r4, #2]
    ab6e:	f04f 0302 	mov.w	r3, #2
}
    ab72:	4618      	mov	r0, r3
    ab74:	f107 0714 	add.w	r7, r7, #20
    ab78:	46bd      	mov	sp, r7
    ab7a:	bd90      	pop	{r4, r7, pc}

0000ab7c <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    ab7c:	b590      	push	{r4, r7, lr}
    ab7e:	b083      	sub	sp, #12
    ab80:	af00      	add	r7, sp, #0
    ab82:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    ab84:	f04f 0301 	mov.w	r3, #1
    ab88:	71fb      	strb	r3, [r7, #7]
    ab8a:	8863      	ldrh	r3, [r4, #2]
    ab8c:	2b00      	cmp	r3, #0
    ab8e:	d004      	beq.n	ab9a <psock_readbuf+0x1e>
    ab90:	f240 1237 	movw	r2, #311	; 0x137
    ab94:	4293      	cmp	r3, r2
    ab96:	d010      	beq.n	abba <psock_readbuf+0x3e>
    ab98:	e045      	b.n	ac26 <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    ab9a:	f104 0114 	add.w	r1, r4, #20
    ab9e:	68e2      	ldr	r2, [r4, #12]
    aba0:	69e3      	ldr	r3, [r4, #28]
    aba2:	b29b      	uxth	r3, r3
    aba4:	4608      	mov	r0, r1
    aba6:	4611      	mov	r1, r2
    aba8:	461a      	mov	r2, r3
    abaa:	f7ff fd31 	bl	a610 <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    abae:	8a63      	ldrh	r3, [r4, #18]
    abb0:	2b00      	cmp	r3, #0
    abb2:	d11b      	bne.n	abec <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    abb4:	f240 1337 	movw	r3, #311	; 0x137
    abb8:	8063      	strh	r3, [r4, #2]
    abba:	4620      	mov	r0, r4
    abbc:	f7ff ff4e 	bl	aa5c <psock_newdata>
    abc0:	4603      	mov	r3, r0
    abc2:	2b00      	cmp	r3, #0
    abc4:	d102      	bne.n	abcc <psock_readbuf+0x50>
    abc6:	f04f 0300 	mov.w	r3, #0
    abca:	e034      	b.n	ac36 <psock_readbuf+0xba>
      psock->state = STATE_READ;
    abcc:	f04f 0302 	mov.w	r3, #2
    abd0:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    abd4:	f64a 4328 	movw	r3, #44072	; 0xac28
    abd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abdc:	681b      	ldr	r3, [r3, #0]
    abde:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    abe0:	f64a 4318 	movw	r3, #44056	; 0xac18
    abe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abe8:	881b      	ldrh	r3, [r3, #0]
    abea:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    abec:	f104 0014 	add.w	r0, r4, #20
    abf0:	69e3      	ldr	r3, [r4, #28]
    abf2:	b299      	uxth	r1, r3
    abf4:	f104 0208 	add.w	r2, r4, #8
    abf8:	f104 0312 	add.w	r3, r4, #18
    abfc:	f7ff fd1a 	bl	a634 <buf_bufdata>
    ac00:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    ac02:	2b01      	cmp	r3, #1
    ac04:	d1d3      	bne.n	abae <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    ac06:	4620      	mov	r0, r4
    ac08:	f7ff ff16 	bl	aa38 <psock_datalen>
    ac0c:	4603      	mov	r3, r0
    ac0e:	2b00      	cmp	r3, #0
    ac10:	d109      	bne.n	ac26 <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    ac12:	f04f 0300 	mov.w	r3, #0
    ac16:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    ac1a:	f04f 0300 	mov.w	r3, #0
    ac1e:	8063      	strh	r3, [r4, #2]
    ac20:	f04f 0300 	mov.w	r3, #0
    ac24:	e007      	b.n	ac36 <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    ac26:	f04f 0300 	mov.w	r3, #0
    ac2a:	71fb      	strb	r3, [r7, #7]
    ac2c:	f04f 0300 	mov.w	r3, #0
    ac30:	8063      	strh	r3, [r4, #2]
    ac32:	f04f 0302 	mov.w	r3, #2
}
    ac36:	4618      	mov	r0, r3
    ac38:	f107 070c 	add.w	r7, r7, #12
    ac3c:	46bd      	mov	sp, r7
    ac3e:	bd90      	pop	{r4, r7, pc}

0000ac40 <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    ac40:	b590      	push	{r4, r7, lr}
    ac42:	b083      	sub	sp, #12
    ac44:	af00      	add	r7, sp, #0
    ac46:	4604      	mov	r4, r0
    ac48:	6079      	str	r1, [r7, #4]
    ac4a:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    ac4c:	f04f 0300 	mov.w	r3, #0
    ac50:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    ac54:	f04f 0300 	mov.w	r3, #0
    ac58:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    ac5a:	687b      	ldr	r3, [r7, #4]
    ac5c:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    ac5e:	683b      	ldr	r3, [r7, #0]
    ac60:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    ac62:	f104 0214 	add.w	r2, r4, #20
    ac66:	683b      	ldr	r3, [r7, #0]
    ac68:	b29b      	uxth	r3, r3
    ac6a:	4610      	mov	r0, r2
    ac6c:	6879      	ldr	r1, [r7, #4]
    ac6e:	461a      	mov	r2, r3
    ac70:	f7ff fcce 	bl	a610 <buf_setup>
  PT_INIT(&psock->pt);
    ac74:	f04f 0300 	mov.w	r3, #0
    ac78:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    ac7a:	f04f 0300 	mov.w	r3, #0
    ac7e:	8063      	strh	r3, [r4, #2]
}
    ac80:	f107 070c 	add.w	r7, r7, #12
    ac84:	46bd      	mov	sp, r7
    ac86:	bd90      	pop	{r4, r7, pc}

0000ac88 <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    ac88:	b580      	push	{r7, lr}
    ac8a:	b082      	sub	sp, #8
    ac8c:	af00      	add	r7, sp, #0
    ac8e:	6078      	str	r0, [r7, #4]
    ac90:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    ac92:	687b      	ldr	r3, [r7, #4]
    ac94:	683a      	ldr	r2, [r7, #0]
    ac96:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    ac98:	f7f6 f89c 	bl	dd4 <clock_time>
    ac9c:	4602      	mov	r2, r0
    ac9e:	687b      	ldr	r3, [r7, #4]
    aca0:	601a      	str	r2, [r3, #0]
}
    aca2:	f107 0708 	add.w	r7, r7, #8
    aca6:	46bd      	mov	sp, r7
    aca8:	bd80      	pop	{r7, pc}
    acaa:	bf00      	nop

0000acac <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    acac:	b480      	push	{r7}
    acae:	b083      	sub	sp, #12
    acb0:	af00      	add	r7, sp, #0
    acb2:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    acb4:	687b      	ldr	r3, [r7, #4]
    acb6:	681a      	ldr	r2, [r3, #0]
    acb8:	687b      	ldr	r3, [r7, #4]
    acba:	685b      	ldr	r3, [r3, #4]
    acbc:	441a      	add	r2, r3
    acbe:	687b      	ldr	r3, [r7, #4]
    acc0:	601a      	str	r2, [r3, #0]
}
    acc2:	f107 070c 	add.w	r7, r7, #12
    acc6:	46bd      	mov	sp, r7
    acc8:	bc80      	pop	{r7}
    acca:	4770      	bx	lr

0000accc <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    accc:	b580      	push	{r7, lr}
    acce:	b082      	sub	sp, #8
    acd0:	af00      	add	r7, sp, #0
    acd2:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    acd4:	f7f6 f87e 	bl	dd4 <clock_time>
    acd8:	4602      	mov	r2, r0
    acda:	687b      	ldr	r3, [r7, #4]
    acdc:	601a      	str	r2, [r3, #0]
}
    acde:	f107 0708 	add.w	r7, r7, #8
    ace2:	46bd      	mov	sp, r7
    ace4:	bd80      	pop	{r7, pc}
    ace6:	bf00      	nop

0000ace8 <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    ace8:	b580      	push	{r7, lr}
    acea:	b082      	sub	sp, #8
    acec:	af00      	add	r7, sp, #0
    acee:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    acf0:	f7f6 f870 	bl	dd4 <clock_time>
    acf4:	4602      	mov	r2, r0
    acf6:	687b      	ldr	r3, [r7, #4]
    acf8:	681b      	ldr	r3, [r3, #0]
    acfa:	ebc3 0202 	rsb	r2, r3, r2
    acfe:	687b      	ldr	r3, [r7, #4]
    ad00:	685b      	ldr	r3, [r3, #4]
    ad02:	429a      	cmp	r2, r3
    ad04:	bf34      	ite	cc
    ad06:	2300      	movcc	r3, #0
    ad08:	2301      	movcs	r3, #1
}
    ad0a:	4618      	mov	r0, r3
    ad0c:	f107 0708 	add.w	r7, r7, #8
    ad10:	46bd      	mov	sp, r7
    ad12:	bd80      	pop	{r7, pc}

0000ad14 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    ad14:	b590      	push	{r4, r7, lr}
    ad16:	b083      	sub	sp, #12
    ad18:	af00      	add	r7, sp, #0
    ad1a:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    ad1c:	687b      	ldr	r3, [r7, #4]
    ad1e:	681a      	ldr	r2, [r3, #0]
    ad20:	687b      	ldr	r3, [r7, #4]
    ad22:	685b      	ldr	r3, [r3, #4]
    ad24:	eb02 0403 	add.w	r4, r2, r3
    ad28:	f7f6 f854 	bl	dd4 <clock_time>
    ad2c:	4603      	mov	r3, r0
    ad2e:	ebc3 0304 	rsb	r3, r3, r4
}
    ad32:	4618      	mov	r0, r3
    ad34:	f107 070c 	add.w	r7, r7, #12
    ad38:	46bd      	mov	sp, r7
    ad3a:	bd90      	pop	{r4, r7, pc}

0000ad3c <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    ad3c:	b480      	push	{r7}
    ad3e:	b083      	sub	sp, #12
    ad40:	af00      	add	r7, sp, #0
    ad42:	4603      	mov	r3, r0
    ad44:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    ad46:	f642 7374 	movw	r3, #12148	; 0x2f74
    ad4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad4e:	88fa      	ldrh	r2, [r7, #6]
    ad50:	801a      	strh	r2, [r3, #0]
}
    ad52:	f107 070c 	add.w	r7, r7, #12
    ad56:	46bd      	mov	sp, r7
    ad58:	bc80      	pop	{r7}
    ad5a:	4770      	bx	lr

0000ad5c <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    ad5c:	b480      	push	{r7}
    ad5e:	b083      	sub	sp, #12
    ad60:	af00      	add	r7, sp, #0
    ad62:	6078      	str	r0, [r7, #4]
    ad64:	460b      	mov	r3, r1
    ad66:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    ad68:	687b      	ldr	r3, [r7, #4]
    ad6a:	f103 0303 	add.w	r3, r3, #3
    ad6e:	781a      	ldrb	r2, [r3, #0]
    ad70:	887b      	ldrh	r3, [r7, #2]
    ad72:	b2db      	uxtb	r3, r3
    ad74:	4413      	add	r3, r2
    ad76:	b2da      	uxtb	r2, r3
    ad78:	f64a 4320 	movw	r3, #44064	; 0xac20
    ad7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad80:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    ad82:	687b      	ldr	r3, [r7, #4]
    ad84:	f103 0302 	add.w	r3, r3, #2
    ad88:	781a      	ldrb	r2, [r3, #0]
    ad8a:	887b      	ldrh	r3, [r7, #2]
    ad8c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    ad90:	b29b      	uxth	r3, r3
    ad92:	b2db      	uxtb	r3, r3
    ad94:	4413      	add	r3, r2
    ad96:	b2da      	uxtb	r2, r3
    ad98:	f64a 4320 	movw	r3, #44064	; 0xac20
    ad9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ada0:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    ada2:	687b      	ldr	r3, [r7, #4]
    ada4:	f103 0301 	add.w	r3, r3, #1
    ada8:	781a      	ldrb	r2, [r3, #0]
    adaa:	f64a 4320 	movw	r3, #44064	; 0xac20
    adae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adb2:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    adb4:	687b      	ldr	r3, [r7, #4]
    adb6:	781a      	ldrb	r2, [r3, #0]
    adb8:	f64a 4320 	movw	r3, #44064	; 0xac20
    adbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adc0:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    adc2:	f64a 4320 	movw	r3, #44064	; 0xac20
    adc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adca:	789b      	ldrb	r3, [r3, #2]
    adcc:	461a      	mov	r2, r3
    adce:	887b      	ldrh	r3, [r7, #2]
    add0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    add4:	b29b      	uxth	r3, r3
    add6:	429a      	cmp	r2, r3
    add8:	d220      	bcs.n	ae1c <uip_add32+0xc0>
		{
			++uip_acc32[1];
    adda:	f64a 4320 	movw	r3, #44064	; 0xac20
    adde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ade2:	785b      	ldrb	r3, [r3, #1]
    ade4:	f103 0301 	add.w	r3, r3, #1
    ade8:	b2da      	uxtb	r2, r3
    adea:	f64a 4320 	movw	r3, #44064	; 0xac20
    adee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adf2:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    adf4:	f64a 4320 	movw	r3, #44064	; 0xac20
    adf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    adfc:	785b      	ldrb	r3, [r3, #1]
    adfe:	2b00      	cmp	r3, #0
    ae00:	d10c      	bne.n	ae1c <uip_add32+0xc0>
			{
				++uip_acc32[0];
    ae02:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae0a:	781b      	ldrb	r3, [r3, #0]
    ae0c:	f103 0301 	add.w	r3, r3, #1
    ae10:	b2da      	uxtb	r2, r3
    ae12:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae1a:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    ae1c:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae24:	78db      	ldrb	r3, [r3, #3]
    ae26:	461a      	mov	r2, r3
    ae28:	887b      	ldrh	r3, [r7, #2]
    ae2a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    ae2e:	429a      	cmp	r2, r3
    ae30:	da34      	bge.n	ae9c <uip_add32+0x140>
		{
			++uip_acc32[2];
    ae32:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae3a:	789b      	ldrb	r3, [r3, #2]
    ae3c:	f103 0301 	add.w	r3, r3, #1
    ae40:	b2da      	uxtb	r2, r3
    ae42:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae4a:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    ae4c:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae54:	789b      	ldrb	r3, [r3, #2]
    ae56:	2b00      	cmp	r3, #0
    ae58:	d120      	bne.n	ae9c <uip_add32+0x140>
			{
				++uip_acc32[1];
    ae5a:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae62:	785b      	ldrb	r3, [r3, #1]
    ae64:	f103 0301 	add.w	r3, r3, #1
    ae68:	b2da      	uxtb	r2, r3
    ae6a:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae72:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    ae74:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae7c:	785b      	ldrb	r3, [r3, #1]
    ae7e:	2b00      	cmp	r3, #0
    ae80:	d10c      	bne.n	ae9c <uip_add32+0x140>
				{
					++uip_acc32[0];
    ae82:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae8a:	781b      	ldrb	r3, [r3, #0]
    ae8c:	f103 0301 	add.w	r3, r3, #1
    ae90:	b2da      	uxtb	r2, r3
    ae92:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae9a:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    ae9c:	f107 070c 	add.w	r7, r7, #12
    aea0:	46bd      	mov	sp, r7
    aea2:	bc80      	pop	{r7}
    aea4:	4770      	bx	lr
    aea6:	bf00      	nop

0000aea8 <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    aea8:	b480      	push	{r7}
    aeaa:	b089      	sub	sp, #36	; 0x24
    aeac:	af00      	add	r7, sp, #0
    aeae:	60b9      	str	r1, [r7, #8]
    aeb0:	4613      	mov	r3, r2
    aeb2:	4602      	mov	r2, r0
    aeb4:	81fa      	strh	r2, [r7, #14]
    aeb6:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    aeb8:	68bb      	ldr	r3, [r7, #8]
    aeba:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    aebc:	88fb      	ldrh	r3, [r7, #6]
    aebe:	f103 33ff 	add.w	r3, r3, #4294967295
    aec2:	68ba      	ldr	r2, [r7, #8]
    aec4:	4413      	add	r3, r2
    aec6:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    aec8:	e01a      	b.n	af00 <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    aeca:	69bb      	ldr	r3, [r7, #24]
    aecc:	781b      	ldrb	r3, [r3, #0]
    aece:	ea4f 2303 	mov.w	r3, r3, lsl #8
    aed2:	b29a      	uxth	r2, r3
    aed4:	69bb      	ldr	r3, [r7, #24]
    aed6:	f103 0301 	add.w	r3, r3, #1
    aeda:	781b      	ldrb	r3, [r3, #0]
    aedc:	4413      	add	r3, r2
    aede:	82fb      	strh	r3, [r7, #22]
			sum += t;
    aee0:	89fa      	ldrh	r2, [r7, #14]
    aee2:	8afb      	ldrh	r3, [r7, #22]
    aee4:	4413      	add	r3, r2
    aee6:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    aee8:	89fa      	ldrh	r2, [r7, #14]
    aeea:	8afb      	ldrh	r3, [r7, #22]
    aeec:	429a      	cmp	r2, r3
    aeee:	d203      	bcs.n	aef8 <chksum+0x50>
			{
				sum++;	/* carry */
    aef0:	89fb      	ldrh	r3, [r7, #14]
    aef2:	f103 0301 	add.w	r3, r3, #1
    aef6:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    aef8:	69bb      	ldr	r3, [r7, #24]
    aefa:	f103 0302 	add.w	r3, r3, #2
    aefe:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    af00:	69ba      	ldr	r2, [r7, #24]
    af02:	69fb      	ldr	r3, [r7, #28]
    af04:	429a      	cmp	r2, r3
    af06:	d3e0      	bcc.n	aeca <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    af08:	69ba      	ldr	r2, [r7, #24]
    af0a:	69fb      	ldr	r3, [r7, #28]
    af0c:	429a      	cmp	r2, r3
    af0e:	d110      	bne.n	af32 <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    af10:	69bb      	ldr	r3, [r7, #24]
    af12:	781b      	ldrb	r3, [r3, #0]
    af14:	ea4f 2303 	mov.w	r3, r3, lsl #8
    af18:	82fb      	strh	r3, [r7, #22]
			sum += t;
    af1a:	89fa      	ldrh	r2, [r7, #14]
    af1c:	8afb      	ldrh	r3, [r7, #22]
    af1e:	4413      	add	r3, r2
    af20:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    af22:	89fa      	ldrh	r2, [r7, #14]
    af24:	8afb      	ldrh	r3, [r7, #22]
    af26:	429a      	cmp	r2, r3
    af28:	d203      	bcs.n	af32 <chksum+0x8a>
			{
				sum++;	/* carry */
    af2a:	89fb      	ldrh	r3, [r7, #14]
    af2c:	f103 0301 	add.w	r3, r3, #1
    af30:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    af32:	89fb      	ldrh	r3, [r7, #14]
	}
    af34:	4618      	mov	r0, r3
    af36:	f107 0724 	add.w	r7, r7, #36	; 0x24
    af3a:	46bd      	mov	sp, r7
    af3c:	bc80      	pop	{r7}
    af3e:	4770      	bx	lr

0000af40 <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    af40:	b580      	push	{r7, lr}
    af42:	b082      	sub	sp, #8
    af44:	af00      	add	r7, sp, #0
    af46:	6078      	str	r0, [r7, #4]
    af48:	460b      	mov	r3, r1
    af4a:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    af4c:	687a      	ldr	r2, [r7, #4]
    af4e:	887b      	ldrh	r3, [r7, #2]
    af50:	f04f 0000 	mov.w	r0, #0
    af54:	4611      	mov	r1, r2
    af56:	461a      	mov	r2, r3
    af58:	f7ff ffa6 	bl	aea8 <chksum>
    af5c:	4603      	mov	r3, r0
    af5e:	4618      	mov	r0, r3
    af60:	f002 fb88 	bl	d674 <htons>
    af64:	4603      	mov	r3, r0
	}
    af66:	4618      	mov	r0, r3
    af68:	f107 0708 	add.w	r7, r7, #8
    af6c:	46bd      	mov	sp, r7
    af6e:	bd80      	pop	{r7, pc}

0000af70 <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    af70:	b580      	push	{r7, lr}
    af72:	b082      	sub	sp, #8
    af74:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    af76:	f240 6394 	movw	r3, #1684	; 0x694
    af7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af7e:	681b      	ldr	r3, [r3, #0]
    af80:	f103 030e 	add.w	r3, r3, #14
    af84:	f04f 0000 	mov.w	r0, #0
    af88:	4619      	mov	r1, r3
    af8a:	f04f 0214 	mov.w	r2, #20
    af8e:	f7ff ff8b 	bl	aea8 <chksum>
    af92:	4603      	mov	r3, r0
    af94:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    af96:	88fb      	ldrh	r3, [r7, #6]
    af98:	2b00      	cmp	r3, #0
    af9a:	d005      	beq.n	afa8 <uip_ipchksum+0x38>
    af9c:	88fb      	ldrh	r3, [r7, #6]
    af9e:	4618      	mov	r0, r3
    afa0:	f002 fb68 	bl	d674 <htons>
    afa4:	4603      	mov	r3, r0
    afa6:	e001      	b.n	afac <uip_ipchksum+0x3c>
    afa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    afac:	4618      	mov	r0, r3
    afae:	f107 0708 	add.w	r7, r7, #8
    afb2:	46bd      	mov	sp, r7
    afb4:	bd80      	pop	{r7, pc}
    afb6:	bf00      	nop

0000afb8 <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    afb8:	b580      	push	{r7, lr}
    afba:	b084      	sub	sp, #16
    afbc:	af00      	add	r7, sp, #0
    afbe:	4603      	mov	r3, r0
    afc0:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    afc2:	f240 6394 	movw	r3, #1684	; 0x694
    afc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afca:	681b      	ldr	r3, [r3, #0]
    afcc:	f103 030e 	add.w	r3, r3, #14
    afd0:	789b      	ldrb	r3, [r3, #2]
    afd2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    afd6:	b29a      	uxth	r2, r3
    afd8:	f240 6394 	movw	r3, #1684	; 0x694
    afdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afe0:	681b      	ldr	r3, [r3, #0]
    afe2:	f103 030e 	add.w	r3, r3, #14
    afe6:	78db      	ldrb	r3, [r3, #3]
    afe8:	4413      	add	r3, r2
    afea:	b29b      	uxth	r3, r3
    afec:	f1a3 0314 	sub.w	r3, r3, #20
    aff0:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    aff2:	79fa      	ldrb	r2, [r7, #7]
    aff4:	89bb      	ldrh	r3, [r7, #12]
    aff6:	4413      	add	r3, r2
    aff8:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    affa:	f240 6394 	movw	r3, #1684	; 0x694
    affe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b002:	681b      	ldr	r3, [r3, #0]
    b004:	f103 030e 	add.w	r3, r3, #14
    b008:	f103 030c 	add.w	r3, r3, #12
    b00c:	89fa      	ldrh	r2, [r7, #14]
    b00e:	4610      	mov	r0, r2
    b010:	4619      	mov	r1, r3
    b012:	f04f 0208 	mov.w	r2, #8
    b016:	f7ff ff47 	bl	aea8 <chksum>
    b01a:	4603      	mov	r3, r0
    b01c:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    b01e:	f240 6394 	movw	r3, #1684	; 0x694
    b022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b026:	681b      	ldr	r3, [r3, #0]
    b028:	f103 0222 	add.w	r2, r3, #34	; 0x22
    b02c:	89f9      	ldrh	r1, [r7, #14]
    b02e:	89bb      	ldrh	r3, [r7, #12]
    b030:	4608      	mov	r0, r1
    b032:	4611      	mov	r1, r2
    b034:	461a      	mov	r2, r3
    b036:	f7ff ff37 	bl	aea8 <chksum>
    b03a:	4603      	mov	r3, r0
    b03c:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    b03e:	89fb      	ldrh	r3, [r7, #14]
    b040:	2b00      	cmp	r3, #0
    b042:	d005      	beq.n	b050 <upper_layer_chksum+0x98>
    b044:	89fb      	ldrh	r3, [r7, #14]
    b046:	4618      	mov	r0, r3
    b048:	f002 fb14 	bl	d674 <htons>
    b04c:	4603      	mov	r3, r0
    b04e:	e001      	b.n	b054 <upper_layer_chksum+0x9c>
    b050:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    b054:	4618      	mov	r0, r3
    b056:	f107 0710 	add.w	r7, r7, #16
    b05a:	46bd      	mov	sp, r7
    b05c:	bd80      	pop	{r7, pc}
    b05e:	bf00      	nop

0000b060 <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    b060:	b580      	push	{r7, lr}
    b062:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    b064:	f04f 0006 	mov.w	r0, #6
    b068:	f7ff ffa6 	bl	afb8 <upper_layer_chksum>
    b06c:	4603      	mov	r3, r0
	}
    b06e:	4618      	mov	r0, r3
    b070:	bd80      	pop	{r7, pc}
    b072:	bf00      	nop

0000b074 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    b074:	b580      	push	{r7, lr}
    b076:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    b078:	f04f 0011 	mov.w	r0, #17
    b07c:	f7ff ff9c 	bl	afb8 <upper_layer_chksum>
    b080:	4603      	mov	r3, r0
		}
    b082:	4618      	mov	r0, r3
    b084:	bd80      	pop	{r7, pc}
    b086:	bf00      	nop

0000b088 <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    b088:	b480      	push	{r7}
    b08a:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b08c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b090:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b094:	f04f 0200 	mov.w	r2, #0
    b098:	701a      	strb	r2, [r3, #0]
    b09a:	e01a      	b.n	b0d2 <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    b09c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b0a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0a4:	781b      	ldrb	r3, [r3, #0]
    b0a6:	461a      	mov	r2, r3
    b0a8:	f64c 4310 	movw	r3, #52240	; 0xcc10
    b0ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0b0:	f04f 0100 	mov.w	r1, #0
    b0b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b0b8:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b0bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0c0:	781b      	ldrb	r3, [r3, #0]
    b0c2:	f103 0301 	add.w	r3, r3, #1
    b0c6:	b2da      	uxtb	r2, r3
    b0c8:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b0cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0d0:	701a      	strb	r2, [r3, #0]
    b0d2:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0da:	781b      	ldrb	r3, [r3, #0]
    b0dc:	2b27      	cmp	r3, #39	; 0x27
    b0de:	d9dd      	bls.n	b09c <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b0e0:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b0e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0e8:	f04f 0200 	mov.w	r2, #0
    b0ec:	701a      	strb	r2, [r3, #0]
    b0ee:	e020      	b.n	b132 <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    b0f0:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b0f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0f8:	781b      	ldrb	r3, [r3, #0]
    b0fa:	461a      	mov	r2, r3
    b0fc:	f64a 4330 	movw	r3, #44080	; 0xac30
    b100:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b104:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    b108:	fb01 f202 	mul.w	r2, r1, r2
    b10c:	4413      	add	r3, r2
    b10e:	f103 0318 	add.w	r3, r3, #24
    b112:	f04f 0200 	mov.w	r2, #0
    b116:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b118:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b120:	781b      	ldrb	r3, [r3, #0]
    b122:	f103 0301 	add.w	r3, r3, #1
    b126:	b2da      	uxtb	r2, r3
    b128:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b130:	701a      	strb	r2, [r3, #0]
    b132:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b136:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b13a:	781b      	ldrb	r3, [r3, #0]
    b13c:	2b27      	cmp	r3, #39	; 0x27
    b13e:	d9d7      	bls.n	b0f0 <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    b140:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b148:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b14c:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    b14e:	46bd      	mov	sp, r7
    b150:	bc80      	pop	{r7}
    b152:	4770      	bx	lr

0000b154 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    b154:	b5b0      	push	{r4, r5, r7, lr}
    b156:	b082      	sub	sp, #8
    b158:	af00      	add	r7, sp, #0
    b15a:	6078      	str	r0, [r7, #4]
    b15c:	460b      	mov	r3, r1
    b15e:	807b      	strh	r3, [r7, #2]
    b160:	e000      	b.n	b164 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    b162:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    b164:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b168:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b16c:	881b      	ldrh	r3, [r3, #0]
    b16e:	f103 0301 	add.w	r3, r3, #1
    b172:	b29a      	uxth	r2, r3
    b174:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b17c:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    b17e:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b182:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b186:	881a      	ldrh	r2, [r3, #0]
    b188:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b18c:	429a      	cmp	r2, r3
    b18e:	d906      	bls.n	b19e <uip_connect+0x4a>
		{
			lastport = 4096;
    b190:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b198:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b19c:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b19e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b1a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1a6:	f04f 0200 	mov.w	r2, #0
    b1aa:	701a      	strb	r2, [r3, #0]
    b1ac:	e02a      	b.n	b204 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b1ae:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1b6:	781b      	ldrb	r3, [r3, #0]
    b1b8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b1bc:	fb02 f203 	mul.w	r2, r2, r3
    b1c0:	f64a 4330 	movw	r3, #44080	; 0xac30
    b1c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1c8:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b1cc:	7e63      	ldrb	r3, [r4, #25]
    b1ce:	2b00      	cmp	r3, #0
    b1d0:	d00b      	beq.n	b1ea <uip_connect+0x96>
    b1d2:	88a4      	ldrh	r4, [r4, #4]
    b1d4:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1dc:	881b      	ldrh	r3, [r3, #0]
    b1de:	4618      	mov	r0, r3
    b1e0:	f002 fa48 	bl	d674 <htons>
    b1e4:	4603      	mov	r3, r0
    b1e6:	429c      	cmp	r4, r3
    b1e8:	d0bb      	beq.n	b162 <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b1ea:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b1ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f2:	781b      	ldrb	r3, [r3, #0]
    b1f4:	f103 0301 	add.w	r3, r3, #1
    b1f8:	b2da      	uxtb	r2, r3
    b1fa:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b202:	701a      	strb	r2, [r3, #0]
    b204:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b20c:	781b      	ldrb	r3, [r3, #0]
    b20e:	2b27      	cmp	r3, #39	; 0x27
    b210:	d9cd      	bls.n	b1ae <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b212:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b216:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b21a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b21e:	f04f 0200 	mov.w	r2, #0
    b222:	701a      	strb	r2, [r3, #0]
    b224:	e02a      	b.n	b27c <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b226:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b22e:	781b      	ldrb	r3, [r3, #0]
    b230:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b234:	fb02 f203 	mul.w	r2, r2, r3
    b238:	f64a 4330 	movw	r3, #44080	; 0xac30
    b23c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b240:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b244:	7e6b      	ldrb	r3, [r5, #25]
    b246:	2b00      	cmp	r3, #0
    b248:	d101      	bne.n	b24e <uip_connect+0xfa>
			{
				conn = cconn;
    b24a:	462c      	mov	r4, r5
				break;
    b24c:	e01d      	b.n	b28a <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b24e:	7e6b      	ldrb	r3, [r5, #25]
    b250:	2b07      	cmp	r3, #7
    b252:	d106      	bne.n	b262 <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b254:	2c00      	cmp	r4, #0
    b256:	d003      	beq.n	b260 <uip_connect+0x10c>
    b258:	7eaa      	ldrb	r2, [r5, #26]
    b25a:	7ea3      	ldrb	r3, [r4, #26]
    b25c:	429a      	cmp	r2, r3
    b25e:	d900      	bls.n	b262 <uip_connect+0x10e>
				{
					conn = cconn;
    b260:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b262:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b26a:	781b      	ldrb	r3, [r3, #0]
    b26c:	f103 0301 	add.w	r3, r3, #1
    b270:	b2da      	uxtb	r2, r3
    b272:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b27a:	701a      	strb	r2, [r3, #0]
    b27c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b284:	781b      	ldrb	r3, [r3, #0]
    b286:	2b27      	cmp	r3, #39	; 0x27
    b288:	d9cd      	bls.n	b226 <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b28a:	2c00      	cmp	r4, #0
    b28c:	d102      	bne.n	b294 <uip_connect+0x140>
		{
			return 0;
    b28e:	f04f 0300 	mov.w	r3, #0
    b292:	e04a      	b.n	b32a <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b294:	f04f 0302 	mov.w	r3, #2
    b298:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b29a:	f642 7378 	movw	r3, #12152	; 0x2f78
    b29e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2a2:	781b      	ldrb	r3, [r3, #0]
    b2a4:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b2a6:	f642 7378 	movw	r3, #12152	; 0x2f78
    b2aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ae:	785b      	ldrb	r3, [r3, #1]
    b2b0:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b2b2:	f642 7378 	movw	r3, #12152	; 0x2f78
    b2b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ba:	789b      	ldrb	r3, [r3, #2]
    b2bc:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b2be:	f642 7378 	movw	r3, #12152	; 0x2f78
    b2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2c6:	78db      	ldrb	r3, [r3, #3]
    b2c8:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b2ca:	f240 5392 	movw	r3, #1426	; 0x592
    b2ce:	8263      	strh	r3, [r4, #18]
    b2d0:	8a63      	ldrh	r3, [r4, #18]
    b2d2:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b2d4:	f04f 0301 	mov.w	r3, #1
    b2d8:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b2da:	f04f 0300 	mov.w	r3, #0
    b2de:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b2e0:	f04f 0301 	mov.w	r3, #1
    b2e4:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b2e6:	f04f 0303 	mov.w	r3, #3
    b2ea:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b2ec:	f04f 0300 	mov.w	r3, #0
    b2f0:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b2f2:	f04f 0310 	mov.w	r3, #16
    b2f6:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b2f8:	f642 737c 	movw	r3, #12156	; 0x2f7c
    b2fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b300:	881b      	ldrh	r3, [r3, #0]
    b302:	4618      	mov	r0, r3
    b304:	f002 f9b6 	bl	d674 <htons>
    b308:	4603      	mov	r3, r0
    b30a:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b30c:	887b      	ldrh	r3, [r7, #2]
    b30e:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b310:	687b      	ldr	r3, [r7, #4]
    b312:	781b      	ldrb	r3, [r3, #0]
    b314:	7023      	strb	r3, [r4, #0]
    b316:	687b      	ldr	r3, [r7, #4]
    b318:	785b      	ldrb	r3, [r3, #1]
    b31a:	7063      	strb	r3, [r4, #1]
    b31c:	687b      	ldr	r3, [r7, #4]
    b31e:	789b      	ldrb	r3, [r3, #2]
    b320:	70a3      	strb	r3, [r4, #2]
    b322:	687b      	ldr	r3, [r7, #4]
    b324:	78db      	ldrb	r3, [r3, #3]
    b326:	70e3      	strb	r3, [r4, #3]

		return conn;
    b328:	4623      	mov	r3, r4
	}
    b32a:	4618      	mov	r0, r3
    b32c:	f107 0708 	add.w	r7, r7, #8
    b330:	46bd      	mov	sp, r7
    b332:	bdb0      	pop	{r4, r5, r7, pc}

0000b334 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b334:	b480      	push	{r7}
    b336:	b083      	sub	sp, #12
    b338:	af00      	add	r7, sp, #0
    b33a:	4603      	mov	r3, r0
    b33c:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b33e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b346:	f04f 0200 	mov.w	r2, #0
    b34a:	701a      	strb	r2, [r3, #0]
    b34c:	e02a      	b.n	b3a4 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b34e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b356:	781b      	ldrb	r3, [r3, #0]
    b358:	461a      	mov	r2, r3
    b35a:	f64c 4310 	movw	r3, #52240	; 0xcc10
    b35e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b362:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b366:	88fa      	ldrh	r2, [r7, #6]
    b368:	429a      	cmp	r2, r3
    b36a:	d10e      	bne.n	b38a <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b36c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b374:	781b      	ldrb	r3, [r3, #0]
    b376:	461a      	mov	r2, r3
    b378:	f64c 4310 	movw	r3, #52240	; 0xcc10
    b37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b380:	f04f 0100 	mov.w	r1, #0
    b384:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b388:	e013      	b.n	b3b2 <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b38a:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b38e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b392:	781b      	ldrb	r3, [r3, #0]
    b394:	f103 0301 	add.w	r3, r3, #1
    b398:	b2da      	uxtb	r2, r3
    b39a:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b39e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3a2:	701a      	strb	r2, [r3, #0]
    b3a4:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b3a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3ac:	781b      	ldrb	r3, [r3, #0]
    b3ae:	2b27      	cmp	r3, #39	; 0x27
    b3b0:	d9cd      	bls.n	b34e <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b3b2:	f107 070c 	add.w	r7, r7, #12
    b3b6:	46bd      	mov	sp, r7
    b3b8:	bc80      	pop	{r7}
    b3ba:	4770      	bx	lr

0000b3bc <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b3bc:	b480      	push	{r7}
    b3be:	b083      	sub	sp, #12
    b3c0:	af00      	add	r7, sp, #0
    b3c2:	4603      	mov	r3, r0
    b3c4:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b3c6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b3ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3ce:	f04f 0200 	mov.w	r2, #0
    b3d2:	701a      	strb	r2, [r3, #0]
    b3d4:	e028      	b.n	b428 <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b3d6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b3da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3de:	781b      	ldrb	r3, [r3, #0]
    b3e0:	461a      	mov	r2, r3
    b3e2:	f64c 4310 	movw	r3, #52240	; 0xcc10
    b3e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3ea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b3ee:	2b00      	cmp	r3, #0
    b3f0:	d10d      	bne.n	b40e <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b3f2:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b3f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3fa:	781b      	ldrb	r3, [r3, #0]
    b3fc:	461a      	mov	r2, r3
    b3fe:	f64c 4310 	movw	r3, #52240	; 0xcc10
    b402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b406:	88f9      	ldrh	r1, [r7, #6]
    b408:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b40c:	e013      	b.n	b436 <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b40e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b416:	781b      	ldrb	r3, [r3, #0]
    b418:	f103 0301 	add.w	r3, r3, #1
    b41c:	b2da      	uxtb	r2, r3
    b41e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b426:	701a      	strb	r2, [r3, #0]
    b428:	f642 737e 	movw	r3, #12158	; 0x2f7e
    b42c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b430:	781b      	ldrb	r3, [r3, #0]
    b432:	2b27      	cmp	r3, #39	; 0x27
    b434:	d9cf      	bls.n	b3d6 <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b436:	f107 070c 	add.w	r7, r7, #12
    b43a:	46bd      	mov	sp, r7
    b43c:	bc80      	pop	{r7}
    b43e:	4770      	bx	lr

0000b440 <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b440:	b580      	push	{r7, lr}
    b442:	b082      	sub	sp, #8
    b444:	af00      	add	r7, sp, #0
    b446:	4603      	mov	r3, r0
    b448:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b44a:	f64a 432c 	movw	r3, #44076	; 0xac2c
    b44e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b452:	681b      	ldr	r3, [r3, #0]
    b454:	f103 0208 	add.w	r2, r3, #8
    b458:	88fb      	ldrh	r3, [r7, #6]
    b45a:	4610      	mov	r0, r2
    b45c:	4619      	mov	r1, r3
    b45e:	f7ff fc7d 	bl	ad5c <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b462:	f64a 432c 	movw	r3, #44076	; 0xac2c
    b466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b46a:	681a      	ldr	r2, [r3, #0]
    b46c:	f64a 4320 	movw	r3, #44064	; 0xac20
    b470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b474:	781b      	ldrb	r3, [r3, #0]
    b476:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b478:	f64a 432c 	movw	r3, #44076	; 0xac2c
    b47c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b480:	681a      	ldr	r2, [r3, #0]
    b482:	f64a 4320 	movw	r3, #44064	; 0xac20
    b486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b48a:	785b      	ldrb	r3, [r3, #1]
    b48c:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b48e:	f64a 432c 	movw	r3, #44076	; 0xac2c
    b492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b496:	681a      	ldr	r2, [r3, #0]
    b498:	f64a 4320 	movw	r3, #44064	; 0xac20
    b49c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4a0:	789b      	ldrb	r3, [r3, #2]
    b4a2:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b4a4:	f64a 432c 	movw	r3, #44076	; 0xac2c
    b4a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ac:	681a      	ldr	r2, [r3, #0]
    b4ae:	f64a 4320 	movw	r3, #44064	; 0xac20
    b4b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4b6:	78db      	ldrb	r3, [r3, #3]
    b4b8:	72d3      	strb	r3, [r2, #11]
}
    b4ba:	f107 0708 	add.w	r7, r7, #8
    b4be:	46bd      	mov	sp, r7
    b4c0:	bd80      	pop	{r7, pc}
    b4c2:	bf00      	nop

0000b4c4 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b4c4:	b590      	push	{r4, r7, lr}
    b4c6:	b085      	sub	sp, #20
    b4c8:	af00      	add	r7, sp, #0
    b4ca:	4603      	mov	r3, r0
    b4cc:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b4ce:	f64a 432c 	movw	r3, #44076	; 0xac2c
    b4d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4d6:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b4d8:	f240 6394 	movw	r3, #1684	; 0x694
    b4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4e0:	681b      	ldr	r3, [r3, #0]
    b4e2:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b4e6:	f64a 4328 	movw	r3, #44072	; 0xac28
    b4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ee:	601a      	str	r2, [r3, #0]
    b4f0:	f64a 4328 	movw	r3, #44072	; 0xac28
    b4f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4f8:	681a      	ldr	r2, [r3, #0]
    b4fa:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b502:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b504:	79fb      	ldrb	r3, [r7, #7]
    b506:	2b03      	cmp	r3, #3
    b508:	d114      	bne.n	b534 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b50a:	7e63      	ldrb	r3, [r4, #25]
    b50c:	f003 030f 	and.w	r3, r3, #15
    b510:	2b03      	cmp	r3, #3
    b512:	f042 807c 	bne.w	d60e <uip_process+0x214a>
    b516:	8a23      	ldrh	r3, [r4, #16]
    b518:	2b00      	cmp	r3, #0
    b51a:	f042 807a 	bne.w	d612 <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b51e:	f64a 4324 	movw	r3, #44068	; 0xac24
    b522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b526:	f04f 0208 	mov.w	r2, #8
    b52a:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b52c:	f003 fcd0 	bl	eed0 <httpd_appcall>
			goto appsend;
    b530:	f001 bcbc 	b.w	ceac <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b534:	79fb      	ldrb	r3, [r7, #7]
    b536:	2b02      	cmp	r3, #2
    b538:	f040 8109 	bne.w	b74e <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b53c:	f642 7378 	movw	r3, #12152	; 0x2f78
    b540:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b544:	78db      	ldrb	r3, [r3, #3]
    b546:	f103 0301 	add.w	r3, r3, #1
    b54a:	b2da      	uxtb	r2, r3
    b54c:	f642 7378 	movw	r3, #12152	; 0x2f78
    b550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b554:	70da      	strb	r2, [r3, #3]
    b556:	f642 7378 	movw	r3, #12152	; 0x2f78
    b55a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b55e:	78db      	ldrb	r3, [r3, #3]
    b560:	2b00      	cmp	r3, #0
    b562:	d134      	bne.n	b5ce <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b564:	f642 7378 	movw	r3, #12152	; 0x2f78
    b568:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b56c:	789b      	ldrb	r3, [r3, #2]
    b56e:	f103 0301 	add.w	r3, r3, #1
    b572:	b2da      	uxtb	r2, r3
    b574:	f642 7378 	movw	r3, #12152	; 0x2f78
    b578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b57c:	709a      	strb	r2, [r3, #2]
    b57e:	f642 7378 	movw	r3, #12152	; 0x2f78
    b582:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b586:	789b      	ldrb	r3, [r3, #2]
    b588:	2b00      	cmp	r3, #0
    b58a:	d120      	bne.n	b5ce <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b58c:	f642 7378 	movw	r3, #12152	; 0x2f78
    b590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b594:	785b      	ldrb	r3, [r3, #1]
    b596:	f103 0301 	add.w	r3, r3, #1
    b59a:	b2da      	uxtb	r2, r3
    b59c:	f642 7378 	movw	r3, #12152	; 0x2f78
    b5a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5a4:	705a      	strb	r2, [r3, #1]
    b5a6:	f642 7378 	movw	r3, #12152	; 0x2f78
    b5aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5ae:	785b      	ldrb	r3, [r3, #1]
    b5b0:	2b00      	cmp	r3, #0
    b5b2:	d10c      	bne.n	b5ce <uip_process+0x10a>
				{
					++iss[ 0 ];
    b5b4:	f642 7378 	movw	r3, #12152	; 0x2f78
    b5b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5bc:	781b      	ldrb	r3, [r3, #0]
    b5be:	f103 0301 	add.w	r3, r3, #1
    b5c2:	b2da      	uxtb	r2, r3
    b5c4:	f642 7378 	movw	r3, #12152	; 0x2f78
    b5c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5cc:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b5ce:	f64a 4318 	movw	r3, #44056	; 0xac18
    b5d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5d6:	f04f 0200 	mov.w	r2, #0
    b5da:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b5dc:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    b5e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5e4:	f04f 0200 	mov.w	r2, #0
    b5e8:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b5ea:	7e63      	ldrb	r3, [r4, #25]
    b5ec:	2b07      	cmp	r3, #7
    b5ee:	d002      	beq.n	b5f6 <uip_process+0x132>
    b5f0:	7e63      	ldrb	r3, [r4, #25]
    b5f2:	2b05      	cmp	r3, #5
    b5f4:	d10d      	bne.n	b612 <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b5f6:	7ea3      	ldrb	r3, [r4, #26]
    b5f8:	f103 0301 	add.w	r3, r3, #1
    b5fc:	b2db      	uxtb	r3, r3
    b5fe:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b600:	7ea3      	ldrb	r3, [r4, #26]
    b602:	2b78      	cmp	r3, #120	; 0x78
    b604:	d102      	bne.n	b60c <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b606:	f04f 0300 	mov.w	r3, #0
    b60a:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b60c:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b60e:	f002 b81d 	b.w	d64c <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b612:	7e63      	ldrb	r3, [r4, #25]
    b614:	2b00      	cmp	r3, #0
    b616:	f001 87fe 	beq.w	d616 <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b61a:	8a23      	ldrh	r3, [r4, #16]
    b61c:	2b00      	cmp	r3, #0
    b61e:	f000 8085 	beq.w	b72c <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b622:	7ea3      	ldrb	r3, [r4, #26]
    b624:	2b00      	cmp	r3, #0
    b626:	bf14      	ite	ne
    b628:	2200      	movne	r2, #0
    b62a:	2201      	moveq	r2, #1
    b62c:	b2d2      	uxtb	r2, r2
    b62e:	f103 33ff 	add.w	r3, r3, #4294967295
    b632:	b2db      	uxtb	r3, r3
    b634:	76a3      	strb	r3, [r4, #26]
    b636:	2a00      	cmp	r2, #0
    b638:	f001 87ef 	beq.w	d61a <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b63c:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b63e:	2b08      	cmp	r3, #8
    b640:	d008      	beq.n	b654 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b642:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b644:	2b02      	cmp	r3, #2
    b646:	d002      	beq.n	b64e <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b648:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b64a:	2b01      	cmp	r3, #1
    b64c:	d11b      	bne.n	b686 <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b64e:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b650:	2b05      	cmp	r3, #5
    b652:	d118      	bne.n	b686 <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b654:	f04f 0300 	mov.w	r3, #0
    b658:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b65a:	f64a 4324 	movw	r3, #44068	; 0xac24
    b65e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b662:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    b666:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    b668:	f003 fc32 	bl	eed0 <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    b66c:	f240 6394 	movw	r3, #1684	; 0x694
    b670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b674:	681b      	ldr	r3, [r3, #0]
    b676:	f103 030e 	add.w	r3, r3, #14
    b67a:	f04f 0214 	mov.w	r2, #20
    b67e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    b682:	f001 bd9e 	b.w	d1c2 <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    b686:	7ee3      	ldrb	r3, [r4, #27]
    b688:	2b04      	cmp	r3, #4
    b68a:	d806      	bhi.n	b69a <uip_process+0x1d6>
    b68c:	7ee3      	ldrb	r3, [r4, #27]
    b68e:	f04f 0203 	mov.w	r2, #3
    b692:	fa02 f303 	lsl.w	r3, r2, r3
    b696:	b2db      	uxtb	r3, r3
    b698:	e001      	b.n	b69e <uip_process+0x1da>
    b69a:	f04f 0330 	mov.w	r3, #48	; 0x30
    b69e:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    b6a0:	7ee3      	ldrb	r3, [r4, #27]
    b6a2:	f103 0301 	add.w	r3, r3, #1
    b6a6:	b2db      	uxtb	r3, r3
    b6a8:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    b6aa:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    b6b4:	f103 0301 	add.w	r3, r3, #1
    b6b8:	b29a      	uxth	r2, r3
    b6ba:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6c2:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    b6c4:	7e63      	ldrb	r3, [r4, #25]
    b6c6:	f003 030f 	and.w	r3, r3, #15
    b6ca:	f103 33ff 	add.w	r3, r3, #4294967295
    b6ce:	2b07      	cmp	r3, #7
    b6d0:	f201 87a5 	bhi.w	d61e <uip_process+0x215a>
    b6d4:	a201      	add	r2, pc, #4	; (adr r2, b6dc <uip_process+0x218>)
    b6d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b6da:	bf00      	nop
    b6dc:	0000c5b3 	.word	0x0000c5b3
    b6e0:	0000b6fd 	.word	0x0000b6fd
    b6e4:	0000b717 	.word	0x0000b717
    b6e8:	0000cd15 	.word	0x0000cd15
    b6ec:	0000d61f 	.word	0x0000d61f
    b6f0:	0000cd15 	.word	0x0000cd15
    b6f4:	0000d61f 	.word	0x0000d61f
    b6f8:	0000cd15 	.word	0x0000cd15
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    b6fc:	f240 6394 	movw	r3, #1684	; 0x694
    b700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b704:	681b      	ldr	r3, [r3, #0]
    b706:	f103 030e 	add.w	r3, r3, #14
    b70a:	f04f 0200 	mov.w	r2, #0
    b70e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    b712:	f000 bf5e 	b.w	c5d2 <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    b716:	f64a 4324 	movw	r3, #44068	; 0xac24
    b71a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b71e:	f04f 0204 	mov.w	r2, #4
    b722:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    b724:	f003 fbd4 	bl	eed0 <httpd_appcall>
							goto apprexmit;
    b728:	f001 bc39 	b.w	cf9e <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    b72c:	7e63      	ldrb	r3, [r4, #25]
    b72e:	f003 030f 	and.w	r3, r3, #15
    b732:	2b03      	cmp	r3, #3
    b734:	f041 8775 	bne.w	d622 <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    b738:	f64a 4324 	movw	r3, #44068	; 0xac24
    b73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b740:	f04f 0208 	mov.w	r2, #8
    b744:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    b746:	f003 fbc3 	bl	eed0 <httpd_appcall>
				goto appsend;
    b74a:	f001 bbaf 	b.w	ceac <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    b74e:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b756:	881b      	ldrh	r3, [r3, #0]
    b758:	f103 0301 	add.w	r3, r3, #1
    b75c:	b29a      	uxth	r2, r3
    b75e:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b766:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    b768:	f240 6394 	movw	r3, #1684	; 0x694
    b76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b770:	681b      	ldr	r3, [r3, #0]
    b772:	f103 030e 	add.w	r3, r3, #14
    b776:	781b      	ldrb	r3, [r3, #0]
    b778:	2b45      	cmp	r3, #69	; 0x45
    b77a:	d01b      	beq.n	b7b4 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    b77c:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b784:	88db      	ldrh	r3, [r3, #6]
    b786:	f103 0301 	add.w	r3, r3, #1
    b78a:	b29a      	uxth	r2, r3
    b78c:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b794:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    b796:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b79a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b79e:	891b      	ldrh	r3, [r3, #8]
    b7a0:	f103 0301 	add.w	r3, r3, #1
    b7a4:	b29a      	uxth	r2, r3
    b7a6:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b7aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7ae:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    b7b0:	f001 bf4c 	b.w	d64c <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    b7b4:	f240 6394 	movw	r3, #1684	; 0x694
    b7b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7bc:	681b      	ldr	r3, [r3, #0]
    b7be:	f103 030e 	add.w	r3, r3, #14
    b7c2:	789b      	ldrb	r3, [r3, #2]
    b7c4:	ea4f 2203 	mov.w	r2, r3, lsl #8
    b7c8:	f240 6394 	movw	r3, #1684	; 0x694
    b7cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7d0:	681b      	ldr	r3, [r3, #0]
    b7d2:	f103 030e 	add.w	r3, r3, #14
    b7d6:	78db      	ldrb	r3, [r3, #3]
    b7d8:	441a      	add	r2, r3
    b7da:	f64a 4318 	movw	r3, #44056	; 0xac18
    b7de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7e2:	881b      	ldrh	r3, [r3, #0]
    b7e4:	429a      	cmp	r2, r3
    b7e6:	f301 871e 	bgt.w	d626 <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    b7ea:	f240 6394 	movw	r3, #1684	; 0x694
    b7ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7f2:	681b      	ldr	r3, [r3, #0]
    b7f4:	f103 030e 	add.w	r3, r3, #14
    b7f8:	789b      	ldrb	r3, [r3, #2]
    b7fa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b7fe:	b29a      	uxth	r2, r3
    b800:	f240 6394 	movw	r3, #1684	; 0x694
    b804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b808:	681b      	ldr	r3, [r3, #0]
    b80a:	f103 030e 	add.w	r3, r3, #14
    b80e:	78db      	ldrb	r3, [r3, #3]
    b810:	4413      	add	r3, r2
    b812:	b29a      	uxth	r2, r3
    b814:	f64a 4318 	movw	r3, #44056	; 0xac18
    b818:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b81c:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    b81e:	f240 6394 	movw	r3, #1684	; 0x694
    b822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b826:	681b      	ldr	r3, [r3, #0]
    b828:	f103 030e 	add.w	r3, r3, #14
    b82c:	799b      	ldrb	r3, [r3, #6]
    b82e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    b832:	2b00      	cmp	r3, #0
    b834:	d109      	bne.n	b84a <uip_process+0x386>
    b836:	f240 6394 	movw	r3, #1684	; 0x694
    b83a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b83e:	681b      	ldr	r3, [r3, #0]
    b840:	f103 030e 	add.w	r3, r3, #14
    b844:	79db      	ldrb	r3, [r3, #7]
    b846:	2b00      	cmp	r3, #0
    b848:	d01b      	beq.n	b882 <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    b84a:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b852:	88db      	ldrh	r3, [r3, #6]
    b854:	f103 0301 	add.w	r3, r3, #1
    b858:	b29a      	uxth	r2, r3
    b85a:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b85e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b862:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    b864:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b86c:	89db      	ldrh	r3, [r3, #14]
    b86e:	f103 0301 	add.w	r3, r3, #1
    b872:	b29a      	uxth	r2, r3
    b874:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b878:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b87c:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    b87e:	f001 bee5 	b.w	d64c <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    b882:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    b886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b88a:	881a      	ldrh	r2, [r3, #0]
    b88c:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    b890:	f2c0 0301 	movt	r3, #1
    b894:	881b      	ldrh	r3, [r3, #0]
    b896:	429a      	cmp	r2, r3
    b898:	d10b      	bne.n	b8b2 <uip_process+0x3ee>
    b89a:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    b89e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8a2:	885a      	ldrh	r2, [r3, #2]
    b8a4:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    b8a8:	f2c0 0301 	movt	r3, #1
    b8ac:	885b      	ldrh	r3, [r3, #2]
    b8ae:	429a      	cmp	r2, r3
    b8b0:	d038      	beq.n	b924 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    b8b2:	f240 6394 	movw	r3, #1684	; 0x694
    b8b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8ba:	681b      	ldr	r3, [r3, #0]
    b8bc:	f103 030e 	add.w	r3, r3, #14
    b8c0:	7c1a      	ldrb	r2, [r3, #16]
    b8c2:	7c5b      	ldrb	r3, [r3, #17]
    b8c4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b8c8:	ea43 0302 	orr.w	r3, r3, r2
    b8cc:	b29a      	uxth	r2, r3
    b8ce:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    b8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8d6:	881b      	ldrh	r3, [r3, #0]
    b8d8:	429a      	cmp	r2, r3
    b8da:	d114      	bne.n	b906 <uip_process+0x442>
    b8dc:	f240 6394 	movw	r3, #1684	; 0x694
    b8e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8e4:	681b      	ldr	r3, [r3, #0]
    b8e6:	f103 030e 	add.w	r3, r3, #14
    b8ea:	7c9a      	ldrb	r2, [r3, #18]
    b8ec:	7cdb      	ldrb	r3, [r3, #19]
    b8ee:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b8f2:	ea43 0302 	orr.w	r3, r3, r2
    b8f6:	b29a      	uxth	r2, r3
    b8f8:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    b8fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b900:	885b      	ldrh	r3, [r3, #2]
    b902:	429a      	cmp	r2, r3
    b904:	d00e      	beq.n	b924 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    b906:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b90a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b90e:	88db      	ldrh	r3, [r3, #6]
    b910:	f103 0301 	add.w	r3, r3, #1
    b914:	b29a      	uxth	r2, r3
    b916:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b91a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b91e:	80da      	strh	r2, [r3, #6]
				goto drop;
    b920:	f001 be94 	b.w	d64c <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    b924:	f7ff fb24 	bl	af70 <uip_ipchksum>
    b928:	4603      	mov	r3, r0
    b92a:	461a      	mov	r2, r3
    b92c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    b930:	429a      	cmp	r2, r3
    b932:	d01b      	beq.n	b96c <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    b934:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b93c:	88db      	ldrh	r3, [r3, #6]
    b93e:	f103 0301 	add.w	r3, r3, #1
    b942:	b29a      	uxth	r2, r3
    b944:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b94c:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    b94e:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b956:	8a1b      	ldrh	r3, [r3, #16]
    b958:	f103 0301 	add.w	r3, r3, #1
    b95c:	b29a      	uxth	r2, r3
    b95e:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b962:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b966:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    b968:	f001 be70 	b.w	d64c <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    b96c:	f240 6394 	movw	r3, #1684	; 0x694
    b970:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b974:	681b      	ldr	r3, [r3, #0]
    b976:	f103 030e 	add.w	r3, r3, #14
    b97a:	7a5b      	ldrb	r3, [r3, #9]
    b97c:	2b06      	cmp	r3, #6
    b97e:	f000 8151 	beq.w	bc24 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    b982:	f240 6394 	movw	r3, #1684	; 0x694
    b986:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b98a:	681b      	ldr	r3, [r3, #0]
    b98c:	f103 030e 	add.w	r3, r3, #14
    b990:	7a5b      	ldrb	r3, [r3, #9]
    b992:	2b01      	cmp	r3, #1
    b994:	d01b      	beq.n	b9ce <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    b996:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b99e:	88db      	ldrh	r3, [r3, #6]
    b9a0:	f103 0301 	add.w	r3, r3, #1
    b9a4:	b29a      	uxth	r2, r3
    b9a6:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b9aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ae:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    b9b0:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9b8:	8a5b      	ldrh	r3, [r3, #18]
    b9ba:	f103 0301 	add.w	r3, r3, #1
    b9be:	b29a      	uxth	r2, r3
    b9c0:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9c8:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    b9ca:	f001 be3f 	b.w	d64c <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    b9ce:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9d6:	8a9b      	ldrh	r3, [r3, #20]
    b9d8:	f103 0301 	add.w	r3, r3, #1
    b9dc:	b29a      	uxth	r2, r3
    b9de:	f64c 4364 	movw	r3, #52324	; 0xcc64
    b9e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9e6:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    b9e8:	f240 6394 	movw	r3, #1684	; 0x694
    b9ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9f0:	681b      	ldr	r3, [r3, #0]
    b9f2:	f103 030e 	add.w	r3, r3, #14
    b9f6:	7d1b      	ldrb	r3, [r3, #20]
    b9f8:	2b08      	cmp	r3, #8
    b9fa:	d01b      	beq.n	ba34 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    b9fc:	f64c 4364 	movw	r3, #52324	; 0xcc64
    ba00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba04:	8b1b      	ldrh	r3, [r3, #24]
    ba06:	f103 0301 	add.w	r3, r3, #1
    ba0a:	b29a      	uxth	r2, r3
    ba0c:	f64c 4364 	movw	r3, #52324	; 0xcc64
    ba10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba14:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    ba16:	f64c 4364 	movw	r3, #52324	; 0xcc64
    ba1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba1e:	8b5b      	ldrh	r3, [r3, #26]
    ba20:	f103 0301 	add.w	r3, r3, #1
    ba24:	b29a      	uxth	r2, r3
    ba26:	f64c 4364 	movw	r3, #52324	; 0xcc64
    ba2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba2e:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    ba30:	f001 be0c 	b.w	d64c <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    ba34:	f240 6394 	movw	r3, #1684	; 0x694
    ba38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba3c:	681b      	ldr	r3, [r3, #0]
    ba3e:	f103 030e 	add.w	r3, r3, #14
    ba42:	f04f 0200 	mov.w	r2, #0
    ba46:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    ba48:	f240 6394 	movw	r3, #1684	; 0x694
    ba4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba50:	681b      	ldr	r3, [r3, #0]
    ba52:	f103 030e 	add.w	r3, r3, #14
    ba56:	7d9a      	ldrb	r2, [r3, #22]
    ba58:	7ddb      	ldrb	r3, [r3, #23]
    ba5a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ba5e:	ea43 0302 	orr.w	r3, r3, r2
    ba62:	b29a      	uxth	r2, r3
    ba64:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    ba68:	429a      	cmp	r2, r3
    ba6a:	d927      	bls.n	babc <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    ba6c:	f240 6394 	movw	r3, #1684	; 0x694
    ba70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba74:	681b      	ldr	r3, [r3, #0]
    ba76:	f103 020e 	add.w	r2, r3, #14
    ba7a:	f240 6394 	movw	r3, #1684	; 0x694
    ba7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba82:	681b      	ldr	r3, [r3, #0]
    ba84:	f103 030e 	add.w	r3, r3, #14
    ba88:	7d99      	ldrb	r1, [r3, #22]
    ba8a:	7ddb      	ldrb	r3, [r3, #23]
    ba8c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ba90:	ea43 0301 	orr.w	r3, r3, r1
    ba94:	b29b      	uxth	r3, r3
    ba96:	f103 0309 	add.w	r3, r3, #9
    ba9a:	b29b      	uxth	r3, r3
    ba9c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    baa0:	f04f 0000 	mov.w	r0, #0
    baa4:	ea40 0101 	orr.w	r1, r0, r1
    baa8:	7591      	strb	r1, [r2, #22]
    baaa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    baae:	b29b      	uxth	r3, r3
    bab0:	f04f 0100 	mov.w	r1, #0
    bab4:	ea41 0303 	orr.w	r3, r1, r3
    bab8:	75d3      	strb	r3, [r2, #23]
    baba:	e026      	b.n	bb0a <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    babc:	f240 6394 	movw	r3, #1684	; 0x694
    bac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bac4:	681b      	ldr	r3, [r3, #0]
    bac6:	f103 020e 	add.w	r2, r3, #14
    baca:	f240 6394 	movw	r3, #1684	; 0x694
    bace:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bad2:	681b      	ldr	r3, [r3, #0]
    bad4:	f103 030e 	add.w	r3, r3, #14
    bad8:	7d99      	ldrb	r1, [r3, #22]
    bada:	7ddb      	ldrb	r3, [r3, #23]
    badc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bae0:	ea43 0301 	orr.w	r3, r3, r1
    bae4:	b29b      	uxth	r3, r3
    bae6:	f103 0308 	add.w	r3, r3, #8
    baea:	b29b      	uxth	r3, r3
    baec:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    baf0:	f04f 0000 	mov.w	r0, #0
    baf4:	ea40 0101 	orr.w	r1, r0, r1
    baf8:	7591      	strb	r1, [r2, #22]
    bafa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bafe:	b29b      	uxth	r3, r3
    bb00:	f04f 0100 	mov.w	r1, #0
    bb04:	ea41 0303 	orr.w	r3, r1, r3
    bb08:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    bb0a:	f240 6394 	movw	r3, #1684	; 0x694
    bb0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb12:	681b      	ldr	r3, [r3, #0]
    bb14:	f103 020e 	add.w	r2, r3, #14
    bb18:	f240 6394 	movw	r3, #1684	; 0x694
    bb1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb20:	681b      	ldr	r3, [r3, #0]
    bb22:	f103 030e 	add.w	r3, r3, #14
    bb26:	7b1b      	ldrb	r3, [r3, #12]
    bb28:	7413      	strb	r3, [r2, #16]
    bb2a:	f240 6394 	movw	r3, #1684	; 0x694
    bb2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb32:	681b      	ldr	r3, [r3, #0]
    bb34:	f103 020e 	add.w	r2, r3, #14
    bb38:	f240 6394 	movw	r3, #1684	; 0x694
    bb3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb40:	681b      	ldr	r3, [r3, #0]
    bb42:	f103 030e 	add.w	r3, r3, #14
    bb46:	7b5b      	ldrb	r3, [r3, #13]
    bb48:	7453      	strb	r3, [r2, #17]
    bb4a:	f240 6394 	movw	r3, #1684	; 0x694
    bb4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb52:	681b      	ldr	r3, [r3, #0]
    bb54:	f103 020e 	add.w	r2, r3, #14
    bb58:	f240 6394 	movw	r3, #1684	; 0x694
    bb5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb60:	681b      	ldr	r3, [r3, #0]
    bb62:	f103 030e 	add.w	r3, r3, #14
    bb66:	7b9b      	ldrb	r3, [r3, #14]
    bb68:	7493      	strb	r3, [r2, #18]
    bb6a:	f240 6394 	movw	r3, #1684	; 0x694
    bb6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb72:	681b      	ldr	r3, [r3, #0]
    bb74:	f103 020e 	add.w	r2, r3, #14
    bb78:	f240 6394 	movw	r3, #1684	; 0x694
    bb7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb80:	681b      	ldr	r3, [r3, #0]
    bb82:	f103 030e 	add.w	r3, r3, #14
    bb86:	7bdb      	ldrb	r3, [r3, #15]
    bb88:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bb8a:	f240 6394 	movw	r3, #1684	; 0x694
    bb8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb92:	681b      	ldr	r3, [r3, #0]
    bb94:	f103 020e 	add.w	r2, r3, #14
    bb98:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    bb9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bba0:	781b      	ldrb	r3, [r3, #0]
    bba2:	7313      	strb	r3, [r2, #12]
    bba4:	f240 6394 	movw	r3, #1684	; 0x694
    bba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbac:	681b      	ldr	r3, [r3, #0]
    bbae:	f103 020e 	add.w	r2, r3, #14
    bbb2:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    bbb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbba:	785b      	ldrb	r3, [r3, #1]
    bbbc:	7353      	strb	r3, [r2, #13]
    bbbe:	f240 6394 	movw	r3, #1684	; 0x694
    bbc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbc6:	681b      	ldr	r3, [r3, #0]
    bbc8:	f103 020e 	add.w	r2, r3, #14
    bbcc:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    bbd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbd4:	789b      	ldrb	r3, [r3, #2]
    bbd6:	7393      	strb	r3, [r2, #14]
    bbd8:	f240 6394 	movw	r3, #1684	; 0x694
    bbdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbe0:	681b      	ldr	r3, [r3, #0]
    bbe2:	f103 020e 	add.w	r2, r3, #14
    bbe6:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    bbea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbee:	78db      	ldrb	r3, [r3, #3]
    bbf0:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    bbf2:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bbf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbfa:	8adb      	ldrh	r3, [r3, #22]
    bbfc:	f103 0301 	add.w	r3, r3, #1
    bc00:	b29a      	uxth	r2, r3
    bc02:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc0a:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    bc0c:	f240 6394 	movw	r3, #1684	; 0x694
    bc10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc14:	681b      	ldr	r3, [r3, #0]
    bc16:	f103 030e 	add.w	r3, r3, #14
    bc1a:	f04f 0240 	mov.w	r2, #64	; 0x40
    bc1e:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    bc20:	f001 bc57 	b.w	d4d2 <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    bc24:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    bc26:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc2e:	8bdb      	ldrh	r3, [r3, #30]
    bc30:	f103 0301 	add.w	r3, r3, #1
    bc34:	b29a      	uxth	r2, r3
    bc36:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc3e:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    bc40:	f7ff fa0e 	bl	b060 <uip_tcpchksum>
    bc44:	4603      	mov	r3, r0
    bc46:	461a      	mov	r2, r3
    bc48:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bc4c:	429a      	cmp	r2, r3
    bc4e:	d01b      	beq.n	bc88 <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    bc50:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc58:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    bc5a:	f103 0301 	add.w	r3, r3, #1
    bc5e:	b29a      	uxth	r2, r3
    bc60:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc68:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    bc6a:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    bc74:	f103 0301 	add.w	r3, r3, #1
    bc78:	b29a      	uxth	r2, r3
    bc7a:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bc7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc82:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    bc84:	f001 bce2 	b.w	d64c <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bc88:	f64a 4430 	movw	r4, #44080	; 0xac30
    bc8c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bc90:	e049      	b.n	bd26 <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    bc92:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bc94:	2b00      	cmp	r3, #0
    bc96:	d044      	beq.n	bd22 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    bc98:	f240 6394 	movw	r3, #1684	; 0x694
    bc9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bca0:	681b      	ldr	r3, [r3, #0]
    bca2:	f103 030e 	add.w	r3, r3, #14
    bca6:	7d9a      	ldrb	r2, [r3, #22]
    bca8:	7ddb      	ldrb	r3, [r3, #23]
    bcaa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bcae:	ea43 0302 	orr.w	r3, r3, r2
    bcb2:	b29a      	uxth	r2, r3
    bcb4:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bcb6:	429a      	cmp	r2, r3
    bcb8:	d133      	bne.n	bd22 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    bcba:	f240 6394 	movw	r3, #1684	; 0x694
    bcbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcc2:	681b      	ldr	r3, [r3, #0]
    bcc4:	f103 030e 	add.w	r3, r3, #14
    bcc8:	7d1a      	ldrb	r2, [r3, #20]
    bcca:	7d5b      	ldrb	r3, [r3, #21]
    bccc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bcd0:	ea43 0302 	orr.w	r3, r3, r2
    bcd4:	b29a      	uxth	r2, r3
    bcd6:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bcd8:	429a      	cmp	r2, r3
    bcda:	d122      	bne.n	bd22 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bcdc:	f240 6394 	movw	r3, #1684	; 0x694
    bce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bce4:	681b      	ldr	r3, [r3, #0]
    bce6:	f103 030e 	add.w	r3, r3, #14
    bcea:	7b1a      	ldrb	r2, [r3, #12]
    bcec:	7b5b      	ldrb	r3, [r3, #13]
    bcee:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bcf2:	ea43 0302 	orr.w	r3, r3, r2
    bcf6:	b29a      	uxth	r2, r3
    bcf8:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bcfa:	429a      	cmp	r2, r3
    bcfc:	d111      	bne.n	bd22 <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bcfe:	f240 6394 	movw	r3, #1684	; 0x694
    bd02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd06:	681b      	ldr	r3, [r3, #0]
    bd08:	f103 030e 	add.w	r3, r3, #14
    bd0c:	7b9a      	ldrb	r2, [r3, #14]
    bd0e:	7bdb      	ldrb	r3, [r3, #15]
    bd10:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bd14:	ea43 0302 	orr.w	r3, r3, r2
    bd18:	b29a      	uxth	r2, r3
    bd1a:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bd1c:	429a      	cmp	r2, r3
    bd1e:	f000 84ad 	beq.w	c67c <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bd22:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    bd26:	4b30      	ldr	r3, [pc, #192]	; (bde8 <uip_process+0x924>)
    bd28:	429c      	cmp	r4, r3
    bd2a:	d9b2      	bls.n	bc92 <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    bd2c:	f240 6394 	movw	r3, #1684	; 0x694
    bd30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd34:	681b      	ldr	r3, [r3, #0]
    bd36:	f103 030e 	add.w	r3, r3, #14
    bd3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bd3e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bd42:	2b02      	cmp	r3, #2
    bd44:	d152      	bne.n	bdec <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    bd46:	f240 6394 	movw	r3, #1684	; 0x694
    bd4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd4e:	681b      	ldr	r3, [r3, #0]
    bd50:	f103 030e 	add.w	r3, r3, #14
    bd54:	7d9a      	ldrb	r2, [r3, #22]
    bd56:	7ddb      	ldrb	r3, [r3, #23]
    bd58:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bd5c:	ea43 0302 	orr.w	r3, r3, r2
    bd60:	b29a      	uxth	r2, r3
    bd62:	f642 7380 	movw	r3, #12160	; 0x2f80
    bd66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd6a:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bd6c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bd70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd74:	f04f 0200 	mov.w	r2, #0
    bd78:	701a      	strb	r2, [r3, #0]
    bd7a:	e020      	b.n	bdbe <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    bd7c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bd80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd84:	781b      	ldrb	r3, [r3, #0]
    bd86:	461a      	mov	r2, r3
    bd88:	f64c 4310 	movw	r3, #52240	; 0xcc10
    bd8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd90:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    bd94:	f642 7380 	movw	r3, #12160	; 0x2f80
    bd98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd9c:	881b      	ldrh	r3, [r3, #0]
    bd9e:	429a      	cmp	r2, r3
    bda0:	f000 8206 	beq.w	c1b0 <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bda4:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bda8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdac:	781b      	ldrb	r3, [r3, #0]
    bdae:	f103 0301 	add.w	r3, r3, #1
    bdb2:	b2da      	uxtb	r2, r3
    bdb4:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bdb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdbc:	701a      	strb	r2, [r3, #0]
    bdbe:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bdc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdc6:	781b      	ldrb	r3, [r3, #0]
    bdc8:	2b27      	cmp	r3, #39	; 0x27
    bdca:	d9d7      	bls.n	bd7c <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    bdcc:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bdd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    bdd6:	f103 0301 	add.w	r3, r3, #1
    bdda:	b29a      	uxth	r2, r3
    bddc:	f64c 4364 	movw	r3, #52324	; 0xcc64
    bde0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bde4:	85da      	strh	r2, [r3, #46]	; 0x2e
    bde6:	e002      	b.n	bdee <uip_process+0x92a>
    bde8:	2000cb44 	.word	0x2000cb44
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    bdec:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    bdee:	f240 6394 	movw	r3, #1684	; 0x694
    bdf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf6:	681b      	ldr	r3, [r3, #0]
    bdf8:	f103 030e 	add.w	r3, r3, #14
    bdfc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    be00:	f003 0304 	and.w	r3, r3, #4
    be04:	2b00      	cmp	r3, #0
    be06:	f041 8410 	bne.w	d62a <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    be0a:	f64c 4364 	movw	r3, #52324	; 0xcc64
    be0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    be14:	f103 0301 	add.w	r3, r3, #1
    be18:	b29a      	uxth	r2, r3
    be1a:	f64c 4364 	movw	r3, #52324	; 0xcc64
    be1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be22:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    be24:	f240 6394 	movw	r3, #1684	; 0x694
    be28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be2c:	681b      	ldr	r3, [r3, #0]
    be2e:	f103 030e 	add.w	r3, r3, #14
    be32:	f04f 0214 	mov.w	r2, #20
    be36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    be3a:	f64a 4318 	movw	r3, #44056	; 0xac18
    be3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be42:	f04f 0228 	mov.w	r2, #40	; 0x28
    be46:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    be48:	f240 6394 	movw	r3, #1684	; 0x694
    be4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be50:	681b      	ldr	r3, [r3, #0]
    be52:	f103 030e 	add.w	r3, r3, #14
    be56:	f04f 0250 	mov.w	r2, #80	; 0x50
    be5a:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    be5e:	f240 6394 	movw	r3, #1684	; 0x694
    be62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be66:	681b      	ldr	r3, [r3, #0]
    be68:	f103 030e 	add.w	r3, r3, #14
    be6c:	7eda      	ldrb	r2, [r3, #27]
    be6e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    be72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be76:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    be78:	f240 6394 	movw	r3, #1684	; 0x694
    be7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be80:	681b      	ldr	r3, [r3, #0]
    be82:	f103 020e 	add.w	r2, r3, #14
    be86:	f240 6394 	movw	r3, #1684	; 0x694
    be8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be8e:	681b      	ldr	r3, [r3, #0]
    be90:	f103 030e 	add.w	r3, r3, #14
    be94:	7fdb      	ldrb	r3, [r3, #31]
    be96:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    be98:	f240 6394 	movw	r3, #1684	; 0x694
    be9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bea0:	681b      	ldr	r3, [r3, #0]
    bea2:	f103 020e 	add.w	r2, r3, #14
    bea6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    beaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beae:	781b      	ldrb	r3, [r3, #0]
    beb0:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    beb2:	f240 6394 	movw	r3, #1684	; 0x694
    beb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beba:	681b      	ldr	r3, [r3, #0]
    bebc:	f103 030e 	add.w	r3, r3, #14
    bec0:	7e9a      	ldrb	r2, [r3, #26]
    bec2:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beca:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    becc:	f240 6394 	movw	r3, #1684	; 0x694
    bed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bed4:	681b      	ldr	r3, [r3, #0]
    bed6:	f103 020e 	add.w	r2, r3, #14
    beda:	f240 6394 	movw	r3, #1684	; 0x694
    bede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bee2:	681b      	ldr	r3, [r3, #0]
    bee4:	f103 030e 	add.w	r3, r3, #14
    bee8:	7f9b      	ldrb	r3, [r3, #30]
    beea:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    beec:	f240 6394 	movw	r3, #1684	; 0x694
    bef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bef4:	681b      	ldr	r3, [r3, #0]
    bef6:	f103 020e 	add.w	r2, r3, #14
    befa:	f642 737e 	movw	r3, #12158	; 0x2f7e
    befe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf02:	781b      	ldrb	r3, [r3, #0]
    bf04:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    bf06:	f240 6394 	movw	r3, #1684	; 0x694
    bf0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf0e:	681b      	ldr	r3, [r3, #0]
    bf10:	f103 030e 	add.w	r3, r3, #14
    bf14:	7e5a      	ldrb	r2, [r3, #25]
    bf16:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bf1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf1e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    bf20:	f240 6394 	movw	r3, #1684	; 0x694
    bf24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf28:	681b      	ldr	r3, [r3, #0]
    bf2a:	f103 020e 	add.w	r2, r3, #14
    bf2e:	f240 6394 	movw	r3, #1684	; 0x694
    bf32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf36:	681b      	ldr	r3, [r3, #0]
    bf38:	f103 030e 	add.w	r3, r3, #14
    bf3c:	7f5b      	ldrb	r3, [r3, #29]
    bf3e:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    bf40:	f240 6394 	movw	r3, #1684	; 0x694
    bf44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf48:	681b      	ldr	r3, [r3, #0]
    bf4a:	f103 020e 	add.w	r2, r3, #14
    bf4e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bf52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf56:	781b      	ldrb	r3, [r3, #0]
    bf58:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    bf5a:	f240 6394 	movw	r3, #1684	; 0x694
    bf5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf62:	681b      	ldr	r3, [r3, #0]
    bf64:	f103 030e 	add.w	r3, r3, #14
    bf68:	7e1a      	ldrb	r2, [r3, #24]
    bf6a:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bf6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf72:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    bf74:	f240 6394 	movw	r3, #1684	; 0x694
    bf78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf7c:	681b      	ldr	r3, [r3, #0]
    bf7e:	f103 020e 	add.w	r2, r3, #14
    bf82:	f240 6394 	movw	r3, #1684	; 0x694
    bf86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf8a:	681b      	ldr	r3, [r3, #0]
    bf8c:	f103 030e 	add.w	r3, r3, #14
    bf90:	7f1b      	ldrb	r3, [r3, #28]
    bf92:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    bf94:	f240 6394 	movw	r3, #1684	; 0x694
    bf98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf9c:	681b      	ldr	r3, [r3, #0]
    bf9e:	f103 020e 	add.w	r2, r3, #14
    bfa2:	f642 737e 	movw	r3, #12158	; 0x2f7e
    bfa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfaa:	781b      	ldrb	r3, [r3, #0]
    bfac:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    bfae:	f240 6394 	movw	r3, #1684	; 0x694
    bfb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb6:	681b      	ldr	r3, [r3, #0]
    bfb8:	f103 030e 	add.w	r3, r3, #14
    bfbc:	7fda      	ldrb	r2, [r3, #31]
    bfbe:	f102 0201 	add.w	r2, r2, #1
    bfc2:	b2d2      	uxtb	r2, r2
    bfc4:	77da      	strb	r2, [r3, #31]
    bfc6:	7fdb      	ldrb	r3, [r3, #31]
    bfc8:	2b00      	cmp	r3, #0
    bfca:	d129      	bne.n	c020 <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    bfcc:	f240 6394 	movw	r3, #1684	; 0x694
    bfd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfd4:	681b      	ldr	r3, [r3, #0]
    bfd6:	f103 030e 	add.w	r3, r3, #14
    bfda:	7f9a      	ldrb	r2, [r3, #30]
    bfdc:	f102 0201 	add.w	r2, r2, #1
    bfe0:	b2d2      	uxtb	r2, r2
    bfe2:	779a      	strb	r2, [r3, #30]
    bfe4:	7f9b      	ldrb	r3, [r3, #30]
    bfe6:	2b00      	cmp	r3, #0
    bfe8:	d11a      	bne.n	c020 <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    bfea:	f240 6394 	movw	r3, #1684	; 0x694
    bfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bff2:	681b      	ldr	r3, [r3, #0]
    bff4:	f103 030e 	add.w	r3, r3, #14
    bff8:	7f5a      	ldrb	r2, [r3, #29]
    bffa:	f102 0201 	add.w	r2, r2, #1
    bffe:	b2d2      	uxtb	r2, r2
    c000:	775a      	strb	r2, [r3, #29]
    c002:	7f5b      	ldrb	r3, [r3, #29]
    c004:	2b00      	cmp	r3, #0
    c006:	d10b      	bne.n	c020 <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    c008:	f240 6394 	movw	r3, #1684	; 0x694
    c00c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c010:	681b      	ldr	r3, [r3, #0]
    c012:	f103 030e 	add.w	r3, r3, #14
    c016:	7f1a      	ldrb	r2, [r3, #28]
    c018:	f102 0201 	add.w	r2, r2, #1
    c01c:	b2d2      	uxtb	r2, r2
    c01e:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    c020:	f240 6394 	movw	r3, #1684	; 0x694
    c024:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c028:	681b      	ldr	r3, [r3, #0]
    c02a:	f103 030e 	add.w	r3, r3, #14
    c02e:	7d1a      	ldrb	r2, [r3, #20]
    c030:	7d5b      	ldrb	r3, [r3, #21]
    c032:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c036:	ea43 0302 	orr.w	r3, r3, r2
    c03a:	b29a      	uxth	r2, r3
    c03c:	f642 7380 	movw	r3, #12160	; 0x2f80
    c040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c044:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    c046:	f240 6394 	movw	r3, #1684	; 0x694
    c04a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c04e:	681b      	ldr	r3, [r3, #0]
    c050:	f103 020e 	add.w	r2, r3, #14
    c054:	f240 6394 	movw	r3, #1684	; 0x694
    c058:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c05c:	681b      	ldr	r3, [r3, #0]
    c05e:	f103 030e 	add.w	r3, r3, #14
    c062:	7d99      	ldrb	r1, [r3, #22]
    c064:	7ddb      	ldrb	r3, [r3, #23]
    c066:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c06a:	ea43 0301 	orr.w	r3, r3, r1
    c06e:	b29b      	uxth	r3, r3
    c070:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c074:	f04f 0000 	mov.w	r0, #0
    c078:	ea40 0101 	orr.w	r1, r0, r1
    c07c:	7511      	strb	r1, [r2, #20]
    c07e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c082:	b29b      	uxth	r3, r3
    c084:	f04f 0100 	mov.w	r1, #0
    c088:	ea41 0303 	orr.w	r3, r1, r3
    c08c:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    c08e:	f240 6394 	movw	r3, #1684	; 0x694
    c092:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c096:	681b      	ldr	r3, [r3, #0]
    c098:	f103 020e 	add.w	r2, r3, #14
    c09c:	f642 7380 	movw	r3, #12160	; 0x2f80
    c0a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0a4:	881b      	ldrh	r3, [r3, #0]
    c0a6:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c0aa:	f04f 0000 	mov.w	r0, #0
    c0ae:	ea40 0101 	orr.w	r1, r0, r1
    c0b2:	7591      	strb	r1, [r2, #22]
    c0b4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c0b8:	b29b      	uxth	r3, r3
    c0ba:	f04f 0100 	mov.w	r1, #0
    c0be:	ea41 0303 	orr.w	r3, r1, r3
    c0c2:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    c0c4:	f240 6394 	movw	r3, #1684	; 0x694
    c0c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0cc:	681b      	ldr	r3, [r3, #0]
    c0ce:	f103 020e 	add.w	r2, r3, #14
    c0d2:	f240 6394 	movw	r3, #1684	; 0x694
    c0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0da:	681b      	ldr	r3, [r3, #0]
    c0dc:	f103 030e 	add.w	r3, r3, #14
    c0e0:	7b1b      	ldrb	r3, [r3, #12]
    c0e2:	7413      	strb	r3, [r2, #16]
    c0e4:	f240 6394 	movw	r3, #1684	; 0x694
    c0e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ec:	681b      	ldr	r3, [r3, #0]
    c0ee:	f103 020e 	add.w	r2, r3, #14
    c0f2:	f240 6394 	movw	r3, #1684	; 0x694
    c0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0fa:	681b      	ldr	r3, [r3, #0]
    c0fc:	f103 030e 	add.w	r3, r3, #14
    c100:	7b5b      	ldrb	r3, [r3, #13]
    c102:	7453      	strb	r3, [r2, #17]
    c104:	f240 6394 	movw	r3, #1684	; 0x694
    c108:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c10c:	681b      	ldr	r3, [r3, #0]
    c10e:	f103 020e 	add.w	r2, r3, #14
    c112:	f240 6394 	movw	r3, #1684	; 0x694
    c116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c11a:	681b      	ldr	r3, [r3, #0]
    c11c:	f103 030e 	add.w	r3, r3, #14
    c120:	7b9b      	ldrb	r3, [r3, #14]
    c122:	7493      	strb	r3, [r2, #18]
    c124:	f240 6394 	movw	r3, #1684	; 0x694
    c128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c12c:	681b      	ldr	r3, [r3, #0]
    c12e:	f103 020e 	add.w	r2, r3, #14
    c132:	f240 6394 	movw	r3, #1684	; 0x694
    c136:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c13a:	681b      	ldr	r3, [r3, #0]
    c13c:	f103 030e 	add.w	r3, r3, #14
    c140:	7bdb      	ldrb	r3, [r3, #15]
    c142:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    c144:	f240 6394 	movw	r3, #1684	; 0x694
    c148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c14c:	681b      	ldr	r3, [r3, #0]
    c14e:	f103 020e 	add.w	r2, r3, #14
    c152:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    c156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c15a:	781b      	ldrb	r3, [r3, #0]
    c15c:	7313      	strb	r3, [r2, #12]
    c15e:	f240 6394 	movw	r3, #1684	; 0x694
    c162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c166:	681b      	ldr	r3, [r3, #0]
    c168:	f103 020e 	add.w	r2, r3, #14
    c16c:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    c170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c174:	785b      	ldrb	r3, [r3, #1]
    c176:	7353      	strb	r3, [r2, #13]
    c178:	f240 6394 	movw	r3, #1684	; 0x694
    c17c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c180:	681b      	ldr	r3, [r3, #0]
    c182:	f103 020e 	add.w	r2, r3, #14
    c186:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    c18a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c18e:	789b      	ldrb	r3, [r3, #2]
    c190:	7393      	strb	r3, [r2, #14]
    c192:	f240 6394 	movw	r3, #1684	; 0x694
    c196:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c19a:	681b      	ldr	r3, [r3, #0]
    c19c:	f103 020e 	add.w	r2, r3, #14
    c1a0:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    c1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a8:	78db      	ldrb	r3, [r3, #3]
    c1aa:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c1ac:	f001 b925 	b.w	d3fa <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c1b0:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c1b2:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c1b6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c1ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1be:	f04f 0200 	mov.w	r2, #0
    c1c2:	701a      	strb	r2, [r3, #0]
    c1c4:	e06a      	b.n	c29c <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c1c6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c1ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1ce:	781b      	ldrb	r3, [r3, #0]
    c1d0:	461a      	mov	r2, r3
    c1d2:	f64a 4330 	movw	r3, #44080	; 0xac30
    c1d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1da:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c1de:	fb01 f202 	mul.w	r2, r1, r2
    c1e2:	4413      	add	r3, r2
    c1e4:	f103 0318 	add.w	r3, r3, #24
    c1e8:	785b      	ldrb	r3, [r3, #1]
    c1ea:	2b00      	cmp	r3, #0
    c1ec:	d10f      	bne.n	c20e <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c1ee:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1f6:	781b      	ldrb	r3, [r3, #0]
    c1f8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c1fc:	fb02 f203 	mul.w	r2, r2, r3
    c200:	f64a 4330 	movw	r3, #44080	; 0xac30
    c204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c208:	eb02 0403 	add.w	r4, r2, r3
			break;
    c20c:	e04d      	b.n	c2aa <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c20e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c216:	781b      	ldrb	r3, [r3, #0]
    c218:	461a      	mov	r2, r3
    c21a:	f64a 4330 	movw	r3, #44080	; 0xac30
    c21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c222:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c226:	fb01 f202 	mul.w	r2, r1, r2
    c22a:	4413      	add	r3, r2
    c22c:	f103 0318 	add.w	r3, r3, #24
    c230:	785b      	ldrb	r3, [r3, #1]
    c232:	2b07      	cmp	r3, #7
    c234:	d125      	bne.n	c282 <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c236:	2c00      	cmp	r4, #0
    c238:	d014      	beq.n	c264 <uip_process+0xda0>
    c23a:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c23e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c242:	781b      	ldrb	r3, [r3, #0]
    c244:	461a      	mov	r2, r3
    c246:	f64a 4330 	movw	r3, #44080	; 0xac30
    c24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c24e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c252:	fb01 f202 	mul.w	r2, r1, r2
    c256:	4413      	add	r3, r2
    c258:	f103 0318 	add.w	r3, r3, #24
    c25c:	789a      	ldrb	r2, [r3, #2]
    c25e:	7ea3      	ldrb	r3, [r4, #26]
    c260:	429a      	cmp	r2, r3
    c262:	d90e      	bls.n	c282 <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c264:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c26c:	781b      	ldrb	r3, [r3, #0]
    c26e:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c272:	fb02 f203 	mul.w	r2, r2, r3
    c276:	f64a 4330 	movw	r3, #44080	; 0xac30
    c27a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c27e:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c282:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c286:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c28a:	781b      	ldrb	r3, [r3, #0]
    c28c:	f103 0301 	add.w	r3, r3, #1
    c290:	b2da      	uxtb	r2, r3
    c292:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c296:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c29a:	701a      	strb	r2, [r3, #0]
    c29c:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c2a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2a4:	781b      	ldrb	r3, [r3, #0]
    c2a6:	2b27      	cmp	r3, #39	; 0x27
    c2a8:	d98d      	bls.n	c1c6 <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c2aa:	2c00      	cmp	r4, #0
    c2ac:	d10e      	bne.n	c2cc <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c2ae:	f64c 4364 	movw	r3, #52324	; 0xcc64
    c2b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c2b8:	f103 0301 	add.w	r3, r3, #1
    c2bc:	b29a      	uxth	r2, r3
    c2be:	f64c 4364 	movw	r3, #52324	; 0xcc64
    c2c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2c6:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c2c8:	f001 b9c0 	b.w	d64c <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c2cc:	f64a 432c 	movw	r3, #44076	; 0xac2c
    c2d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2d4:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c2d6:	f04f 0303 	mov.w	r3, #3
    c2da:	76a3      	strb	r3, [r4, #26]
    c2dc:	7ea3      	ldrb	r3, [r4, #26]
    c2de:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c2e0:	f04f 0300 	mov.w	r3, #0
    c2e4:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c2e6:	f04f 0304 	mov.w	r3, #4
    c2ea:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c2ec:	f04f 0300 	mov.w	r3, #0
    c2f0:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c2f2:	f240 6394 	movw	r3, #1684	; 0x694
    c2f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2fa:	681b      	ldr	r3, [r3, #0]
    c2fc:	f103 030e 	add.w	r3, r3, #14
    c300:	7d9a      	ldrb	r2, [r3, #22]
    c302:	7ddb      	ldrb	r3, [r3, #23]
    c304:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c308:	ea43 0302 	orr.w	r3, r3, r2
    c30c:	b29b      	uxth	r3, r3
    c30e:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c310:	f240 6394 	movw	r3, #1684	; 0x694
    c314:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c318:	681b      	ldr	r3, [r3, #0]
    c31a:	f103 030e 	add.w	r3, r3, #14
    c31e:	7d1a      	ldrb	r2, [r3, #20]
    c320:	7d5b      	ldrb	r3, [r3, #21]
    c322:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c326:	ea43 0302 	orr.w	r3, r3, r2
    c32a:	b29b      	uxth	r3, r3
    c32c:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c32e:	f240 6394 	movw	r3, #1684	; 0x694
    c332:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c336:	681b      	ldr	r3, [r3, #0]
    c338:	f103 030e 	add.w	r3, r3, #14
    c33c:	7b1b      	ldrb	r3, [r3, #12]
    c33e:	7023      	strb	r3, [r4, #0]
    c340:	f240 6394 	movw	r3, #1684	; 0x694
    c344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c348:	681b      	ldr	r3, [r3, #0]
    c34a:	f103 030e 	add.w	r3, r3, #14
    c34e:	7b5b      	ldrb	r3, [r3, #13]
    c350:	7063      	strb	r3, [r4, #1]
    c352:	f240 6394 	movw	r3, #1684	; 0x694
    c356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c35a:	681b      	ldr	r3, [r3, #0]
    c35c:	f103 030e 	add.w	r3, r3, #14
    c360:	7b9b      	ldrb	r3, [r3, #14]
    c362:	70a3      	strb	r3, [r4, #2]
    c364:	f240 6394 	movw	r3, #1684	; 0x694
    c368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c36c:	681b      	ldr	r3, [r3, #0]
    c36e:	f103 030e 	add.w	r3, r3, #14
    c372:	7bdb      	ldrb	r3, [r3, #15]
    c374:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c376:	f04f 0301 	mov.w	r3, #1
    c37a:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c37c:	f642 7378 	movw	r3, #12152	; 0x2f78
    c380:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c384:	781b      	ldrb	r3, [r3, #0]
    c386:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c388:	f642 7378 	movw	r3, #12152	; 0x2f78
    c38c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c390:	785b      	ldrb	r3, [r3, #1]
    c392:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c394:	f642 7378 	movw	r3, #12152	; 0x2f78
    c398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c39c:	789b      	ldrb	r3, [r3, #2]
    c39e:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c3a0:	f642 7378 	movw	r3, #12152	; 0x2f78
    c3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3a8:	78db      	ldrb	r3, [r3, #3]
    c3aa:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c3ac:	f04f 0301 	mov.w	r3, #1
    c3b0:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c3b2:	f240 6394 	movw	r3, #1684	; 0x694
    c3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ba:	681b      	ldr	r3, [r3, #0]
    c3bc:	f103 030e 	add.w	r3, r3, #14
    c3c0:	7edb      	ldrb	r3, [r3, #27]
    c3c2:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c3c4:	f240 6394 	movw	r3, #1684	; 0x694
    c3c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3cc:	681b      	ldr	r3, [r3, #0]
    c3ce:	f103 030e 	add.w	r3, r3, #14
    c3d2:	7e9b      	ldrb	r3, [r3, #26]
    c3d4:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c3d6:	f240 6394 	movw	r3, #1684	; 0x694
    c3da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3de:	681b      	ldr	r3, [r3, #0]
    c3e0:	f103 030e 	add.w	r3, r3, #14
    c3e4:	7e5b      	ldrb	r3, [r3, #25]
    c3e6:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c3e8:	f240 6394 	movw	r3, #1684	; 0x694
    c3ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3f0:	681b      	ldr	r3, [r3, #0]
    c3f2:	f103 030e 	add.w	r3, r3, #14
    c3f6:	7e1b      	ldrb	r3, [r3, #24]
    c3f8:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c3fa:	f04f 0001 	mov.w	r0, #1
    c3fe:	f7ff f81f 	bl	b440 <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c402:	f240 6394 	movw	r3, #1684	; 0x694
    c406:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c40a:	681b      	ldr	r3, [r3, #0]
    c40c:	f103 030e 	add.w	r3, r3, #14
    c410:	f893 3020 	ldrb.w	r3, [r3, #32]
    c414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c418:	2b50      	cmp	r3, #80	; 0x50
    c41a:	f340 80cf 	ble.w	c5bc <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c41e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c426:	f04f 0200 	mov.w	r2, #0
    c42a:	701a      	strb	r2, [r3, #0]
    c42c:	e0a7      	b.n	c57e <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c42e:	f240 6394 	movw	r3, #1684	; 0x694
    c432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c436:	681a      	ldr	r2, [r3, #0]
    c438:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c43c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c440:	781b      	ldrb	r3, [r3, #0]
    c442:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c446:	4413      	add	r3, r2
    c448:	781a      	ldrb	r2, [r3, #0]
    c44a:	f642 737f 	movw	r3, #12159	; 0x2f7f
    c44e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c452:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c454:	f642 737f 	movw	r3, #12159	; 0x2f7f
    c458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c45c:	781b      	ldrb	r3, [r3, #0]
    c45e:	2b00      	cmp	r3, #0
    c460:	f000 80a9 	beq.w	c5b6 <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c464:	f642 737f 	movw	r3, #12159	; 0x2f7f
    c468:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c46c:	781b      	ldrb	r3, [r3, #0]
    c46e:	2b01      	cmp	r3, #1
    c470:	d10d      	bne.n	c48e <uip_process+0xfca>
			{
				++c;
    c472:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c47a:	781b      	ldrb	r3, [r3, #0]
    c47c:	f103 0301 	add.w	r3, r3, #1
    c480:	b2da      	uxtb	r2, r3
    c482:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c48a:	701a      	strb	r2, [r3, #0]
    c48c:	e077      	b.n	c57e <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c48e:	f642 737f 	movw	r3, #12159	; 0x2f7f
    c492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c496:	781b      	ldrb	r3, [r3, #0]
    c498:	2b02      	cmp	r3, #2
    c49a:	d146      	bne.n	c52a <uip_process+0x1066>
    c49c:	f240 6394 	movw	r3, #1684	; 0x694
    c4a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4a4:	681a      	ldr	r2, [r3, #0]
    c4a6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c4aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ae:	781b      	ldrb	r3, [r3, #0]
    c4b0:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c4b4:	4413      	add	r3, r2
    c4b6:	781b      	ldrb	r3, [r3, #0]
    c4b8:	2b04      	cmp	r3, #4
    c4ba:	d136      	bne.n	c52a <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c4bc:	f240 6394 	movw	r3, #1684	; 0x694
    c4c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4c4:	681a      	ldr	r2, [r3, #0]
    c4c6:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4ce:	781b      	ldrb	r3, [r3, #0]
    c4d0:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c4d4:	4413      	add	r3, r2
    c4d6:	781b      	ldrb	r3, [r3, #0]
    c4d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c4dc:	b29a      	uxth	r2, r3
    c4de:	f240 6394 	movw	r3, #1684	; 0x694
    c4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4e6:	6819      	ldr	r1, [r3, #0]
    c4e8:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c4ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4f0:	781b      	ldrb	r3, [r3, #0]
    c4f2:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c4f6:	440b      	add	r3, r1
    c4f8:	781b      	ldrb	r3, [r3, #0]
    c4fa:	ea42 0303 	orr.w	r3, r2, r3
    c4fe:	b29b      	uxth	r3, r3
    c500:	b29a      	uxth	r2, r3
    c502:	f642 7380 	movw	r3, #12160	; 0x2f80
    c506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c50a:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c50c:	f642 7380 	movw	r3, #12160	; 0x2f80
    c510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c514:	881a      	ldrh	r2, [r3, #0]
    c516:	f240 5392 	movw	r3, #1426	; 0x592
    c51a:	429a      	cmp	r2, r3
    c51c:	bf38      	it	cc
    c51e:	4613      	movcc	r3, r2
    c520:	b29b      	uxth	r3, r3
    c522:	8263      	strh	r3, [r4, #18]
    c524:	8a63      	ldrh	r3, [r4, #18]
    c526:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c528:	e048      	b.n	c5bc <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c52a:	f240 6394 	movw	r3, #1684	; 0x694
    c52e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c532:	681a      	ldr	r2, [r3, #0]
    c534:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c538:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c53c:	781b      	ldrb	r3, [r3, #0]
    c53e:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c542:	4413      	add	r3, r2
    c544:	781b      	ldrb	r3, [r3, #0]
    c546:	2b00      	cmp	r3, #0
    c548:	d037      	beq.n	c5ba <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c54a:	f240 6394 	movw	r3, #1684	; 0x694
    c54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c552:	681a      	ldr	r2, [r3, #0]
    c554:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c55c:	781b      	ldrb	r3, [r3, #0]
    c55e:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c562:	4413      	add	r3, r2
    c564:	781a      	ldrb	r2, [r3, #0]
    c566:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c56a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c56e:	781b      	ldrb	r3, [r3, #0]
    c570:	4413      	add	r3, r2
    c572:	b2da      	uxtb	r2, r3
    c574:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c57c:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c57e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c582:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c586:	781b      	ldrb	r3, [r3, #0]
    c588:	461a      	mov	r2, r3
    c58a:	f240 6394 	movw	r3, #1684	; 0x694
    c58e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c592:	681b      	ldr	r3, [r3, #0]
    c594:	f103 030e 	add.w	r3, r3, #14
    c598:	f893 3020 	ldrb.w	r3, [r3, #32]
    c59c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c5a0:	b2db      	uxtb	r3, r3
    c5a2:	f1a3 0305 	sub.w	r3, r3, #5
    c5a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c5aa:	429a      	cmp	r2, r3
    c5ac:	f6ff af3f 	blt.w	c42e <uip_process+0xf6a>
    c5b0:	e004      	b.n	c5bc <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c5b2:	bf00      	nop
    c5b4:	e002      	b.n	c5bc <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c5b6:	bf00      	nop
    c5b8:	e000      	b.n	c5bc <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c5ba:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c5bc:	f240 6394 	movw	r3, #1684	; 0x694
    c5c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5c4:	681b      	ldr	r3, [r3, #0]
    c5c6:	f103 030e 	add.w	r3, r3, #14
    c5ca:	f04f 0210 	mov.w	r2, #16
    c5ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c5d2:	f240 6394 	movw	r3, #1684	; 0x694
    c5d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5da:	681b      	ldr	r3, [r3, #0]
    c5dc:	f103 020e 	add.w	r2, r3, #14
    c5e0:	f240 6394 	movw	r3, #1684	; 0x694
    c5e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5e8:	681b      	ldr	r3, [r3, #0]
    c5ea:	f103 030e 	add.w	r3, r3, #14
    c5ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c5f2:	f043 0302 	orr.w	r3, r3, #2
    c5f6:	b2db      	uxtb	r3, r3
    c5f8:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c5fc:	f240 6394 	movw	r3, #1684	; 0x694
    c600:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c604:	681b      	ldr	r3, [r3, #0]
    c606:	f103 030e 	add.w	r3, r3, #14
    c60a:	f04f 0202 	mov.w	r2, #2
    c60e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c612:	f240 6394 	movw	r3, #1684	; 0x694
    c616:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c61a:	681b      	ldr	r3, [r3, #0]
    c61c:	f103 030e 	add.w	r3, r3, #14
    c620:	f04f 0204 	mov.w	r2, #4
    c624:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c628:	f240 6394 	movw	r3, #1684	; 0x694
    c62c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c630:	681b      	ldr	r3, [r3, #0]
    c632:	f103 030e 	add.w	r3, r3, #14
    c636:	f04f 0205 	mov.w	r2, #5
    c63a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c63e:	f240 6394 	movw	r3, #1684	; 0x694
    c642:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c646:	681b      	ldr	r3, [r3, #0]
    c648:	f103 030e 	add.w	r3, r3, #14
    c64c:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c650:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c654:	f64a 4318 	movw	r3, #44056	; 0xac18
    c658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c65c:	f04f 022c 	mov.w	r2, #44	; 0x2c
    c660:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    c662:	f240 6394 	movw	r3, #1684	; 0x694
    c666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c66a:	681b      	ldr	r3, [r3, #0]
    c66c:	f103 030e 	add.w	r3, r3, #14
    c670:	f04f 0260 	mov.w	r2, #96	; 0x60
    c674:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    c678:	f000 bdb5 	b.w	d1e6 <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    c67c:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    c67e:	f64a 432c 	movw	r3, #44076	; 0xac2c
    c682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c686:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    c688:	f64a 4324 	movw	r3, #44068	; 0xac24
    c68c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c690:	f04f 0200 	mov.w	r2, #0
    c694:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    c696:	f240 6394 	movw	r3, #1684	; 0x694
    c69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c69e:	681b      	ldr	r3, [r3, #0]
    c6a0:	f103 030e 	add.w	r3, r3, #14
    c6a4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c6a8:	f003 0304 	and.w	r3, r3, #4
    c6ac:	2b00      	cmp	r3, #0
    c6ae:	d00d      	beq.n	c6cc <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    c6b0:	f04f 0300 	mov.w	r3, #0
    c6b4:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    c6b6:	f64a 4324 	movw	r3, #44068	; 0xac24
    c6ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6be:	f04f 0220 	mov.w	r2, #32
    c6c2:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    c6c4:	f002 fc04 	bl	eed0 <httpd_appcall>
		goto drop;
    c6c8:	f000 bfc0 	b.w	d64c <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    c6cc:	f240 6394 	movw	r3, #1684	; 0x694
    c6d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6d4:	681b      	ldr	r3, [r3, #0]
    c6d6:	f103 030e 	add.w	r3, r3, #14
    c6da:	f893 3020 	ldrb.w	r3, [r3, #32]
    c6de:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c6e2:	b2db      	uxtb	r3, r3
    c6e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c6e8:	b2da      	uxtb	r2, r3
    c6ea:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c6ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6f2:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    c6f4:	f64a 4318 	movw	r3, #44056	; 0xac18
    c6f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6fc:	881a      	ldrh	r2, [r3, #0]
    c6fe:	f642 737e 	movw	r3, #12158	; 0x2f7e
    c702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c706:	781b      	ldrb	r3, [r3, #0]
    c708:	ebc3 0302 	rsb	r3, r3, r2
    c70c:	b29b      	uxth	r3, r3
    c70e:	f1a3 0314 	sub.w	r3, r3, #20
    c712:	b29a      	uxth	r2, r3
    c714:	f64a 4318 	movw	r3, #44056	; 0xac18
    c718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c71c:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    c71e:	7e63      	ldrb	r3, [r4, #25]
    c720:	f003 030f 	and.w	r3, r3, #15
    c724:	2b02      	cmp	r3, #2
    c726:	d10c      	bne.n	c742 <uip_process+0x127e>
    c728:	f240 6394 	movw	r3, #1684	; 0x694
    c72c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c730:	681b      	ldr	r3, [r3, #0]
    c732:	f103 030e 	add.w	r3, r3, #14
    c736:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c73a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c73e:	2b12      	cmp	r3, #18
    c740:	d043      	beq.n	c7ca <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c742:	f64a 4318 	movw	r3, #44056	; 0xac18
    c746:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c74a:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c74c:	2b00      	cmp	r3, #0
    c74e:	d10c      	bne.n	c76a <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c750:	f240 6394 	movw	r3, #1684	; 0x694
    c754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c758:	681b      	ldr	r3, [r3, #0]
    c75a:	f103 030e 	add.w	r3, r3, #14
    c75e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c762:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c766:	2b00      	cmp	r3, #0
    c768:	d02f      	beq.n	c7ca <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    c76a:	f240 6394 	movw	r3, #1684	; 0x694
    c76e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c772:	681b      	ldr	r3, [r3, #0]
    c774:	f103 030e 	add.w	r3, r3, #14
    c778:	7e1a      	ldrb	r2, [r3, #24]
    c77a:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c77c:	429a      	cmp	r2, r3
    c77e:	f040 8515 	bne.w	d1ac <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    c782:	f240 6394 	movw	r3, #1684	; 0x694
    c786:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c78a:	681b      	ldr	r3, [r3, #0]
    c78c:	f103 030e 	add.w	r3, r3, #14
    c790:	7e5a      	ldrb	r2, [r3, #25]
    c792:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c794:	429a      	cmp	r2, r3
    c796:	f040 8509 	bne.w	d1ac <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    c79a:	f240 6394 	movw	r3, #1684	; 0x694
    c79e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7a2:	681b      	ldr	r3, [r3, #0]
    c7a4:	f103 030e 	add.w	r3, r3, #14
    c7a8:	7e9a      	ldrb	r2, [r3, #26]
    c7aa:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c7ac:	429a      	cmp	r2, r3
    c7ae:	f040 84fd 	bne.w	d1ac <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    c7b2:	f240 6394 	movw	r3, #1684	; 0x694
    c7b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7ba:	681b      	ldr	r3, [r3, #0]
    c7bc:	f103 030e 	add.w	r3, r3, #14
    c7c0:	7eda      	ldrb	r2, [r3, #27]
    c7c2:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c7c4:	429a      	cmp	r2, r3
    c7c6:	f040 84f1 	bne.w	d1ac <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    c7ca:	f240 6394 	movw	r3, #1684	; 0x694
    c7ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7d2:	681b      	ldr	r3, [r3, #0]
    c7d4:	f103 030e 	add.w	r3, r3, #14
    c7d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c7dc:	f003 0310 	and.w	r3, r3, #16
    c7e0:	2b00      	cmp	r3, #0
    c7e2:	f000 80a1 	beq.w	c928 <uip_process+0x1464>
    c7e6:	8a23      	ldrh	r3, [r4, #16]
    c7e8:	2b00      	cmp	r3, #0
    c7ea:	f000 809d 	beq.w	c928 <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    c7ee:	f104 020c 	add.w	r2, r4, #12
    c7f2:	8a23      	ldrh	r3, [r4, #16]
    c7f4:	4610      	mov	r0, r2
    c7f6:	4619      	mov	r1, r3
    c7f8:	f7fe fab0 	bl	ad5c <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    c7fc:	f240 6394 	movw	r3, #1684	; 0x694
    c800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c804:	681b      	ldr	r3, [r3, #0]
    c806:	f103 030e 	add.w	r3, r3, #14
    c80a:	7f1a      	ldrb	r2, [r3, #28]
    c80c:	f64a 4320 	movw	r3, #44064	; 0xac20
    c810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c814:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c816:	429a      	cmp	r2, r3
    c818:	f040 8086 	bne.w	c928 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    c81c:	f240 6394 	movw	r3, #1684	; 0x694
    c820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c824:	681b      	ldr	r3, [r3, #0]
    c826:	f103 030e 	add.w	r3, r3, #14
    c82a:	7f5a      	ldrb	r2, [r3, #29]
    c82c:	f64a 4320 	movw	r3, #44064	; 0xac20
    c830:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c834:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c836:	429a      	cmp	r2, r3
    c838:	d176      	bne.n	c928 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    c83a:	f240 6394 	movw	r3, #1684	; 0x694
    c83e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c842:	681b      	ldr	r3, [r3, #0]
    c844:	f103 030e 	add.w	r3, r3, #14
    c848:	7f9a      	ldrb	r2, [r3, #30]
    c84a:	f64a 4320 	movw	r3, #44064	; 0xac20
    c84e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c852:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c854:	429a      	cmp	r2, r3
    c856:	d167      	bne.n	c928 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    c858:	f240 6394 	movw	r3, #1684	; 0x694
    c85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c860:	681b      	ldr	r3, [r3, #0]
    c862:	f103 030e 	add.w	r3, r3, #14
    c866:	7fda      	ldrb	r2, [r3, #31]
    c868:	f64a 4320 	movw	r3, #44064	; 0xac20
    c86c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c870:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    c872:	429a      	cmp	r2, r3
    c874:	d158      	bne.n	c928 <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    c876:	f64a 4320 	movw	r3, #44064	; 0xac20
    c87a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c87e:	781b      	ldrb	r3, [r3, #0]
    c880:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    c882:	f64a 4320 	movw	r3, #44064	; 0xac20
    c886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c88a:	785b      	ldrb	r3, [r3, #1]
    c88c:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    c88e:	f64a 4320 	movw	r3, #44064	; 0xac20
    c892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c896:	789b      	ldrb	r3, [r3, #2]
    c898:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    c89a:	f64a 4320 	movw	r3, #44064	; 0xac20
    c89e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8a2:	78db      	ldrb	r3, [r3, #3]
    c8a4:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    c8a6:	7ee3      	ldrb	r3, [r4, #27]
    c8a8:	2b00      	cmp	r3, #0
    c8aa:	d131      	bne.n	c910 <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    c8ac:	7e22      	ldrb	r2, [r4, #24]
    c8ae:	7ea3      	ldrb	r3, [r4, #26]
    c8b0:	ebc3 0302 	rsb	r3, r3, r2
    c8b4:	b2db      	uxtb	r3, r3
    c8b6:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    c8b8:	7bfa      	ldrb	r2, [r7, #15]
    c8ba:	7da3      	ldrb	r3, [r4, #22]
    c8bc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c8c0:	b2db      	uxtb	r3, r3
    c8c2:	ebc3 0302 	rsb	r3, r3, r2
    c8c6:	b2db      	uxtb	r3, r3
    c8c8:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    c8ca:	7da2      	ldrb	r2, [r4, #22]
    c8cc:	7bfb      	ldrb	r3, [r7, #15]
    c8ce:	4413      	add	r3, r2
    c8d0:	b2db      	uxtb	r3, r3
    c8d2:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    c8d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
    c8d8:	2b00      	cmp	r3, #0
    c8da:	da03      	bge.n	c8e4 <uip_process+0x1420>
				{
					m = -m;
    c8dc:	7bfb      	ldrb	r3, [r7, #15]
    c8de:	f1c3 0300 	rsb	r3, r3, #0
    c8e2:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    c8e4:	7bfa      	ldrb	r2, [r7, #15]
    c8e6:	7de3      	ldrb	r3, [r4, #23]
    c8e8:	ea4f 0393 	mov.w	r3, r3, lsr #2
    c8ec:	b2db      	uxtb	r3, r3
    c8ee:	ebc3 0302 	rsb	r3, r3, r2
    c8f2:	b2db      	uxtb	r3, r3
    c8f4:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    c8f6:	7de2      	ldrb	r2, [r4, #23]
    c8f8:	7bfb      	ldrb	r3, [r7, #15]
    c8fa:	4413      	add	r3, r2
    c8fc:	b2db      	uxtb	r3, r3
    c8fe:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    c900:	7da3      	ldrb	r3, [r4, #22]
    c902:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    c906:	b2da      	uxtb	r2, r3
    c908:	7de3      	ldrb	r3, [r4, #23]
    c90a:	4413      	add	r3, r2
    c90c:	b2db      	uxtb	r3, r3
    c90e:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    c910:	f64a 4324 	movw	r3, #44068	; 0xac24
    c914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c918:	f04f 0201 	mov.w	r2, #1
    c91c:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    c91e:	7e23      	ldrb	r3, [r4, #24]
    c920:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    c922:	f04f 0300 	mov.w	r3, #0
    c926:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    c928:	7e63      	ldrb	r3, [r4, #25]
    c92a:	f003 030f 	and.w	r3, r3, #15
    c92e:	f103 33ff 	add.w	r3, r3, #4294967295
    c932:	2b07      	cmp	r3, #7
    c934:	f200 867b 	bhi.w	d62e <uip_process+0x216a>
    c938:	a201      	add	r2, pc, #4	; (adr r2, c940 <uip_process+0x147c>)
    c93a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    c93e:	bf00      	nop
    c940:	0000c961 	.word	0x0000c961
    c944:	0000c9dd 	.word	0x0000c9dd
    c948:	0000cc77 	.word	0x0000cc77
    c94c:	0000d05b 	.word	0x0000d05b
    c950:	0000d113 	.word	0x0000d113
    c954:	0000d187 	.word	0x0000d187
    c958:	0000d1ab 	.word	0x0000d1ab
    c95c:	0000d02b 	.word	0x0000d02b
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    c960:	f64a 4324 	movw	r3, #44068	; 0xac24
    c964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c968:	781b      	ldrb	r3, [r3, #0]
    c96a:	f003 0301 	and.w	r3, r3, #1
    c96e:	b2db      	uxtb	r3, r3
    c970:	2b00      	cmp	r3, #0
    c972:	f000 865e 	beq.w	d632 <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    c976:	f04f 0303 	mov.w	r3, #3
    c97a:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    c97c:	f64a 4324 	movw	r3, #44068	; 0xac24
    c980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c984:	f04f 0240 	mov.w	r2, #64	; 0x40
    c988:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    c98a:	f04f 0300 	mov.w	r3, #0
    c98e:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    c990:	f64a 4318 	movw	r3, #44056	; 0xac18
    c994:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c998:	881b      	ldrh	r3, [r3, #0]
    c99a:	2b00      	cmp	r3, #0
    c99c:	d014      	beq.n	c9c8 <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    c99e:	f64a 4324 	movw	r3, #44068	; 0xac24
    c9a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9a6:	781b      	ldrb	r3, [r3, #0]
    c9a8:	f043 0302 	orr.w	r3, r3, #2
    c9ac:	b2da      	uxtb	r2, r3
    c9ae:	f64a 4324 	movw	r3, #44068	; 0xac24
    c9b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9b6:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    c9b8:	f64a 4318 	movw	r3, #44056	; 0xac18
    c9bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9c0:	881b      	ldrh	r3, [r3, #0]
    c9c2:	4618      	mov	r0, r3
    c9c4:	f7fe fd3c 	bl	b440 <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    c9c8:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    c9cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9d0:	f04f 0200 	mov.w	r2, #0
    c9d4:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    c9d6:	f002 fa7b 	bl	eed0 <httpd_appcall>
				goto appsend;
    c9da:	e267      	b.n	ceac <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    c9dc:	f64a 4324 	movw	r3, #44068	; 0xac24
    c9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9e4:	781b      	ldrb	r3, [r3, #0]
    c9e6:	f003 0301 	and.w	r3, r3, #1
    c9ea:	b2db      	uxtb	r3, r3
    c9ec:	2b00      	cmp	r3, #0
    c9ee:	f000 812f 	beq.w	cc50 <uip_process+0x178c>
    c9f2:	f240 6394 	movw	r3, #1684	; 0x694
    c9f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9fa:	681b      	ldr	r3, [r3, #0]
    c9fc:	f103 030e 	add.w	r3, r3, #14
    ca00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ca04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    ca08:	2b12      	cmp	r3, #18
    ca0a:	f040 8121 	bne.w	cc50 <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    ca0e:	f240 6394 	movw	r3, #1684	; 0x694
    ca12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca16:	681b      	ldr	r3, [r3, #0]
    ca18:	f103 030e 	add.w	r3, r3, #14
    ca1c:	f893 3020 	ldrb.w	r3, [r3, #32]
    ca20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    ca24:	2b50      	cmp	r3, #80	; 0x50
    ca26:	f340 80cd 	ble.w	cbc4 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    ca2a:	f642 737e 	movw	r3, #12158	; 0x2f7e
    ca2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca32:	f04f 0200 	mov.w	r2, #0
    ca36:	701a      	strb	r2, [r3, #0]
    ca38:	e0a7      	b.n	cb8a <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    ca3a:	f240 6394 	movw	r3, #1684	; 0x694
    ca3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca42:	681a      	ldr	r2, [r3, #0]
    ca44:	f642 737e 	movw	r3, #12158	; 0x2f7e
    ca48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca4c:	781b      	ldrb	r3, [r3, #0]
    ca4e:	f103 0336 	add.w	r3, r3, #54	; 0x36
    ca52:	4413      	add	r3, r2
    ca54:	781a      	ldrb	r2, [r3, #0]
    ca56:	f642 737f 	movw	r3, #12159	; 0x2f7f
    ca5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca5e:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    ca60:	f642 737f 	movw	r3, #12159	; 0x2f7f
    ca64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca68:	781b      	ldrb	r3, [r3, #0]
    ca6a:	2b00      	cmp	r3, #0
    ca6c:	f000 80a7 	beq.w	cbbe <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    ca70:	f642 737f 	movw	r3, #12159	; 0x2f7f
    ca74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca78:	781b      	ldrb	r3, [r3, #0]
    ca7a:	2b01      	cmp	r3, #1
    ca7c:	d10d      	bne.n	ca9a <uip_process+0x15d6>
							{
								++c;
    ca7e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    ca82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca86:	781b      	ldrb	r3, [r3, #0]
    ca88:	f103 0301 	add.w	r3, r3, #1
    ca8c:	b2da      	uxtb	r2, r3
    ca8e:	f642 737e 	movw	r3, #12158	; 0x2f7e
    ca92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca96:	701a      	strb	r2, [r3, #0]
    ca98:	e077      	b.n	cb8a <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    ca9a:	f642 737f 	movw	r3, #12159	; 0x2f7f
    ca9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caa2:	781b      	ldrb	r3, [r3, #0]
    caa4:	2b02      	cmp	r3, #2
    caa6:	d146      	bne.n	cb36 <uip_process+0x1672>
    caa8:	f240 6394 	movw	r3, #1684	; 0x694
    caac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cab0:	681a      	ldr	r2, [r3, #0]
    cab2:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caba:	781b      	ldrb	r3, [r3, #0]
    cabc:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cac0:	4413      	add	r3, r2
    cac2:	781b      	ldrb	r3, [r3, #0]
    cac4:	2b04      	cmp	r3, #4
    cac6:	d136      	bne.n	cb36 <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    cac8:	f240 6394 	movw	r3, #1684	; 0x694
    cacc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cad0:	681a      	ldr	r2, [r3, #0]
    cad2:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cada:	781b      	ldrb	r3, [r3, #0]
    cadc:	f103 0338 	add.w	r3, r3, #56	; 0x38
    cae0:	4413      	add	r3, r2
    cae2:	781b      	ldrb	r3, [r3, #0]
    cae4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cae8:	b29a      	uxth	r2, r3
    caea:	f240 6394 	movw	r3, #1684	; 0x694
    caee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caf2:	6819      	ldr	r1, [r3, #0]
    caf4:	f642 737e 	movw	r3, #12158	; 0x2f7e
    caf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cafc:	781b      	ldrb	r3, [r3, #0]
    cafe:	f103 0339 	add.w	r3, r3, #57	; 0x39
    cb02:	440b      	add	r3, r1
    cb04:	781b      	ldrb	r3, [r3, #0]
    cb06:	ea42 0303 	orr.w	r3, r2, r3
    cb0a:	b29b      	uxth	r3, r3
    cb0c:	b29a      	uxth	r2, r3
    cb0e:	f642 7380 	movw	r3, #12160	; 0x2f80
    cb12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb16:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    cb18:	f642 7380 	movw	r3, #12160	; 0x2f80
    cb1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb20:	881a      	ldrh	r2, [r3, #0]
    cb22:	f240 5392 	movw	r3, #1426	; 0x592
    cb26:	429a      	cmp	r2, r3
    cb28:	bf38      	it	cc
    cb2a:	4613      	movcc	r3, r2
    cb2c:	b29b      	uxth	r3, r3
    cb2e:	8263      	strh	r3, [r4, #18]
    cb30:	8a63      	ldrh	r3, [r4, #18]
    cb32:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    cb34:	e046      	b.n	cbc4 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    cb36:	f240 6394 	movw	r3, #1684	; 0x694
    cb3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb3e:	681a      	ldr	r2, [r3, #0]
    cb40:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cb44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb48:	781b      	ldrb	r3, [r3, #0]
    cb4a:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cb4e:	4413      	add	r3, r2
    cb50:	781b      	ldrb	r3, [r3, #0]
    cb52:	2b00      	cmp	r3, #0
    cb54:	d035      	beq.n	cbc2 <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    cb56:	f240 6394 	movw	r3, #1684	; 0x694
    cb5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb5e:	681a      	ldr	r2, [r3, #0]
    cb60:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cb64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb68:	781b      	ldrb	r3, [r3, #0]
    cb6a:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cb6e:	4413      	add	r3, r2
    cb70:	781a      	ldrb	r2, [r3, #0]
    cb72:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cb76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb7a:	781b      	ldrb	r3, [r3, #0]
    cb7c:	4413      	add	r3, r2
    cb7e:	b2da      	uxtb	r2, r3
    cb80:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cb84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb88:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cb8a:	f642 737e 	movw	r3, #12158	; 0x2f7e
    cb8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb92:	781b      	ldrb	r3, [r3, #0]
    cb94:	461a      	mov	r2, r3
    cb96:	f240 6394 	movw	r3, #1684	; 0x694
    cb9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb9e:	681b      	ldr	r3, [r3, #0]
    cba0:	f103 030e 	add.w	r3, r3, #14
    cba4:	f893 3020 	ldrb.w	r3, [r3, #32]
    cba8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cbac:	b2db      	uxtb	r3, r3
    cbae:	f1a3 0305 	sub.w	r3, r3, #5
    cbb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cbb6:	429a      	cmp	r2, r3
    cbb8:	f6ff af3f 	blt.w	ca3a <uip_process+0x1576>
    cbbc:	e002      	b.n	cbc4 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    cbbe:	bf00      	nop
    cbc0:	e000      	b.n	cbc4 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    cbc2:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cbc4:	f04f 0303 	mov.w	r3, #3
    cbc8:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    cbca:	f240 6394 	movw	r3, #1684	; 0x694
    cbce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd2:	681b      	ldr	r3, [r3, #0]
    cbd4:	f103 030e 	add.w	r3, r3, #14
    cbd8:	7e1b      	ldrb	r3, [r3, #24]
    cbda:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    cbdc:	f240 6394 	movw	r3, #1684	; 0x694
    cbe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbe4:	681b      	ldr	r3, [r3, #0]
    cbe6:	f103 030e 	add.w	r3, r3, #14
    cbea:	7e5b      	ldrb	r3, [r3, #25]
    cbec:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    cbee:	f240 6394 	movw	r3, #1684	; 0x694
    cbf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbf6:	681b      	ldr	r3, [r3, #0]
    cbf8:	f103 030e 	add.w	r3, r3, #14
    cbfc:	7e9b      	ldrb	r3, [r3, #26]
    cbfe:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    cc00:	f240 6394 	movw	r3, #1684	; 0x694
    cc04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc08:	681b      	ldr	r3, [r3, #0]
    cc0a:	f103 030e 	add.w	r3, r3, #14
    cc0e:	7edb      	ldrb	r3, [r3, #27]
    cc10:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    cc12:	f04f 0001 	mov.w	r0, #1
    cc16:	f7fe fc13 	bl	b440 <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    cc1a:	f64a 4324 	movw	r3, #44068	; 0xac24
    cc1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc22:	f04f 0242 	mov.w	r2, #66	; 0x42
    cc26:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    cc28:	f04f 0300 	mov.w	r3, #0
    cc2c:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    cc2e:	f64a 4318 	movw	r3, #44056	; 0xac18
    cc32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc36:	f04f 0200 	mov.w	r2, #0
    cc3a:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    cc3c:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cc40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc44:	f04f 0200 	mov.w	r2, #0
    cc48:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    cc4a:	f002 f941 	bl	eed0 <httpd_appcall>
					goto appsend;
    cc4e:	e12d      	b.n	ceac <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    cc50:	f64a 4324 	movw	r3, #44068	; 0xac24
    cc54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc58:	f04f 0220 	mov.w	r2, #32
    cc5c:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    cc5e:	f002 f937 	bl	eed0 <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    cc62:	f64a 432c 	movw	r3, #44076	; 0xac2c
    cc66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc6a:	681b      	ldr	r3, [r3, #0]
    cc6c:	f04f 0200 	mov.w	r2, #0
    cc70:	765a      	strb	r2, [r3, #25]
				goto reset;
    cc72:	f7ff b8bc 	b.w	bdee <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cc76:	f240 6394 	movw	r3, #1684	; 0x694
    cc7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc7e:	681b      	ldr	r3, [r3, #0]
    cc80:	f103 030e 	add.w	r3, r3, #14
    cc84:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cc88:	f003 0301 	and.w	r3, r3, #1
    cc8c:	b2db      	uxtb	r3, r3
    cc8e:	2b00      	cmp	r3, #0
    cc90:	d04d      	beq.n	cd2e <uip_process+0x186a>
    cc92:	7e63      	ldrb	r3, [r4, #25]
    cc94:	f003 0310 	and.w	r3, r3, #16
    cc98:	2b00      	cmp	r3, #0
    cc9a:	d148      	bne.n	cd2e <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    cc9c:	8a23      	ldrh	r3, [r4, #16]
    cc9e:	2b00      	cmp	r3, #0
    cca0:	f040 84c9 	bne.w	d636 <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    cca4:	f64a 4318 	movw	r3, #44056	; 0xac18
    cca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccac:	881b      	ldrh	r3, [r3, #0]
    ccae:	f103 0301 	add.w	r3, r3, #1
    ccb2:	b29b      	uxth	r3, r3
    ccb4:	4618      	mov	r0, r3
    ccb6:	f7fe fbc3 	bl	b440 <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    ccba:	f64a 4324 	movw	r3, #44068	; 0xac24
    ccbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccc2:	781b      	ldrb	r3, [r3, #0]
    ccc4:	f043 0310 	orr.w	r3, r3, #16
    ccc8:	b2da      	uxtb	r2, r3
    ccca:	f64a 4324 	movw	r3, #44068	; 0xac24
    ccce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccd2:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    ccd4:	f64a 4318 	movw	r3, #44056	; 0xac18
    ccd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccdc:	881b      	ldrh	r3, [r3, #0]
    ccde:	2b00      	cmp	r3, #0
    cce0:	d00c      	beq.n	ccfc <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    cce2:	f64a 4324 	movw	r3, #44068	; 0xac24
    cce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccea:	781b      	ldrb	r3, [r3, #0]
    ccec:	f043 0302 	orr.w	r3, r3, #2
    ccf0:	b2da      	uxtb	r2, r3
    ccf2:	f64a 4324 	movw	r3, #44068	; 0xac24
    ccf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccfa:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    ccfc:	f002 f8e8 	bl	eed0 <httpd_appcall>
				uip_connr->len = 1;
    cd00:	f04f 0301 	mov.w	r3, #1
    cd04:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    cd06:	f04f 0308 	mov.w	r3, #8
    cd0a:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    cd0c:	f04f 0300 	mov.w	r3, #0
    cd10:	76e3      	strb	r3, [r4, #27]
    cd12:	e000      	b.n	cd16 <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    cd14:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    cd16:	f240 6394 	movw	r3, #1684	; 0x694
    cd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd1e:	681b      	ldr	r3, [r3, #0]
    cd20:	f103 030e 	add.w	r3, r3, #14
    cd24:	f04f 0211 	mov.w	r2, #17
    cd28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    cd2c:	e249      	b.n	d1c2 <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    cd2e:	f240 6394 	movw	r3, #1684	; 0x694
    cd32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd36:	681b      	ldr	r3, [r3, #0]
    cd38:	f103 030e 	add.w	r3, r3, #14
    cd3c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cd40:	f003 0320 	and.w	r3, r3, #32
    cd44:	2b00      	cmp	r3, #0
    cd46:	d046      	beq.n	cdd6 <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    cd48:	f64a 4328 	movw	r3, #44072	; 0xac28
    cd4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd50:	681a      	ldr	r2, [r3, #0]
    cd52:	f240 6394 	movw	r3, #1684	; 0x694
    cd56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd5a:	681b      	ldr	r3, [r3, #0]
    cd5c:	f103 030e 	add.w	r3, r3, #14
    cd60:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cd64:	ea4f 2103 	mov.w	r1, r3, lsl #8
    cd68:	f240 6394 	movw	r3, #1684	; 0x694
    cd6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd70:	681b      	ldr	r3, [r3, #0]
    cd72:	f103 030e 	add.w	r3, r3, #14
    cd76:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cd7a:	ea41 0303 	orr.w	r3, r1, r3
    cd7e:	441a      	add	r2, r3
    cd80:	f64a 4328 	movw	r3, #44072	; 0xac28
    cd84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd88:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    cd8a:	f64a 4318 	movw	r3, #44056	; 0xac18
    cd8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd92:	881a      	ldrh	r2, [r3, #0]
    cd94:	f240 6394 	movw	r3, #1684	; 0x694
    cd98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd9c:	681b      	ldr	r3, [r3, #0]
    cd9e:	f103 030e 	add.w	r3, r3, #14
    cda2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cda6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cdaa:	b299      	uxth	r1, r3
    cdac:	f240 6394 	movw	r3, #1684	; 0x694
    cdb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdb4:	681b      	ldr	r3, [r3, #0]
    cdb6:	f103 030e 	add.w	r3, r3, #14
    cdba:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cdbe:	ea41 0303 	orr.w	r3, r1, r3
    cdc2:	b29b      	uxth	r3, r3
    cdc4:	b29b      	uxth	r3, r3
    cdc6:	ebc3 0302 	rsb	r3, r3, r2
    cdca:	b29a      	uxth	r2, r3
    cdcc:	f64a 4318 	movw	r3, #44056	; 0xac18
    cdd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdd4:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cdd6:	f64a 4318 	movw	r3, #44056	; 0xac18
    cdda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdde:	881b      	ldrh	r3, [r3, #0]
    cde0:	2b00      	cmp	r3, #0
    cde2:	d019      	beq.n	ce18 <uip_process+0x1954>
    cde4:	7e63      	ldrb	r3, [r4, #25]
    cde6:	f003 0310 	and.w	r3, r3, #16
    cdea:	2b00      	cmp	r3, #0
    cdec:	d114      	bne.n	ce18 <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    cdee:	f64a 4324 	movw	r3, #44068	; 0xac24
    cdf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdf6:	781b      	ldrb	r3, [r3, #0]
    cdf8:	f043 0302 	orr.w	r3, r3, #2
    cdfc:	b2da      	uxtb	r2, r3
    cdfe:	f64a 4324 	movw	r3, #44068	; 0xac24
    ce02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce06:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    ce08:	f64a 4318 	movw	r3, #44056	; 0xac18
    ce0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce10:	881b      	ldrh	r3, [r3, #0]
    ce12:	4618      	mov	r0, r3
    ce14:	f7fe fb14 	bl	b440 <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    ce18:	f240 6394 	movw	r3, #1684	; 0x694
    ce1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce20:	681b      	ldr	r3, [r3, #0]
    ce22:	f103 030e 	add.w	r3, r3, #14
    ce26:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    ce2a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ce2e:	b29a      	uxth	r2, r3
    ce30:	f240 6394 	movw	r3, #1684	; 0x694
    ce34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce38:	681b      	ldr	r3, [r3, #0]
    ce3a:	f103 030e 	add.w	r3, r3, #14
    ce3e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    ce42:	4413      	add	r3, r2
    ce44:	b29a      	uxth	r2, r3
    ce46:	f642 7380 	movw	r3, #12160	; 0x2f80
    ce4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce4e:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    ce50:	8aa2      	ldrh	r2, [r4, #20]
    ce52:	f642 7380 	movw	r3, #12160	; 0x2f80
    ce56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce5a:	881b      	ldrh	r3, [r3, #0]
    ce5c:	429a      	cmp	r2, r3
    ce5e:	d306      	bcc.n	ce6e <uip_process+0x19aa>
    ce60:	f642 7380 	movw	r3, #12160	; 0x2f80
    ce64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce68:	881b      	ldrh	r3, [r3, #0]
    ce6a:	2b00      	cmp	r3, #0
    ce6c:	d105      	bne.n	ce7a <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    ce6e:	8aa2      	ldrh	r2, [r4, #20]
    ce70:	f642 7380 	movw	r3, #12160	; 0x2f80
    ce74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce78:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    ce7a:	f642 7380 	movw	r3, #12160	; 0x2f80
    ce7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce82:	881b      	ldrh	r3, [r3, #0]
    ce84:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    ce86:	f64a 4324 	movw	r3, #44068	; 0xac24
    ce8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce8e:	781b      	ldrb	r3, [r3, #0]
    ce90:	f003 0303 	and.w	r3, r3, #3
    ce94:	2b00      	cmp	r3, #0
    ce96:	f000 83d0 	beq.w	d63a <uip_process+0x2176>
			{
				uip_slen = 0;
    ce9a:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    ce9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cea2:	f04f 0200 	mov.w	r2, #0
    cea6:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cea8:	f002 f812 	bl	eed0 <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    ceac:	f64a 4324 	movw	r3, #44068	; 0xac24
    ceb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceb4:	781b      	ldrb	r3, [r3, #0]
    ceb6:	f003 0320 	and.w	r3, r3, #32
    ceba:	2b00      	cmp	r3, #0
    cebc:	d015      	beq.n	ceea <uip_process+0x1a26>
				{
					uip_slen = 0;
    cebe:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cec6:	f04f 0200 	mov.w	r2, #0
    ceca:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    cecc:	f04f 0300 	mov.w	r3, #0
    ced0:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    ced2:	f240 6394 	movw	r3, #1684	; 0x694
    ced6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceda:	681b      	ldr	r3, [r3, #0]
    cedc:	f103 030e 	add.w	r3, r3, #14
    cee0:	f04f 0214 	mov.w	r2, #20
    cee4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cee8:	e16b      	b.n	d1c2 <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    ceea:	f64a 4324 	movw	r3, #44068	; 0xac24
    ceee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cef2:	781b      	ldrb	r3, [r3, #0]
    cef4:	f003 0310 	and.w	r3, r3, #16
    cef8:	2b00      	cmp	r3, #0
    cefa:	d01b      	beq.n	cf34 <uip_process+0x1a70>
				{
					uip_slen = 0;
    cefc:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cf00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf04:	f04f 0200 	mov.w	r2, #0
    cf08:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    cf0a:	f04f 0301 	mov.w	r3, #1
    cf0e:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    cf10:	f04f 0304 	mov.w	r3, #4
    cf14:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    cf16:	f04f 0300 	mov.w	r3, #0
    cf1a:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    cf1c:	f240 6394 	movw	r3, #1684	; 0x694
    cf20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf24:	681b      	ldr	r3, [r3, #0]
    cf26:	f103 030e 	add.w	r3, r3, #14
    cf2a:	f04f 0211 	mov.w	r2, #17
    cf2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    cf32:	e146      	b.n	d1c2 <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    cf34:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cf38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf3c:	881b      	ldrh	r3, [r3, #0]
    cf3e:	2b00      	cmp	r3, #0
    cf40:	d02a      	beq.n	cf98 <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    cf42:	f64a 4324 	movw	r3, #44068	; 0xac24
    cf46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf4a:	781b      	ldrb	r3, [r3, #0]
    cf4c:	f003 0301 	and.w	r3, r3, #1
    cf50:	b2db      	uxtb	r3, r3
    cf52:	2b00      	cmp	r3, #0
    cf54:	d002      	beq.n	cf5c <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    cf56:	f04f 0300 	mov.w	r3, #0
    cf5a:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    cf5c:	8a23      	ldrh	r3, [r4, #16]
    cf5e:	2b00      	cmp	r3, #0
    cf60:	d114      	bne.n	cf8c <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    cf62:	8a62      	ldrh	r2, [r4, #18]
    cf64:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cf68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf6c:	881b      	ldrh	r3, [r3, #0]
    cf6e:	429a      	cmp	r2, r3
    cf70:	d205      	bcs.n	cf7e <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    cf72:	8a62      	ldrh	r2, [r4, #18]
    cf74:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cf78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf7c:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    cf7e:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cf82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf86:	881b      	ldrh	r3, [r3, #0]
    cf88:	8223      	strh	r3, [r4, #16]
    cf8a:	e005      	b.n	cf98 <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    cf8c:	8a22      	ldrh	r2, [r4, #16]
    cf8e:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cf92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf96:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    cf98:	f04f 0300 	mov.w	r3, #0
    cf9c:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    cf9e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cfa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfa6:	681a      	ldr	r2, [r3, #0]
    cfa8:	f64a 4328 	movw	r3, #44072	; 0xac28
    cfac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfb0:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    cfb2:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    cfb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfba:	881b      	ldrh	r3, [r3, #0]
    cfbc:	2b00      	cmp	r3, #0
    cfbe:	d017      	beq.n	cff0 <uip_process+0x1b2c>
    cfc0:	8a23      	ldrh	r3, [r4, #16]
    cfc2:	2b00      	cmp	r3, #0
    cfc4:	d014      	beq.n	cff0 <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    cfc6:	8a23      	ldrh	r3, [r4, #16]
    cfc8:	f103 0328 	add.w	r3, r3, #40	; 0x28
    cfcc:	b29a      	uxth	r2, r3
    cfce:	f64a 4318 	movw	r3, #44056	; 0xac18
    cfd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfd6:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    cfd8:	f240 6394 	movw	r3, #1684	; 0x694
    cfdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe0:	681b      	ldr	r3, [r3, #0]
    cfe2:	f103 030e 	add.w	r3, r3, #14
    cfe6:	f04f 0218 	mov.w	r2, #24
    cfea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    cfee:	e0ef      	b.n	d1d0 <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    cff0:	f64a 4324 	movw	r3, #44068	; 0xac24
    cff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cff8:	781b      	ldrb	r3, [r3, #0]
    cffa:	f003 0302 	and.w	r3, r3, #2
    cffe:	2b00      	cmp	r3, #0
    d000:	f000 831d 	beq.w	d63e <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    d004:	f64a 4318 	movw	r3, #44056	; 0xac18
    d008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d00c:	f04f 0228 	mov.w	r2, #40	; 0x28
    d010:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    d012:	f240 6394 	movw	r3, #1684	; 0x694
    d016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d01a:	681b      	ldr	r3, [r3, #0]
    d01c:	f103 030e 	add.w	r3, r3, #14
    d020:	f04f 0210 	mov.w	r2, #16
    d024:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    d028:	e0d2      	b.n	d1d0 <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    d02a:	f64a 4324 	movw	r3, #44068	; 0xac24
    d02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d032:	781b      	ldrb	r3, [r3, #0]
    d034:	f003 0301 	and.w	r3, r3, #1
    d038:	b2db      	uxtb	r3, r3
    d03a:	2b00      	cmp	r3, #0
    d03c:	d00b      	beq.n	d056 <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    d03e:	f04f 0300 	mov.w	r3, #0
    d042:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    d044:	f64a 4324 	movw	r3, #44068	; 0xac24
    d048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d04c:	f04f 0210 	mov.w	r2, #16
    d050:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d052:	f001 ff3d 	bl	eed0 <httpd_appcall>
			}

			break;
    d056:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d058:	e2f8      	b.n	d64c <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    d05a:	f64a 4318 	movw	r3, #44056	; 0xac18
    d05e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d062:	881b      	ldrh	r3, [r3, #0]
    d064:	2b00      	cmp	r3, #0
    d066:	d007      	beq.n	d078 <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    d068:	f64a 4318 	movw	r3, #44056	; 0xac18
    d06c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d070:	881b      	ldrh	r3, [r3, #0]
    d072:	4618      	mov	r0, r3
    d074:	f7fe f9e4 	bl	b440 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d078:	f240 6394 	movw	r3, #1684	; 0x694
    d07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d080:	681b      	ldr	r3, [r3, #0]
    d082:	f103 030e 	add.w	r3, r3, #14
    d086:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d08a:	f003 0301 	and.w	r3, r3, #1
    d08e:	b2db      	uxtb	r3, r3
    d090:	2b00      	cmp	r3, #0
    d092:	d024      	beq.n	d0de <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    d094:	f64a 4324 	movw	r3, #44068	; 0xac24
    d098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d09c:	781b      	ldrb	r3, [r3, #0]
    d09e:	f003 0301 	and.w	r3, r3, #1
    d0a2:	b2db      	uxtb	r3, r3
    d0a4:	2b00      	cmp	r3, #0
    d0a6:	d009      	beq.n	d0bc <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d0a8:	f04f 0307 	mov.w	r3, #7
    d0ac:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    d0ae:	f04f 0300 	mov.w	r3, #0
    d0b2:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    d0b4:	f04f 0300 	mov.w	r3, #0
    d0b8:	8223      	strh	r3, [r4, #16]
    d0ba:	e002      	b.n	d0c2 <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    d0bc:	f04f 0306 	mov.w	r3, #6
    d0c0:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    d0c2:	f04f 0001 	mov.w	r0, #1
    d0c6:	f7fe f9bb 	bl	b440 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d0ca:	f64a 4324 	movw	r3, #44068	; 0xac24
    d0ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0d2:	f04f 0210 	mov.w	r2, #16
    d0d6:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d0d8:	f001 fefa 	bl	eed0 <httpd_appcall>
				goto tcp_send_ack;
    d0dc:	e066      	b.n	d1ac <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    d0de:	f64a 4324 	movw	r3, #44068	; 0xac24
    d0e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0e6:	781b      	ldrb	r3, [r3, #0]
    d0e8:	f003 0301 	and.w	r3, r3, #1
    d0ec:	b2db      	uxtb	r3, r3
    d0ee:	2b00      	cmp	r3, #0
    d0f0:	d006      	beq.n	d100 <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    d0f2:	f04f 0305 	mov.w	r3, #5
    d0f6:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    d0f8:	f04f 0300 	mov.w	r3, #0
    d0fc:	8223      	strh	r3, [r4, #16]
				goto drop;
    d0fe:	e2a5      	b.n	d64c <uip_process+0x2188>
			}

			if( uip_len > 0 )
    d100:	f64a 4318 	movw	r3, #44056	; 0xac18
    d104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d108:	881b      	ldrh	r3, [r3, #0]
    d10a:	2b00      	cmp	r3, #0
    d10c:	f000 8299 	beq.w	d642 <uip_process+0x217e>
			{
				goto tcp_send_ack;
    d110:	e04c      	b.n	d1ac <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    d112:	f64a 4318 	movw	r3, #44056	; 0xac18
    d116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d11a:	881b      	ldrh	r3, [r3, #0]
    d11c:	2b00      	cmp	r3, #0
    d11e:	d007      	beq.n	d130 <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    d120:	f64a 4318 	movw	r3, #44056	; 0xac18
    d124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d128:	881b      	ldrh	r3, [r3, #0]
    d12a:	4618      	mov	r0, r3
    d12c:	f7fe f988 	bl	b440 <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d130:	f240 6394 	movw	r3, #1684	; 0x694
    d134:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d138:	681b      	ldr	r3, [r3, #0]
    d13a:	f103 030e 	add.w	r3, r3, #14
    d13e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d142:	f003 0301 	and.w	r3, r3, #1
    d146:	b2db      	uxtb	r3, r3
    d148:	2b00      	cmp	r3, #0
    d14a:	d013      	beq.n	d174 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d14c:	f04f 0307 	mov.w	r3, #7
    d150:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d152:	f04f 0300 	mov.w	r3, #0
    d156:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    d158:	f04f 0001 	mov.w	r0, #1
    d15c:	f7fe f970 	bl	b440 <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d160:	f64a 4324 	movw	r3, #44068	; 0xac24
    d164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d168:	f04f 0210 	mov.w	r2, #16
    d16c:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d16e:	f001 feaf 	bl	eed0 <httpd_appcall>
				goto tcp_send_ack;
    d172:	e01b      	b.n	d1ac <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    d174:	f64a 4318 	movw	r3, #44056	; 0xac18
    d178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d17c:	881b      	ldrh	r3, [r3, #0]
    d17e:	2b00      	cmp	r3, #0
    d180:	f000 8261 	beq.w	d646 <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d184:	e012      	b.n	d1ac <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d186:	f64a 4324 	movw	r3, #44068	; 0xac24
    d18a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d18e:	781b      	ldrb	r3, [r3, #0]
    d190:	f003 0301 	and.w	r3, r3, #1
    d194:	b2db      	uxtb	r3, r3
    d196:	2b00      	cmp	r3, #0
    d198:	f000 8257 	beq.w	d64a <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d19c:	f04f 0307 	mov.w	r3, #7
    d1a0:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d1a2:	f04f 0300 	mov.w	r3, #0
    d1a6:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d1a8:	e250      	b.n	d64c <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d1aa:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d1ac:	f240 6394 	movw	r3, #1684	; 0x694
    d1b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b4:	681b      	ldr	r3, [r3, #0]
    d1b6:	f103 030e 	add.w	r3, r3, #14
    d1ba:	f04f 0210 	mov.w	r2, #16
    d1be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d1c2:	f64a 4318 	movw	r3, #44056	; 0xac18
    d1c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1ca:	f04f 0228 	mov.w	r2, #40	; 0x28
    d1ce:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d1d0:	f240 6394 	movw	r3, #1684	; 0x694
    d1d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1d8:	681b      	ldr	r3, [r3, #0]
    d1da:	f103 030e 	add.w	r3, r3, #14
    d1de:	f04f 0250 	mov.w	r2, #80	; 0x50
    d1e2:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d1e6:	f240 6394 	movw	r3, #1684	; 0x694
    d1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1ee:	681b      	ldr	r3, [r3, #0]
    d1f0:	f103 030e 	add.w	r3, r3, #14
    d1f4:	7a22      	ldrb	r2, [r4, #8]
    d1f6:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d1f8:	f240 6394 	movw	r3, #1684	; 0x694
    d1fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d200:	681b      	ldr	r3, [r3, #0]
    d202:	f103 030e 	add.w	r3, r3, #14
    d206:	7a62      	ldrb	r2, [r4, #9]
    d208:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d20a:	f240 6394 	movw	r3, #1684	; 0x694
    d20e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d212:	681b      	ldr	r3, [r3, #0]
    d214:	f103 030e 	add.w	r3, r3, #14
    d218:	7aa2      	ldrb	r2, [r4, #10]
    d21a:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d21c:	f240 6394 	movw	r3, #1684	; 0x694
    d220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d224:	681b      	ldr	r3, [r3, #0]
    d226:	f103 030e 	add.w	r3, r3, #14
    d22a:	7ae2      	ldrb	r2, [r4, #11]
    d22c:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d22e:	f240 6394 	movw	r3, #1684	; 0x694
    d232:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d236:	681b      	ldr	r3, [r3, #0]
    d238:	f103 030e 	add.w	r3, r3, #14
    d23c:	7b22      	ldrb	r2, [r4, #12]
    d23e:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d240:	f240 6394 	movw	r3, #1684	; 0x694
    d244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d248:	681b      	ldr	r3, [r3, #0]
    d24a:	f103 030e 	add.w	r3, r3, #14
    d24e:	7b62      	ldrb	r2, [r4, #13]
    d250:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d252:	f240 6394 	movw	r3, #1684	; 0x694
    d256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d25a:	681b      	ldr	r3, [r3, #0]
    d25c:	f103 030e 	add.w	r3, r3, #14
    d260:	7ba2      	ldrb	r2, [r4, #14]
    d262:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d264:	f240 6394 	movw	r3, #1684	; 0x694
    d268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d26c:	681b      	ldr	r3, [r3, #0]
    d26e:	f103 030e 	add.w	r3, r3, #14
    d272:	7be2      	ldrb	r2, [r4, #15]
    d274:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d276:	f240 6394 	movw	r3, #1684	; 0x694
    d27a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d27e:	681b      	ldr	r3, [r3, #0]
    d280:	f103 030e 	add.w	r3, r3, #14
    d284:	f04f 0206 	mov.w	r2, #6
    d288:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d28a:	f240 6394 	movw	r3, #1684	; 0x694
    d28e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d292:	681b      	ldr	r3, [r3, #0]
    d294:	f103 030e 	add.w	r3, r3, #14
    d298:	88a2      	ldrh	r2, [r4, #4]
    d29a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d29e:	f04f 0000 	mov.w	r0, #0
    d2a2:	ea40 0101 	orr.w	r1, r0, r1
    d2a6:	7519      	strb	r1, [r3, #20]
    d2a8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d2ac:	b292      	uxth	r2, r2
    d2ae:	f04f 0100 	mov.w	r1, #0
    d2b2:	ea41 0202 	orr.w	r2, r1, r2
    d2b6:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d2b8:	f240 6394 	movw	r3, #1684	; 0x694
    d2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2c0:	681b      	ldr	r3, [r3, #0]
    d2c2:	f103 030e 	add.w	r3, r3, #14
    d2c6:	88e2      	ldrh	r2, [r4, #6]
    d2c8:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d2cc:	f04f 0000 	mov.w	r0, #0
    d2d0:	ea40 0101 	orr.w	r1, r0, r1
    d2d4:	7599      	strb	r1, [r3, #22]
    d2d6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d2da:	b292      	uxth	r2, r2
    d2dc:	f04f 0100 	mov.w	r1, #0
    d2e0:	ea41 0202 	orr.w	r2, r1, r2
    d2e4:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d2e6:	f240 6394 	movw	r3, #1684	; 0x694
    d2ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ee:	681b      	ldr	r3, [r3, #0]
    d2f0:	f103 020e 	add.w	r2, r3, #14
    d2f4:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    d2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2fc:	781b      	ldrb	r3, [r3, #0]
    d2fe:	7313      	strb	r3, [r2, #12]
    d300:	f240 6394 	movw	r3, #1684	; 0x694
    d304:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d308:	681b      	ldr	r3, [r3, #0]
    d30a:	f103 020e 	add.w	r2, r3, #14
    d30e:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    d312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d316:	785b      	ldrb	r3, [r3, #1]
    d318:	7353      	strb	r3, [r2, #13]
    d31a:	f240 6394 	movw	r3, #1684	; 0x694
    d31e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d322:	681b      	ldr	r3, [r3, #0]
    d324:	f103 020e 	add.w	r2, r3, #14
    d328:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    d32c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d330:	789b      	ldrb	r3, [r3, #2]
    d332:	7393      	strb	r3, [r2, #14]
    d334:	f240 6394 	movw	r3, #1684	; 0x694
    d338:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d33c:	681b      	ldr	r3, [r3, #0]
    d33e:	f103 020e 	add.w	r2, r3, #14
    d342:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    d346:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d34a:	78db      	ldrb	r3, [r3, #3]
    d34c:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d34e:	f240 6394 	movw	r3, #1684	; 0x694
    d352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d356:	681b      	ldr	r3, [r3, #0]
    d358:	f103 030e 	add.w	r3, r3, #14
    d35c:	7822      	ldrb	r2, [r4, #0]
    d35e:	741a      	strb	r2, [r3, #16]
    d360:	f240 6394 	movw	r3, #1684	; 0x694
    d364:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d368:	681b      	ldr	r3, [r3, #0]
    d36a:	f103 030e 	add.w	r3, r3, #14
    d36e:	7862      	ldrb	r2, [r4, #1]
    d370:	745a      	strb	r2, [r3, #17]
    d372:	f240 6394 	movw	r3, #1684	; 0x694
    d376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d37a:	681b      	ldr	r3, [r3, #0]
    d37c:	f103 030e 	add.w	r3, r3, #14
    d380:	78a2      	ldrb	r2, [r4, #2]
    d382:	749a      	strb	r2, [r3, #18]
    d384:	f240 6394 	movw	r3, #1684	; 0x694
    d388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d38c:	681b      	ldr	r3, [r3, #0]
    d38e:	f103 030e 	add.w	r3, r3, #14
    d392:	78e2      	ldrb	r2, [r4, #3]
    d394:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d396:	7e63      	ldrb	r3, [r4, #25]
    d398:	f003 0310 	and.w	r3, r3, #16
    d39c:	2b00      	cmp	r3, #0
    d39e:	d016      	beq.n	d3ce <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d3a0:	f240 6394 	movw	r3, #1684	; 0x694
    d3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3a8:	681b      	ldr	r3, [r3, #0]
    d3aa:	f103 020e 	add.w	r2, r3, #14
    d3ae:	f240 6394 	movw	r3, #1684	; 0x694
    d3b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3b6:	681b      	ldr	r3, [r3, #0]
    d3b8:	f103 030e 	add.w	r3, r3, #14
    d3bc:	f04f 0100 	mov.w	r1, #0
    d3c0:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d3c4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d3c8:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d3cc:	e015      	b.n	d3fa <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d3ce:	f240 6394 	movw	r3, #1684	; 0x694
    d3d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3d6:	681b      	ldr	r3, [r3, #0]
    d3d8:	f103 030e 	add.w	r3, r3, #14
    d3dc:	f04f 0205 	mov.w	r2, #5
    d3e0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d3e4:	f240 6394 	movw	r3, #1684	; 0x694
    d3e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3ec:	681b      	ldr	r3, [r3, #0]
    d3ee:	f103 030e 	add.w	r3, r3, #14
    d3f2:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d3f6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d3fa:	f240 6394 	movw	r3, #1684	; 0x694
    d3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d402:	681b      	ldr	r3, [r3, #0]
    d404:	f103 030e 	add.w	r3, r3, #14
    d408:	f04f 0240 	mov.w	r2, #64	; 0x40
    d40c:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d40e:	f240 6394 	movw	r3, #1684	; 0x694
    d412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d416:	681b      	ldr	r3, [r3, #0]
    d418:	f103 020e 	add.w	r2, r3, #14
    d41c:	f64a 4318 	movw	r3, #44056	; 0xac18
    d420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d424:	881b      	ldrh	r3, [r3, #0]
    d426:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d42a:	b29b      	uxth	r3, r3
    d42c:	b2db      	uxtb	r3, r3
    d42e:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d430:	f240 6394 	movw	r3, #1684	; 0x694
    d434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d438:	681b      	ldr	r3, [r3, #0]
    d43a:	f103 020e 	add.w	r2, r3, #14
    d43e:	f64a 4318 	movw	r3, #44056	; 0xac18
    d442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d446:	881b      	ldrh	r3, [r3, #0]
    d448:	b2db      	uxtb	r3, r3
    d44a:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d44c:	f240 6394 	movw	r3, #1684	; 0x694
    d450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d454:	681b      	ldr	r3, [r3, #0]
    d456:	f103 020e 	add.w	r2, r3, #14
    d45a:	f240 6394 	movw	r3, #1684	; 0x694
    d45e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d462:	681b      	ldr	r3, [r3, #0]
    d464:	f103 030e 	add.w	r3, r3, #14
    d468:	f04f 0100 	mov.w	r1, #0
    d46c:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d470:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d474:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d478:	f240 6394 	movw	r3, #1684	; 0x694
    d47c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d480:	681b      	ldr	r3, [r3, #0]
    d482:	f103 030e 	add.w	r3, r3, #14
    d486:	f04f 0200 	mov.w	r2, #0
    d48a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d48e:	f04f 0200 	mov.w	r2, #0
    d492:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d496:	f240 6394 	movw	r3, #1684	; 0x694
    d49a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d49e:	681b      	ldr	r3, [r3, #0]
    d4a0:	f103 040e 	add.w	r4, r3, #14
    d4a4:	f7fd fddc 	bl	b060 <uip_tcpchksum>
    d4a8:	4603      	mov	r3, r0
    d4aa:	ea6f 0303 	mvn.w	r3, r3
    d4ae:	b29b      	uxth	r3, r3
    d4b0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d4b4:	f04f 0100 	mov.w	r1, #0
    d4b8:	ea41 0202 	orr.w	r2, r1, r2
    d4bc:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d4c0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d4c4:	b29b      	uxth	r3, r3
    d4c6:	f04f 0200 	mov.w	r2, #0
    d4ca:	ea42 0303 	orr.w	r3, r2, r3
    d4ce:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d4d2:	f240 6394 	movw	r3, #1684	; 0x694
    d4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4da:	681b      	ldr	r3, [r3, #0]
    d4dc:	f103 030e 	add.w	r3, r3, #14
    d4e0:	f04f 0245 	mov.w	r2, #69	; 0x45
    d4e4:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d4e6:	f240 6394 	movw	r3, #1684	; 0x694
    d4ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4ee:	681b      	ldr	r3, [r3, #0]
    d4f0:	f103 030e 	add.w	r3, r3, #14
    d4f4:	f04f 0200 	mov.w	r2, #0
    d4f8:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d4fa:	f240 6394 	movw	r3, #1684	; 0x694
    d4fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d502:	681b      	ldr	r3, [r3, #0]
    d504:	f103 020e 	add.w	r2, r3, #14
    d508:	f240 6394 	movw	r3, #1684	; 0x694
    d50c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d510:	681b      	ldr	r3, [r3, #0]
    d512:	f103 030e 	add.w	r3, r3, #14
    d516:	f04f 0100 	mov.w	r1, #0
    d51a:	71d9      	strb	r1, [r3, #7]
    d51c:	79db      	ldrb	r3, [r3, #7]
    d51e:	7193      	strb	r3, [r2, #6]
		++ipid;
    d520:	f642 7374 	movw	r3, #12148	; 0x2f74
    d524:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d528:	881b      	ldrh	r3, [r3, #0]
    d52a:	f103 0301 	add.w	r3, r3, #1
    d52e:	b29a      	uxth	r2, r3
    d530:	f642 7374 	movw	r3, #12148	; 0x2f74
    d534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d538:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d53a:	f240 6394 	movw	r3, #1684	; 0x694
    d53e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d542:	681b      	ldr	r3, [r3, #0]
    d544:	f103 020e 	add.w	r2, r3, #14
    d548:	f642 7374 	movw	r3, #12148	; 0x2f74
    d54c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d550:	881b      	ldrh	r3, [r3, #0]
    d552:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d556:	b29b      	uxth	r3, r3
    d558:	b2db      	uxtb	r3, r3
    d55a:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d55c:	f240 6394 	movw	r3, #1684	; 0x694
    d560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d564:	681b      	ldr	r3, [r3, #0]
    d566:	f103 020e 	add.w	r2, r3, #14
    d56a:	f642 7374 	movw	r3, #12148	; 0x2f74
    d56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d572:	881b      	ldrh	r3, [r3, #0]
    d574:	b2db      	uxtb	r3, r3
    d576:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d578:	f240 6394 	movw	r3, #1684	; 0x694
    d57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d580:	681b      	ldr	r3, [r3, #0]
    d582:	f103 030e 	add.w	r3, r3, #14
    d586:	f04f 0200 	mov.w	r2, #0
    d58a:	729a      	strb	r2, [r3, #10]
    d58c:	f04f 0200 	mov.w	r2, #0
    d590:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d592:	f240 6394 	movw	r3, #1684	; 0x694
    d596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d59a:	681b      	ldr	r3, [r3, #0]
    d59c:	f103 040e 	add.w	r4, r3, #14
    d5a0:	f7fd fce6 	bl	af70 <uip_ipchksum>
    d5a4:	4603      	mov	r3, r0
    d5a6:	ea6f 0303 	mvn.w	r3, r3
    d5aa:	b29b      	uxth	r3, r3
    d5ac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d5b0:	f04f 0100 	mov.w	r1, #0
    d5b4:	ea41 0202 	orr.w	r2, r1, r2
    d5b8:	72a2      	strb	r2, [r4, #10]
    d5ba:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d5be:	b29b      	uxth	r3, r3
    d5c0:	f04f 0200 	mov.w	r2, #0
    d5c4:	ea42 0303 	orr.w	r3, r2, r3
    d5c8:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d5ca:	f64c 4364 	movw	r3, #52324	; 0xcc64
    d5ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5d2:	8c1b      	ldrh	r3, [r3, #32]
    d5d4:	f103 0301 	add.w	r3, r3, #1
    d5d8:	b29a      	uxth	r2, r3
    d5da:	f64c 4364 	movw	r3, #52324	; 0xcc64
    d5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5e2:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d5e4:	f64c 4364 	movw	r3, #52324	; 0xcc64
    d5e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5ec:	885b      	ldrh	r3, [r3, #2]
    d5ee:	f103 0301 	add.w	r3, r3, #1
    d5f2:	b29a      	uxth	r2, r3
    d5f4:	f64c 4364 	movw	r3, #52324	; 0xcc64
    d5f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5fc:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d5fe:	f64a 4324 	movw	r3, #44068	; 0xac24
    d602:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d606:	f04f 0200 	mov.w	r2, #0
    d60a:	701a      	strb	r2, [r3, #0]
	return;
    d60c:	e02d      	b.n	d66a <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d60e:	bf00      	nop
    d610:	e01c      	b.n	d64c <uip_process+0x2188>
    d612:	bf00      	nop
    d614:	e01a      	b.n	d64c <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d616:	bf00      	nop
    d618:	e018      	b.n	d64c <uip_process+0x2188>
    d61a:	bf00      	nop
    d61c:	e016      	b.n	d64c <uip_process+0x2188>
    d61e:	bf00      	nop
    d620:	e014      	b.n	d64c <uip_process+0x2188>
    d622:	bf00      	nop
    d624:	e012      	b.n	d64c <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d626:	bf00      	nop
    d628:	e010      	b.n	d64c <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d62a:	bf00      	nop
    d62c:	e00e      	b.n	d64c <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d62e:	bf00      	nop
    d630:	e00c      	b.n	d64c <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d632:	bf00      	nop
    d634:	e00a      	b.n	d64c <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d636:	bf00      	nop
    d638:	e008      	b.n	d64c <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d63a:	bf00      	nop
    d63c:	e006      	b.n	d64c <uip_process+0x2188>
    d63e:	bf00      	nop
    d640:	e004      	b.n	d64c <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d642:	bf00      	nop
    d644:	e002      	b.n	d64c <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d646:	bf00      	nop
    d648:	e000      	b.n	d64c <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d64a:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d64c:	f64a 4318 	movw	r3, #44056	; 0xac18
    d650:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d654:	f04f 0200 	mov.w	r2, #0
    d658:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d65a:	f64a 4324 	movw	r3, #44068	; 0xac24
    d65e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d662:	f04f 0200 	mov.w	r2, #0
    d666:	701a      	strb	r2, [r3, #0]
	return;
    d668:	bf00      	nop
}
    d66a:	f107 0714 	add.w	r7, r7, #20
    d66e:	46bd      	mov	sp, r7
    d670:	bd90      	pop	{r4, r7, pc}
    d672:	bf00      	nop

0000d674 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    d674:	b480      	push	{r7}
    d676:	b083      	sub	sp, #12
    d678:	af00      	add	r7, sp, #0
    d67a:	4603      	mov	r3, r0
    d67c:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    d67e:	88fb      	ldrh	r3, [r7, #6]
    d680:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d684:	b29a      	uxth	r2, r3
    d686:	88fb      	ldrh	r3, [r7, #6]
    d688:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d68c:	b29b      	uxth	r3, r3
    d68e:	ea42 0303 	orr.w	r3, r2, r3
    d692:	b29b      	uxth	r3, r3
    d694:	b29b      	uxth	r3, r3
}
    d696:	4618      	mov	r0, r3
    d698:	f107 070c 	add.w	r7, r7, #12
    d69c:	46bd      	mov	sp, r7
    d69e:	bc80      	pop	{r7}
    d6a0:	4770      	bx	lr
    d6a2:	bf00      	nop

0000d6a4 <htonl>:

u32_t htonl( u32_t val )
{
    d6a4:	b480      	push	{r7}
    d6a6:	b083      	sub	sp, #12
    d6a8:	af00      	add	r7, sp, #0
    d6aa:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    d6ac:	687b      	ldr	r3, [r7, #4]
    d6ae:	b29b      	uxth	r3, r3
    d6b0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d6b4:	b29a      	uxth	r2, r3
    d6b6:	687b      	ldr	r3, [r7, #4]
    d6b8:	b29b      	uxth	r3, r3
    d6ba:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d6be:	b29b      	uxth	r3, r3
    d6c0:	ea42 0303 	orr.w	r3, r2, r3
    d6c4:	b29b      	uxth	r3, r3
    d6c6:	b29b      	uxth	r3, r3
    d6c8:	ea4f 4203 	mov.w	r2, r3, lsl #16
    d6cc:	687b      	ldr	r3, [r7, #4]
    d6ce:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d6d2:	b29b      	uxth	r3, r3
    d6d4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d6d8:	b299      	uxth	r1, r3
    d6da:	687b      	ldr	r3, [r7, #4]
    d6dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d6e0:	b29b      	uxth	r3, r3
    d6e2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d6e6:	b29b      	uxth	r3, r3
    d6e8:	ea41 0303 	orr.w	r3, r1, r3
    d6ec:	b29b      	uxth	r3, r3
    d6ee:	b29b      	uxth	r3, r3
    d6f0:	ea42 0303 	orr.w	r3, r2, r3
}
    d6f4:	4618      	mov	r0, r3
    d6f6:	f107 070c 	add.w	r7, r7, #12
    d6fa:	46bd      	mov	sp, r7
    d6fc:	bc80      	pop	{r7}
    d6fe:	4770      	bx	lr

0000d700 <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    d700:	b580      	push	{r7, lr}
    d702:	b084      	sub	sp, #16
    d704:	af00      	add	r7, sp, #0
    d706:	6078      	str	r0, [r7, #4]
    d708:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    d70a:	f240 6394 	movw	r3, #1684	; 0x694
    d70e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d712:	681b      	ldr	r3, [r3, #0]
    d714:	f103 0336 	add.w	r3, r3, #54	; 0x36
    d718:	461a      	mov	r2, r3
    d71a:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d71e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d722:	681b      	ldr	r3, [r3, #0]
    d724:	ebc3 0302 	rsb	r3, r3, r2
    d728:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    d72c:	f103 0302 	add.w	r3, r3, #2
    d730:	683a      	ldr	r2, [r7, #0]
    d732:	4293      	cmp	r3, r2
    d734:	bfa8      	it	ge
    d736:	4613      	movge	r3, r2
    d738:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    d73a:	68fb      	ldr	r3, [r7, #12]
    d73c:	2b00      	cmp	r3, #0
    d73e:	dd1d      	ble.n	d77c <uip_send+0x7c>
	{
		uip_slen = copylen;
    d740:	68fb      	ldr	r3, [r7, #12]
    d742:	b29a      	uxth	r2, r3
    d744:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    d748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d74c:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    d74e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d756:	681b      	ldr	r3, [r3, #0]
    d758:	687a      	ldr	r2, [r7, #4]
    d75a:	429a      	cmp	r2, r3
    d75c:	d00e      	beq.n	d77c <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    d75e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d766:	681a      	ldr	r2, [r3, #0]
    d768:	f64c 43a4 	movw	r3, #52388	; 0xcca4
    d76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d770:	881b      	ldrh	r3, [r3, #0]
    d772:	4610      	mov	r0, r2
    d774:	6879      	ldr	r1, [r7, #4]
    d776:	461a      	mov	r2, r3
    d778:	f006 fec4 	bl	14504 <memcpy>
		}
	}
}
    d77c:	f107 0710 	add.w	r7, r7, #16
    d780:	46bd      	mov	sp, r7
    d782:	bd80      	pop	{r7, pc}

0000d784 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    d784:	b580      	push	{r7, lr}
    d786:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d788:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d790:	f04f 0200 	mov.w	r2, #0
    d794:	701a      	strb	r2, [r3, #0]
    d796:	e024      	b.n	d7e2 <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    d798:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d79c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7a0:	781b      	ldrb	r3, [r3, #0]
    d7a2:	461a      	mov	r2, r3
    d7a4:	4613      	mov	r3, r2
    d7a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d7aa:	4413      	add	r3, r2
    d7ac:	ea4f 0283 	mov.w	r2, r3, lsl #2
    d7b0:	f642 7384 	movw	r3, #12164	; 0x2f84
    d7b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7b8:	4413      	add	r3, r2
    d7ba:	4618      	mov	r0, r3
    d7bc:	f04f 0100 	mov.w	r1, #0
    d7c0:	f04f 0204 	mov.w	r2, #4
    d7c4:	f006 ff66 	bl	14694 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d7c8:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d7cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7d0:	781b      	ldrb	r3, [r3, #0]
    d7d2:	f103 0301 	add.w	r3, r3, #1
    d7d6:	b2da      	uxtb	r2, r3
    d7d8:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d7dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7e0:	701a      	strb	r2, [r3, #0]
    d7e2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d7e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ea:	781b      	ldrb	r3, [r3, #0]
    d7ec:	2b07      	cmp	r3, #7
    d7ee:	d9d3      	bls.n	d798 <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    d7f0:	bd80      	pop	{r7, pc}
    d7f2:	bf00      	nop

0000d7f4 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    d7f4:	b580      	push	{r7, lr}
    d7f6:	b082      	sub	sp, #8
    d7f8:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    d7fa:	f642 73ea 	movw	r3, #12266	; 0x2fea
    d7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d802:	781b      	ldrb	r3, [r3, #0]
    d804:	f103 0301 	add.w	r3, r3, #1
    d808:	b2da      	uxtb	r2, r3
    d80a:	f642 73ea 	movw	r3, #12266	; 0x2fea
    d80e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d812:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d814:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d818:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d81c:	f04f 0200 	mov.w	r2, #0
    d820:	701a      	strb	r2, [r3, #0]
    d822:	e045      	b.n	d8b0 <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    d824:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d828:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d82c:	781b      	ldrb	r3, [r3, #0]
    d82e:	461a      	mov	r2, r3
    d830:	4613      	mov	r3, r2
    d832:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d836:	4413      	add	r3, r2
    d838:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d83c:	461a      	mov	r2, r3
    d83e:	f642 7384 	movw	r3, #12164	; 0x2f84
    d842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d846:	4413      	add	r3, r2
    d848:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    d84a:	687b      	ldr	r3, [r7, #4]
    d84c:	881a      	ldrh	r2, [r3, #0]
    d84e:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    d852:	f2c0 0301 	movt	r3, #1
    d856:	881b      	ldrh	r3, [r3, #0]
    d858:	429a      	cmp	r2, r3
    d85a:	d11c      	bne.n	d896 <uip_arp_timer+0xa2>
    d85c:	687b      	ldr	r3, [r7, #4]
    d85e:	885a      	ldrh	r2, [r3, #2]
    d860:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    d864:	f2c0 0301 	movt	r3, #1
    d868:	885b      	ldrh	r3, [r3, #2]
    d86a:	429a      	cmp	r2, r3
    d86c:	d113      	bne.n	d896 <uip_arp_timer+0xa2>
    d86e:	f642 73ea 	movw	r3, #12266	; 0x2fea
    d872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d876:	781b      	ldrb	r3, [r3, #0]
    d878:	461a      	mov	r2, r3
    d87a:	687b      	ldr	r3, [r7, #4]
    d87c:	7a9b      	ldrb	r3, [r3, #10]
    d87e:	ebc3 0302 	rsb	r3, r3, r2
    d882:	2b77      	cmp	r3, #119	; 0x77
    d884:	dd07      	ble.n	d896 <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    d886:	687b      	ldr	r3, [r7, #4]
    d888:	4618      	mov	r0, r3
    d88a:	f04f 0100 	mov.w	r1, #0
    d88e:	f04f 0204 	mov.w	r2, #4
    d892:	f006 feff 	bl	14694 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d896:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d89a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d89e:	781b      	ldrb	r3, [r3, #0]
    d8a0:	f103 0301 	add.w	r3, r3, #1
    d8a4:	b2da      	uxtb	r2, r3
    d8a6:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ae:	701a      	strb	r2, [r3, #0]
    d8b0:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d8b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8b8:	781b      	ldrb	r3, [r3, #0]
    d8ba:	2b07      	cmp	r3, #7
    d8bc:	d9b2      	bls.n	d824 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    d8be:	f107 0708 	add.w	r7, r7, #8
    d8c2:	46bd      	mov	sp, r7
    d8c4:	bd80      	pop	{r7, pc}
    d8c6:	bf00      	nop

0000d8c8 <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    d8c8:	b590      	push	{r4, r7, lr}
    d8ca:	b083      	sub	sp, #12
    d8cc:	af00      	add	r7, sp, #0
    d8ce:	6078      	str	r0, [r7, #4]
    d8d0:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d8d2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d8d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8da:	f04f 0200 	mov.w	r2, #0
    d8de:	701a      	strb	r2, [r3, #0]
    d8e0:	e049      	b.n	d976 <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    d8e2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d8e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d8ea:	781b      	ldrb	r3, [r3, #0]
    d8ec:	461a      	mov	r2, r3
    d8ee:	4613      	mov	r3, r2
    d8f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d8f4:	4413      	add	r3, r2
    d8f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d8fa:	461a      	mov	r2, r3
    d8fc:	f642 7384 	movw	r3, #12164	; 0x2f84
    d900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d904:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d908:	8822      	ldrh	r2, [r4, #0]
    d90a:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    d90e:	f2c0 0301 	movt	r3, #1
    d912:	881b      	ldrh	r3, [r3, #0]
    d914:	429a      	cmp	r2, r3
    d916:	d107      	bne.n	d928 <uip_arp_update+0x60>
    d918:	8862      	ldrh	r2, [r4, #2]
    d91a:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    d91e:	f2c0 0301 	movt	r3, #1
    d922:	885b      	ldrh	r3, [r3, #2]
    d924:	429a      	cmp	r2, r3
    d926:	d019      	beq.n	d95c <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    d928:	687b      	ldr	r3, [r7, #4]
    d92a:	881a      	ldrh	r2, [r3, #0]
    d92c:	8823      	ldrh	r3, [r4, #0]
    d92e:	429a      	cmp	r2, r3
    d930:	d114      	bne.n	d95c <uip_arp_update+0x94>
    d932:	687b      	ldr	r3, [r7, #4]
    d934:	885a      	ldrh	r2, [r3, #2]
    d936:	8863      	ldrh	r3, [r4, #2]
    d938:	429a      	cmp	r2, r3
    d93a:	d10f      	bne.n	d95c <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    d93c:	f104 0204 	add.w	r2, r4, #4
    d940:	683b      	ldr	r3, [r7, #0]
    d942:	4610      	mov	r0, r2
    d944:	4619      	mov	r1, r3
    d946:	f04f 0206 	mov.w	r2, #6
    d94a:	f006 fddb 	bl	14504 <memcpy>
				tabptr->time = arptime;
    d94e:	f642 73ea 	movw	r3, #12266	; 0x2fea
    d952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d956:	781b      	ldrb	r3, [r3, #0]
    d958:	72a3      	strb	r3, [r4, #10]

				return;
    d95a:	e0f9      	b.n	db50 <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d95c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d960:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d964:	781b      	ldrb	r3, [r3, #0]
    d966:	f103 0301 	add.w	r3, r3, #1
    d96a:	b2da      	uxtb	r2, r3
    d96c:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d970:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d974:	701a      	strb	r2, [r3, #0]
    d976:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d97a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d97e:	781b      	ldrb	r3, [r3, #0]
    d980:	2b07      	cmp	r3, #7
    d982:	d9ae      	bls.n	d8e2 <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d984:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d98c:	f04f 0200 	mov.w	r2, #0
    d990:	701a      	strb	r2, [r3, #0]
    d992:	e02f      	b.n	d9f4 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    d994:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d99c:	781b      	ldrb	r3, [r3, #0]
    d99e:	461a      	mov	r2, r3
    d9a0:	4613      	mov	r3, r2
    d9a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d9a6:	4413      	add	r3, r2
    d9a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    d9ac:	461a      	mov	r2, r3
    d9ae:	f642 7384 	movw	r3, #12164	; 0x2f84
    d9b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9b6:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    d9ba:	8822      	ldrh	r2, [r4, #0]
    d9bc:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    d9c0:	f2c0 0301 	movt	r3, #1
    d9c4:	881b      	ldrh	r3, [r3, #0]
    d9c6:	429a      	cmp	r2, r3
    d9c8:	d107      	bne.n	d9da <uip_arp_update+0x112>
    d9ca:	8862      	ldrh	r2, [r4, #2]
    d9cc:	f24b 53d8 	movw	r3, #46552	; 0xb5d8
    d9d0:	f2c0 0301 	movt	r3, #1
    d9d4:	885b      	ldrh	r3, [r3, #2]
    d9d6:	429a      	cmp	r2, r3
    d9d8:	d014      	beq.n	da04 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d9da:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d9de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9e2:	781b      	ldrb	r3, [r3, #0]
    d9e4:	f103 0301 	add.w	r3, r3, #1
    d9e8:	b2da      	uxtb	r2, r3
    d9ea:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d9ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9f2:	701a      	strb	r2, [r3, #0]
    d9f4:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    d9f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9fc:	781b      	ldrb	r3, [r3, #0]
    d9fe:	2b07      	cmp	r3, #7
    da00:	d9c8      	bls.n	d994 <uip_arp_update+0xcc>
    da02:	e000      	b.n	da06 <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    da04:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    da06:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    da0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da0e:	781b      	ldrb	r3, [r3, #0]
    da10:	2b08      	cmp	r3, #8
    da12:	f040 8082 	bne.w	db1a <uip_arp_update+0x252>
	{
		tmpage = 0;
    da16:	f642 73eb 	movw	r3, #12267	; 0x2feb
    da1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da1e:	f04f 0200 	mov.w	r2, #0
    da22:	701a      	strb	r2, [r3, #0]
		c = 0;
    da24:	f642 73e9 	movw	r3, #12265	; 0x2fe9
    da28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da2c:	f04f 0200 	mov.w	r2, #0
    da30:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    da32:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    da36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da3a:	f04f 0200 	mov.w	r2, #0
    da3e:	701a      	strb	r2, [r3, #0]
    da40:	e047      	b.n	dad2 <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    da42:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    da46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da4a:	781b      	ldrb	r3, [r3, #0]
    da4c:	461a      	mov	r2, r3
    da4e:	4613      	mov	r3, r2
    da50:	ea4f 0343 	mov.w	r3, r3, lsl #1
    da54:	4413      	add	r3, r2
    da56:	ea4f 0383 	mov.w	r3, r3, lsl #2
    da5a:	461a      	mov	r2, r3
    da5c:	f642 7384 	movw	r3, #12164	; 0x2f84
    da60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da64:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    da68:	f642 73ea 	movw	r3, #12266	; 0x2fea
    da6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da70:	781b      	ldrb	r3, [r3, #0]
    da72:	461a      	mov	r2, r3
    da74:	7aa3      	ldrb	r3, [r4, #10]
    da76:	ebc3 0202 	rsb	r2, r3, r2
    da7a:	f642 73eb 	movw	r3, #12267	; 0x2feb
    da7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da82:	781b      	ldrb	r3, [r3, #0]
    da84:	429a      	cmp	r2, r3
    da86:	dd17      	ble.n	dab8 <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    da88:	f642 73ea 	movw	r3, #12266	; 0x2fea
    da8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da90:	781a      	ldrb	r2, [r3, #0]
    da92:	7aa3      	ldrb	r3, [r4, #10]
    da94:	ebc3 0302 	rsb	r3, r3, r2
    da98:	b2da      	uxtb	r2, r3
    da9a:	f642 73eb 	movw	r3, #12267	; 0x2feb
    da9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daa2:	701a      	strb	r2, [r3, #0]
				c = i;
    daa4:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    daa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daac:	781a      	ldrb	r2, [r3, #0]
    daae:	f642 73e9 	movw	r3, #12265	; 0x2fe9
    dab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dab6:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dab8:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    dabc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dac0:	781b      	ldrb	r3, [r3, #0]
    dac2:	f103 0301 	add.w	r3, r3, #1
    dac6:	b2da      	uxtb	r2, r3
    dac8:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    dacc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dad0:	701a      	strb	r2, [r3, #0]
    dad2:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    dad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dada:	781b      	ldrb	r3, [r3, #0]
    dadc:	2b07      	cmp	r3, #7
    dade:	d9b0      	bls.n	da42 <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    dae0:	f642 73e9 	movw	r3, #12265	; 0x2fe9
    dae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dae8:	781a      	ldrb	r2, [r3, #0]
    daea:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    daee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daf2:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    daf4:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    daf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dafc:	781b      	ldrb	r3, [r3, #0]
    dafe:	461a      	mov	r2, r3
    db00:	4613      	mov	r3, r2
    db02:	ea4f 0343 	mov.w	r3, r3, lsl #1
    db06:	4413      	add	r3, r2
    db08:	ea4f 0383 	mov.w	r3, r3, lsl #2
    db0c:	461a      	mov	r2, r3
    db0e:	f642 7384 	movw	r3, #12164	; 0x2f84
    db12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db16:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    db1a:	687b      	ldr	r3, [r7, #4]
    db1c:	781b      	ldrb	r3, [r3, #0]
    db1e:	7023      	strb	r3, [r4, #0]
    db20:	687b      	ldr	r3, [r7, #4]
    db22:	785b      	ldrb	r3, [r3, #1]
    db24:	7063      	strb	r3, [r4, #1]
    db26:	687b      	ldr	r3, [r7, #4]
    db28:	789b      	ldrb	r3, [r3, #2]
    db2a:	70a3      	strb	r3, [r4, #2]
    db2c:	687b      	ldr	r3, [r7, #4]
    db2e:	78db      	ldrb	r3, [r3, #3]
    db30:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    db32:	f104 0204 	add.w	r2, r4, #4
    db36:	683b      	ldr	r3, [r7, #0]
    db38:	4610      	mov	r0, r2
    db3a:	4619      	mov	r1, r3
    db3c:	f04f 0206 	mov.w	r2, #6
    db40:	f006 fce0 	bl	14504 <memcpy>
	tabptr->time = arptime;
    db44:	f642 73ea 	movw	r3, #12266	; 0x2fea
    db48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db4c:	781b      	ldrb	r3, [r3, #0]
    db4e:	72a3      	strb	r3, [r4, #10]
}
    db50:	f107 070c 	add.w	r7, r7, #12
    db54:	46bd      	mov	sp, r7
    db56:	bd90      	pop	{r4, r7, pc}

0000db58 <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    db58:	b580      	push	{r7, lr}
    db5a:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    db5c:	f64a 4318 	movw	r3, #44056	; 0xac18
    db60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db64:	881b      	ldrh	r3, [r3, #0]
    db66:	2b29      	cmp	r3, #41	; 0x29
    db68:	d807      	bhi.n	db7a <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    db6a:	f64a 4318 	movw	r3, #44056	; 0xac18
    db6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db72:	f04f 0200 	mov.w	r2, #0
    db76:	801a      	strh	r2, [r3, #0]
		return;
    db78:	e170      	b.n	de5c <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    db7a:	f64a 4318 	movw	r3, #44056	; 0xac18
    db7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db82:	f04f 0200 	mov.w	r2, #0
    db86:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    db88:	f240 6394 	movw	r3, #1684	; 0x694
    db8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db90:	681b      	ldr	r3, [r3, #0]
    db92:	7d1a      	ldrb	r2, [r3, #20]
    db94:	7d5b      	ldrb	r3, [r3, #21]
    db96:	ea4f 2303 	mov.w	r3, r3, lsl #8
    db9a:	ea43 0302 	orr.w	r3, r3, r2
    db9e:	b29b      	uxth	r3, r3
    dba0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    dba4:	d004      	beq.n	dbb0 <uip_arp_arpin+0x58>
    dba6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    dbaa:	f000 8112 	beq.w	ddd2 <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    dbae:	e155      	b.n	de5c <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dbb0:	f240 6394 	movw	r3, #1684	; 0x694
    dbb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb8:	681b      	ldr	r3, [r3, #0]
    dbba:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    dbbe:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    dbc2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dbc6:	ea43 0302 	orr.w	r3, r3, r2
    dbca:	b29a      	uxth	r2, r3
    dbcc:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dbd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbd4:	881b      	ldrh	r3, [r3, #0]
    dbd6:	429a      	cmp	r2, r3
    dbd8:	f040 8138 	bne.w	de4c <uip_arp_arpin+0x2f4>
    dbdc:	f240 6394 	movw	r3, #1684	; 0x694
    dbe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbe4:	681b      	ldr	r3, [r3, #0]
    dbe6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    dbea:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    dbee:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dbf2:	ea43 0302 	orr.w	r3, r3, r2
    dbf6:	b29a      	uxth	r2, r3
    dbf8:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dbfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc00:	885b      	ldrh	r3, [r3, #2]
    dc02:	429a      	cmp	r2, r3
    dc04:	f040 8124 	bne.w	de50 <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    dc08:	f240 6394 	movw	r3, #1684	; 0x694
    dc0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc10:	681b      	ldr	r3, [r3, #0]
    dc12:	f103 021c 	add.w	r2, r3, #28
    dc16:	f240 6394 	movw	r3, #1684	; 0x694
    dc1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1e:	681b      	ldr	r3, [r3, #0]
    dc20:	f103 0316 	add.w	r3, r3, #22
    dc24:	4610      	mov	r0, r2
    dc26:	4619      	mov	r1, r3
    dc28:	f7ff fe4e 	bl	d8c8 <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    dc2c:	f240 6394 	movw	r3, #1684	; 0x694
    dc30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc34:	681b      	ldr	r3, [r3, #0]
    dc36:	f04f 0200 	mov.w	r2, #0
    dc3a:	751a      	strb	r2, [r3, #20]
    dc3c:	f04f 0200 	mov.w	r2, #0
    dc40:	f042 0202 	orr.w	r2, r2, #2
    dc44:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    dc46:	f240 6394 	movw	r3, #1684	; 0x694
    dc4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc4e:	681b      	ldr	r3, [r3, #0]
    dc50:	f103 0220 	add.w	r2, r3, #32
    dc54:	f240 6394 	movw	r3, #1684	; 0x694
    dc58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc5c:	681b      	ldr	r3, [r3, #0]
    dc5e:	f103 0316 	add.w	r3, r3, #22
    dc62:	4610      	mov	r0, r2
    dc64:	4619      	mov	r1, r3
    dc66:	f04f 0206 	mov.w	r2, #6
    dc6a:	f006 fc4b 	bl	14504 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    dc6e:	f240 6394 	movw	r3, #1684	; 0x694
    dc72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc76:	681b      	ldr	r3, [r3, #0]
    dc78:	f103 0316 	add.w	r3, r3, #22
    dc7c:	4618      	mov	r0, r3
    dc7e:	f642 716c 	movw	r1, #12140	; 0x2f6c
    dc82:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dc86:	f04f 0206 	mov.w	r2, #6
    dc8a:	f006 fc3b 	bl	14504 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    dc8e:	f240 6394 	movw	r3, #1684	; 0x694
    dc92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc96:	681b      	ldr	r3, [r3, #0]
    dc98:	f103 0306 	add.w	r3, r3, #6
    dc9c:	4618      	mov	r0, r3
    dc9e:	f642 716c 	movw	r1, #12140	; 0x2f6c
    dca2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dca6:	f04f 0206 	mov.w	r2, #6
    dcaa:	f006 fc2b 	bl	14504 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    dcae:	f240 6394 	movw	r3, #1684	; 0x694
    dcb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcb6:	681b      	ldr	r3, [r3, #0]
    dcb8:	461a      	mov	r2, r3
    dcba:	f240 6394 	movw	r3, #1684	; 0x694
    dcbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcc2:	681b      	ldr	r3, [r3, #0]
    dcc4:	f103 0320 	add.w	r3, r3, #32
    dcc8:	4610      	mov	r0, r2
    dcca:	4619      	mov	r1, r3
    dccc:	f04f 0206 	mov.w	r2, #6
    dcd0:	f006 fc18 	bl	14504 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    dcd4:	f240 6394 	movw	r3, #1684	; 0x694
    dcd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcdc:	681b      	ldr	r3, [r3, #0]
    dcde:	461a      	mov	r2, r3
    dce0:	f240 6394 	movw	r3, #1684	; 0x694
    dce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dce8:	681b      	ldr	r3, [r3, #0]
    dcea:	7f1b      	ldrb	r3, [r3, #28]
    dcec:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    dcf0:	f240 6394 	movw	r3, #1684	; 0x694
    dcf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcf8:	681b      	ldr	r3, [r3, #0]
    dcfa:	461a      	mov	r2, r3
    dcfc:	f240 6394 	movw	r3, #1684	; 0x694
    dd00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd04:	681b      	ldr	r3, [r3, #0]
    dd06:	7f5b      	ldrb	r3, [r3, #29]
    dd08:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    dd0c:	f240 6394 	movw	r3, #1684	; 0x694
    dd10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd14:	681b      	ldr	r3, [r3, #0]
    dd16:	461a      	mov	r2, r3
    dd18:	f240 6394 	movw	r3, #1684	; 0x694
    dd1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd20:	681b      	ldr	r3, [r3, #0]
    dd22:	7f9b      	ldrb	r3, [r3, #30]
    dd24:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    dd28:	f240 6394 	movw	r3, #1684	; 0x694
    dd2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd30:	681b      	ldr	r3, [r3, #0]
    dd32:	461a      	mov	r2, r3
    dd34:	f240 6394 	movw	r3, #1684	; 0x694
    dd38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd3c:	681b      	ldr	r3, [r3, #0]
    dd3e:	7fdb      	ldrb	r3, [r3, #31]
    dd40:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    dd44:	f240 6394 	movw	r3, #1684	; 0x694
    dd48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd4c:	681b      	ldr	r3, [r3, #0]
    dd4e:	461a      	mov	r2, r3
    dd50:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dd54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd58:	781b      	ldrb	r3, [r3, #0]
    dd5a:	7713      	strb	r3, [r2, #28]
    dd5c:	f240 6394 	movw	r3, #1684	; 0x694
    dd60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd64:	681b      	ldr	r3, [r3, #0]
    dd66:	461a      	mov	r2, r3
    dd68:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dd6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd70:	785b      	ldrb	r3, [r3, #1]
    dd72:	7753      	strb	r3, [r2, #29]
    dd74:	f240 6394 	movw	r3, #1684	; 0x694
    dd78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd7c:	681b      	ldr	r3, [r3, #0]
    dd7e:	461a      	mov	r2, r3
    dd80:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dd84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd88:	789b      	ldrb	r3, [r3, #2]
    dd8a:	7793      	strb	r3, [r2, #30]
    dd8c:	f240 6394 	movw	r3, #1684	; 0x694
    dd90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd94:	681b      	ldr	r3, [r3, #0]
    dd96:	461a      	mov	r2, r3
    dd98:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dd9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dda0:	78db      	ldrb	r3, [r3, #3]
    dda2:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    dda4:	f240 6394 	movw	r3, #1684	; 0x694
    dda8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddac:	681b      	ldr	r3, [r3, #0]
    ddae:	f04f 0200 	mov.w	r2, #0
    ddb2:	f042 0208 	orr.w	r2, r2, #8
    ddb6:	731a      	strb	r2, [r3, #12]
    ddb8:	f04f 0200 	mov.w	r2, #0
    ddbc:	f042 0206 	orr.w	r2, r2, #6
    ddc0:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    ddc2:	f64a 4318 	movw	r3, #44056	; 0xac18
    ddc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddca:	f04f 022a 	mov.w	r2, #42	; 0x2a
    ddce:	801a      	strh	r2, [r3, #0]
			}

			break;
    ddd0:	e03f      	b.n	de52 <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    ddd2:	f240 6394 	movw	r3, #1684	; 0x694
    ddd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddda:	681b      	ldr	r3, [r3, #0]
    dddc:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    dde0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    dde4:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dde8:	ea43 0302 	orr.w	r3, r3, r2
    ddec:	b29a      	uxth	r2, r3
    ddee:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    ddf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddf6:	881b      	ldrh	r3, [r3, #0]
    ddf8:	429a      	cmp	r2, r3
    ddfa:	d12c      	bne.n	de56 <uip_arp_arpin+0x2fe>
    ddfc:	f240 6394 	movw	r3, #1684	; 0x694
    de00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de04:	681b      	ldr	r3, [r3, #0]
    de06:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    de0a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    de0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    de12:	ea43 0302 	orr.w	r3, r3, r2
    de16:	b29a      	uxth	r2, r3
    de18:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    de1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de20:	885b      	ldrh	r3, [r3, #2]
    de22:	429a      	cmp	r2, r3
    de24:	d119      	bne.n	de5a <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    de26:	f240 6394 	movw	r3, #1684	; 0x694
    de2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de2e:	681b      	ldr	r3, [r3, #0]
    de30:	f103 021c 	add.w	r2, r3, #28
    de34:	f240 6394 	movw	r3, #1684	; 0x694
    de38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de3c:	681b      	ldr	r3, [r3, #0]
    de3e:	f103 0316 	add.w	r3, r3, #22
    de42:	4610      	mov	r0, r2
    de44:	4619      	mov	r1, r3
    de46:	f7ff fd3f 	bl	d8c8 <uip_arp_update>
			}

			break;
	}

	return;
    de4a:	e007      	b.n	de5c <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    de4c:	bf00      	nop
    de4e:	e000      	b.n	de52 <uip_arp_arpin+0x2fa>
    de50:	bf00      	nop
			}

			break;
	}

	return;
    de52:	bf00      	nop
    de54:	e002      	b.n	de5c <uip_arp_arpin+0x304>
    de56:	bf00      	nop
    de58:	e000      	b.n	de5c <uip_arp_arpin+0x304>
    de5a:	bf00      	nop
}
    de5c:	bd80      	pop	{r7, pc}
    de5e:	bf00      	nop

0000de60 <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    de60:	b580      	push	{r7, lr}
    de62:	b082      	sub	sp, #8
    de64:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    de66:	f240 6394 	movw	r3, #1684	; 0x694
    de6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de6e:	681b      	ldr	r3, [r3, #0]
    de70:	7f9a      	ldrb	r2, [r3, #30]
    de72:	7fdb      	ldrb	r3, [r3, #31]
    de74:	ea4f 2303 	mov.w	r3, r3, lsl #8
    de78:	ea43 0302 	orr.w	r3, r3, r2
    de7c:	b29a      	uxth	r2, r3
    de7e:	f24b 53d4 	movw	r3, #46548	; 0xb5d4
    de82:	f2c0 0301 	movt	r3, #1
    de86:	881b      	ldrh	r3, [r3, #0]
    de88:	429a      	cmp	r2, r3
    de8a:	d123      	bne.n	ded4 <uip_arp_out+0x74>
    de8c:	f240 6394 	movw	r3, #1684	; 0x694
    de90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de94:	681b      	ldr	r3, [r3, #0]
    de96:	f893 2020 	ldrb.w	r2, [r3, #32]
    de9a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    de9e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    dea2:	ea43 0302 	orr.w	r3, r3, r2
    dea6:	b29a      	uxth	r2, r3
    dea8:	f24b 53d4 	movw	r3, #46548	; 0xb5d4
    deac:	f2c0 0301 	movt	r3, #1
    deb0:	885b      	ldrh	r3, [r3, #2]
    deb2:	429a      	cmp	r2, r3
    deb4:	d10e      	bne.n	ded4 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    deb6:	f240 6394 	movw	r3, #1684	; 0x694
    deba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    debe:	681b      	ldr	r3, [r3, #0]
    dec0:	4618      	mov	r0, r3
    dec2:	f24b 51dc 	movw	r1, #46556	; 0xb5dc
    dec6:	f2c0 0101 	movt	r1, #1
    deca:	f04f 0206 	mov.w	r2, #6
    dece:	f006 fb19 	bl	14504 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    ded2:	e1db      	b.n	e28c <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    ded4:	f240 6394 	movw	r3, #1684	; 0x694
    ded8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dedc:	681b      	ldr	r3, [r3, #0]
    dede:	f103 031e 	add.w	r3, r3, #30
    dee2:	881a      	ldrh	r2, [r3, #0]
    dee4:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    dee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deec:	881b      	ldrh	r3, [r3, #0]
    deee:	ea82 0303 	eor.w	r3, r2, r3
    def2:	b29a      	uxth	r2, r3
    def4:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    def8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    defc:	881b      	ldrh	r3, [r3, #0]
    defe:	ea02 0303 	and.w	r3, r2, r3
    df02:	b29b      	uxth	r3, r3
    df04:	2b00      	cmp	r3, #0
    df06:	d113      	bne.n	df30 <uip_arp_out+0xd0>
    df08:	f240 6394 	movw	r3, #1684	; 0x694
    df0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df10:	681b      	ldr	r3, [r3, #0]
    df12:	f103 0320 	add.w	r3, r3, #32
    df16:	881a      	ldrh	r2, [r3, #0]
    df18:	4b52      	ldr	r3, [pc, #328]	; (e064 <uip_arp_out+0x204>)
    df1a:	881b      	ldrh	r3, [r3, #0]
    df1c:	ea82 0303 	eor.w	r3, r2, r3
    df20:	b29a      	uxth	r2, r3
    df22:	4b51      	ldr	r3, [pc, #324]	; (e068 <uip_arp_out+0x208>)
    df24:	881b      	ldrh	r3, [r3, #0]
    df26:	ea02 0303 	and.w	r3, r2, r3
    df2a:	b29b      	uxth	r3, r3
    df2c:	2b00      	cmp	r3, #0
    df2e:	d028      	beq.n	df82 <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    df30:	f64c 4360 	movw	r3, #52320	; 0xcc60
    df34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df38:	781a      	ldrb	r2, [r3, #0]
    df3a:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    df3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df42:	701a      	strb	r2, [r3, #0]
    df44:	f64c 4360 	movw	r3, #52320	; 0xcc60
    df48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df4c:	785a      	ldrb	r2, [r3, #1]
    df4e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    df52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df56:	705a      	strb	r2, [r3, #1]
    df58:	f64c 4360 	movw	r3, #52320	; 0xcc60
    df5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df60:	789a      	ldrb	r2, [r3, #2]
    df62:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    df66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df6a:	709a      	strb	r2, [r3, #2]
    df6c:	f64c 4360 	movw	r3, #52320	; 0xcc60
    df70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df74:	78da      	ldrb	r2, [r3, #3]
    df76:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    df7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df7e:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    df80:	e02d      	b.n	dfde <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    df82:	f240 6394 	movw	r3, #1684	; 0x694
    df86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df8a:	681b      	ldr	r3, [r3, #0]
    df8c:	7f9a      	ldrb	r2, [r3, #30]
    df8e:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    df92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df96:	701a      	strb	r2, [r3, #0]
    df98:	f240 6394 	movw	r3, #1684	; 0x694
    df9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfa0:	681b      	ldr	r3, [r3, #0]
    dfa2:	7fda      	ldrb	r2, [r3, #31]
    dfa4:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    dfa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfac:	705a      	strb	r2, [r3, #1]
    dfae:	f240 6394 	movw	r3, #1684	; 0x694
    dfb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb6:	681b      	ldr	r3, [r3, #0]
    dfb8:	f893 2020 	ldrb.w	r2, [r3, #32]
    dfbc:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    dfc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfc4:	709a      	strb	r2, [r3, #2]
    dfc6:	f240 6394 	movw	r3, #1684	; 0x694
    dfca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfce:	681b      	ldr	r3, [r3, #0]
    dfd0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    dfd4:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    dfd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfdc:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dfde:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    dfe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfe6:	f04f 0200 	mov.w	r2, #0
    dfea:	701a      	strb	r2, [r3, #0]
    dfec:	e031      	b.n	e052 <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    dfee:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    dff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff6:	781b      	ldrb	r3, [r3, #0]
    dff8:	461a      	mov	r2, r3
    dffa:	4613      	mov	r3, r2
    dffc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    e000:	4413      	add	r3, r2
    e002:	ea4f 0383 	mov.w	r3, r3, lsl #2
    e006:	461a      	mov	r2, r3
    e008:	f642 7384 	movw	r3, #12164	; 0x2f84
    e00c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e010:	4413      	add	r3, r2
    e012:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    e014:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    e018:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e01c:	881a      	ldrh	r2, [r3, #0]
    e01e:	687b      	ldr	r3, [r7, #4]
    e020:	881b      	ldrh	r3, [r3, #0]
    e022:	429a      	cmp	r2, r3
    e024:	d108      	bne.n	e038 <uip_arp_out+0x1d8>
    e026:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    e02a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e02e:	885a      	ldrh	r2, [r3, #2]
    e030:	687b      	ldr	r3, [r7, #4]
    e032:	885b      	ldrh	r3, [r3, #2]
    e034:	429a      	cmp	r2, r3
    e036:	d019      	beq.n	e06c <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e038:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    e03c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e040:	781b      	ldrb	r3, [r3, #0]
    e042:	f103 0301 	add.w	r3, r3, #1
    e046:	b2da      	uxtb	r2, r3
    e048:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    e04c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e050:	701a      	strb	r2, [r3, #0]
    e052:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    e056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e05a:	781b      	ldrb	r3, [r3, #0]
    e05c:	2b07      	cmp	r3, #7
    e05e:	d9c6      	bls.n	dfee <uip_arp_out+0x18e>
    e060:	e005      	b.n	e06e <uip_arp_out+0x20e>
    e062:	bf00      	nop
    e064:	2000cca2 	.word	0x2000cca2
    e068:	2000cc9e 	.word	0x2000cc9e
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    e06c:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    e06e:	f642 73e8 	movw	r3, #12264	; 0x2fe8
    e072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e076:	781b      	ldrb	r3, [r3, #0]
    e078:	2b08      	cmp	r3, #8
    e07a:	f040 80f8 	bne.w	e26e <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    e07e:	f240 6394 	movw	r3, #1684	; 0x694
    e082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e086:	681b      	ldr	r3, [r3, #0]
    e088:	4618      	mov	r0, r3
    e08a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    e08e:	f04f 0206 	mov.w	r2, #6
    e092:	f006 faff 	bl	14694 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    e096:	f240 6394 	movw	r3, #1684	; 0x694
    e09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e09e:	681b      	ldr	r3, [r3, #0]
    e0a0:	f103 0320 	add.w	r3, r3, #32
    e0a4:	4618      	mov	r0, r3
    e0a6:	f04f 0100 	mov.w	r1, #0
    e0aa:	f04f 0206 	mov.w	r2, #6
    e0ae:	f006 faf1 	bl	14694 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e0b2:	f240 6394 	movw	r3, #1684	; 0x694
    e0b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ba:	681b      	ldr	r3, [r3, #0]
    e0bc:	f103 0306 	add.w	r3, r3, #6
    e0c0:	4618      	mov	r0, r3
    e0c2:	f642 716c 	movw	r1, #12140	; 0x2f6c
    e0c6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e0ca:	f04f 0206 	mov.w	r2, #6
    e0ce:	f006 fa19 	bl	14504 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e0d2:	f240 6394 	movw	r3, #1684	; 0x694
    e0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0da:	681b      	ldr	r3, [r3, #0]
    e0dc:	f103 0316 	add.w	r3, r3, #22
    e0e0:	4618      	mov	r0, r3
    e0e2:	f642 716c 	movw	r1, #12140	; 0x2f6c
    e0e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e0ea:	f04f 0206 	mov.w	r2, #6
    e0ee:	f006 fa09 	bl	14504 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    e0f2:	f240 6394 	movw	r3, #1684	; 0x694
    e0f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0fa:	681b      	ldr	r3, [r3, #0]
    e0fc:	461a      	mov	r2, r3
    e0fe:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    e102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e106:	781b      	ldrb	r3, [r3, #0]
    e108:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e10c:	f240 6394 	movw	r3, #1684	; 0x694
    e110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e114:	681b      	ldr	r3, [r3, #0]
    e116:	461a      	mov	r2, r3
    e118:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    e11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e120:	785b      	ldrb	r3, [r3, #1]
    e122:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e126:	f240 6394 	movw	r3, #1684	; 0x694
    e12a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e12e:	681b      	ldr	r3, [r3, #0]
    e130:	461a      	mov	r2, r3
    e132:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    e136:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e13a:	789b      	ldrb	r3, [r3, #2]
    e13c:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e140:	f240 6394 	movw	r3, #1684	; 0x694
    e144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e148:	681b      	ldr	r3, [r3, #0]
    e14a:	461a      	mov	r2, r3
    e14c:	f642 73e4 	movw	r3, #12260	; 0x2fe4
    e150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e154:	78db      	ldrb	r3, [r3, #3]
    e156:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e15a:	f240 6394 	movw	r3, #1684	; 0x694
    e15e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e162:	681b      	ldr	r3, [r3, #0]
    e164:	461a      	mov	r2, r3
    e166:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    e16a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e16e:	781b      	ldrb	r3, [r3, #0]
    e170:	7713      	strb	r3, [r2, #28]
    e172:	f240 6394 	movw	r3, #1684	; 0x694
    e176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e17a:	681b      	ldr	r3, [r3, #0]
    e17c:	461a      	mov	r2, r3
    e17e:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    e182:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e186:	785b      	ldrb	r3, [r3, #1]
    e188:	7753      	strb	r3, [r2, #29]
    e18a:	f240 6394 	movw	r3, #1684	; 0x694
    e18e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e192:	681b      	ldr	r3, [r3, #0]
    e194:	461a      	mov	r2, r3
    e196:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    e19a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e19e:	789b      	ldrb	r3, [r3, #2]
    e1a0:	7793      	strb	r3, [r2, #30]
    e1a2:	f240 6394 	movw	r3, #1684	; 0x694
    e1a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1aa:	681b      	ldr	r3, [r3, #0]
    e1ac:	461a      	mov	r2, r3
    e1ae:	f64c 43a0 	movw	r3, #52384	; 0xcca0
    e1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1b6:	78db      	ldrb	r3, [r3, #3]
    e1b8:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e1ba:	f240 6394 	movw	r3, #1684	; 0x694
    e1be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1c2:	681b      	ldr	r3, [r3, #0]
    e1c4:	f04f 0200 	mov.w	r2, #0
    e1c8:	751a      	strb	r2, [r3, #20]
    e1ca:	f04f 0200 	mov.w	r2, #0
    e1ce:	f042 0201 	orr.w	r2, r2, #1
    e1d2:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e1d4:	f240 6394 	movw	r3, #1684	; 0x694
    e1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1dc:	681b      	ldr	r3, [r3, #0]
    e1de:	f04f 0200 	mov.w	r2, #0
    e1e2:	739a      	strb	r2, [r3, #14]
    e1e4:	f04f 0200 	mov.w	r2, #0
    e1e8:	f042 0201 	orr.w	r2, r2, #1
    e1ec:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e1ee:	f240 6394 	movw	r3, #1684	; 0x694
    e1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1f6:	681b      	ldr	r3, [r3, #0]
    e1f8:	f04f 0200 	mov.w	r2, #0
    e1fc:	f042 0208 	orr.w	r2, r2, #8
    e200:	741a      	strb	r2, [r3, #16]
    e202:	f04f 0200 	mov.w	r2, #0
    e206:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e208:	f240 6394 	movw	r3, #1684	; 0x694
    e20c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e210:	681b      	ldr	r3, [r3, #0]
    e212:	f04f 0206 	mov.w	r2, #6
    e216:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e218:	f240 6394 	movw	r3, #1684	; 0x694
    e21c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e220:	681b      	ldr	r3, [r3, #0]
    e222:	f04f 0204 	mov.w	r2, #4
    e226:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e228:	f240 6394 	movw	r3, #1684	; 0x694
    e22c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e230:	681b      	ldr	r3, [r3, #0]
    e232:	f04f 0200 	mov.w	r2, #0
    e236:	f042 0208 	orr.w	r2, r2, #8
    e23a:	731a      	strb	r2, [r3, #12]
    e23c:	f04f 0200 	mov.w	r2, #0
    e240:	f042 0206 	orr.w	r2, r2, #6
    e244:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e246:	f240 6394 	movw	r3, #1684	; 0x694
    e24a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e24e:	681b      	ldr	r3, [r3, #0]
    e250:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e254:	f64a 4328 	movw	r3, #44072	; 0xac28
    e258:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e25c:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e25e:	f64a 4318 	movw	r3, #44056	; 0xac18
    e262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e266:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e26a:	801a      	strh	r2, [r3, #0]
			return;
    e26c:	e038      	b.n	e2e0 <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e26e:	f240 6394 	movw	r3, #1684	; 0x694
    e272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e276:	681b      	ldr	r3, [r3, #0]
    e278:	461a      	mov	r2, r3
    e27a:	687b      	ldr	r3, [r7, #4]
    e27c:	f103 0304 	add.w	r3, r3, #4
    e280:	4610      	mov	r0, r2
    e282:	4619      	mov	r1, r3
    e284:	f04f 0206 	mov.w	r2, #6
    e288:	f006 f93c 	bl	14504 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e28c:	f240 6394 	movw	r3, #1684	; 0x694
    e290:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e294:	681b      	ldr	r3, [r3, #0]
    e296:	f103 0306 	add.w	r3, r3, #6
    e29a:	4618      	mov	r0, r3
    e29c:	f642 716c 	movw	r1, #12140	; 0x2f6c
    e2a0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e2a4:	f04f 0206 	mov.w	r2, #6
    e2a8:	f006 f92c 	bl	14504 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e2ac:	f240 6394 	movw	r3, #1684	; 0x694
    e2b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2b4:	681b      	ldr	r3, [r3, #0]
    e2b6:	f04f 0200 	mov.w	r2, #0
    e2ba:	f042 0208 	orr.w	r2, r2, #8
    e2be:	731a      	strb	r2, [r3, #12]
    e2c0:	f04f 0200 	mov.w	r2, #0
    e2c4:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e2c6:	f64a 4318 	movw	r3, #44056	; 0xac18
    e2ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2ce:	881b      	ldrh	r3, [r3, #0]
    e2d0:	f103 030e 	add.w	r3, r3, #14
    e2d4:	b29a      	uxth	r2, r3
    e2d6:	f64a 4318 	movw	r3, #44056	; 0xac18
    e2da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2de:	801a      	strh	r2, [r3, #0]
}
    e2e0:	f107 0708 	add.w	r7, r7, #8
    e2e4:	46bd      	mov	sp, r7
    e2e6:	bd80      	pop	{r7, pc}

0000e2e8 <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e2e8:	b480      	push	{r7}
    e2ea:	b085      	sub	sp, #20
    e2ec:	af00      	add	r7, sp, #0
    e2ee:	6078      	str	r0, [r7, #4]
    e2f0:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e2f2:	f04f 0300 	mov.w	r3, #0
    e2f6:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e2f8:	7bfa      	ldrb	r2, [r7, #15]
    e2fa:	683b      	ldr	r3, [r7, #0]
    e2fc:	4413      	add	r3, r2
    e2fe:	781b      	ldrb	r3, [r3, #0]
    e300:	2b00      	cmp	r3, #0
    e302:	d00b      	beq.n	e31c <httpd_fs_strcmp+0x34>
    e304:	7bfa      	ldrb	r2, [r7, #15]
    e306:	687b      	ldr	r3, [r7, #4]
    e308:	4413      	add	r3, r2
    e30a:	781b      	ldrb	r3, [r3, #0]
    e30c:	2b0d      	cmp	r3, #13
    e30e:	d005      	beq.n	e31c <httpd_fs_strcmp+0x34>
    e310:	7bfa      	ldrb	r2, [r7, #15]
    e312:	687b      	ldr	r3, [r7, #4]
    e314:	4413      	add	r3, r2
    e316:	781b      	ldrb	r3, [r3, #0]
    e318:	2b0a      	cmp	r3, #10
    e31a:	d102      	bne.n	e322 <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e31c:	f04f 0300 	mov.w	r3, #0
    e320:	e011      	b.n	e346 <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e322:	7bfa      	ldrb	r2, [r7, #15]
    e324:	687b      	ldr	r3, [r7, #4]
    e326:	4413      	add	r3, r2
    e328:	781a      	ldrb	r2, [r3, #0]
    e32a:	7bf9      	ldrb	r1, [r7, #15]
    e32c:	683b      	ldr	r3, [r7, #0]
    e32e:	440b      	add	r3, r1
    e330:	781b      	ldrb	r3, [r3, #0]
    e332:	429a      	cmp	r2, r3
    e334:	d002      	beq.n	e33c <httpd_fs_strcmp+0x54>
	{
		return 1;
    e336:	f04f 0301 	mov.w	r3, #1
    e33a:	e004      	b.n	e346 <httpd_fs_strcmp+0x5e>
	}

	++i;
    e33c:	7bfb      	ldrb	r3, [r7, #15]
    e33e:	f103 0301 	add.w	r3, r3, #1
    e342:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e344:	e7d8      	b.n	e2f8 <httpd_fs_strcmp+0x10>
}
    e346:	4618      	mov	r0, r3
    e348:	f107 0714 	add.w	r7, r7, #20
    e34c:	46bd      	mov	sp, r7
    e34e:	bc80      	pop	{r7}
    e350:	4770      	bx	lr
    e352:	bf00      	nop

0000e354 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e354:	b580      	push	{r7, lr}
    e356:	b084      	sub	sp, #16
    e358:	af00      	add	r7, sp, #0
    e35a:	6078      	str	r0, [r7, #4]
    e35c:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e35e:	f04f 0300 	mov.w	r3, #0
    e362:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e364:	f643 5374 	movw	r3, #15732	; 0x3d74
    e368:	f2c0 0302 	movt	r3, #2
    e36c:	60fb      	str	r3, [r7, #12]
    e36e:	e02a      	b.n	e3c6 <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e370:	68fb      	ldr	r3, [r7, #12]
    e372:	685b      	ldr	r3, [r3, #4]
    e374:	6878      	ldr	r0, [r7, #4]
    e376:	4619      	mov	r1, r3
    e378:	f7ff ffb6 	bl	e2e8 <httpd_fs_strcmp>
    e37c:	4603      	mov	r3, r0
    e37e:	2b00      	cmp	r3, #0
    e380:	d11a      	bne.n	e3b8 <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e382:	68fb      	ldr	r3, [r7, #12]
    e384:	689a      	ldr	r2, [r3, #8]
    e386:	683b      	ldr	r3, [r7, #0]
    e388:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e38a:	68fb      	ldr	r3, [r7, #12]
    e38c:	68da      	ldr	r2, [r3, #12]
    e38e:	683b      	ldr	r3, [r7, #0]
    e390:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e392:	897a      	ldrh	r2, [r7, #10]
    e394:	f642 73ec 	movw	r3, #12268	; 0x2fec
    e398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e39c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e3a0:	f103 0301 	add.w	r3, r3, #1
    e3a4:	b299      	uxth	r1, r3
    e3a6:	f642 73ec 	movw	r3, #12268	; 0x2fec
    e3aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3ae:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e3b2:	f04f 0301 	mov.w	r3, #1
    e3b6:	e00b      	b.n	e3d0 <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e3b8:	897b      	ldrh	r3, [r7, #10]
    e3ba:	f103 0301 	add.w	r3, r3, #1
    e3be:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e3c0:	68fb      	ldr	r3, [r7, #12]
    e3c2:	681b      	ldr	r3, [r3, #0]
    e3c4:	60fb      	str	r3, [r7, #12]
    e3c6:	68fb      	ldr	r3, [r7, #12]
    e3c8:	2b00      	cmp	r3, #0
    e3ca:	d1d1      	bne.n	e370 <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e3cc:	f04f 0300 	mov.w	r3, #0
}
    e3d0:	4618      	mov	r0, r3
    e3d2:	f107 0710 	add.w	r7, r7, #16
    e3d6:	46bd      	mov	sp, r7
    e3d8:	bd80      	pop	{r7, pc}
    e3da:	bf00      	nop

0000e3dc <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e3dc:	b480      	push	{r7}
    e3de:	b083      	sub	sp, #12
    e3e0:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e3e2:	f04f 0300 	mov.w	r3, #0
    e3e6:	80fb      	strh	r3, [r7, #6]
    e3e8:	e00c      	b.n	e404 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e3ea:	88fa      	ldrh	r2, [r7, #6]
    e3ec:	f642 73ec 	movw	r3, #12268	; 0x2fec
    e3f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3f4:	f04f 0100 	mov.w	r1, #0
    e3f8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e3fc:	88fb      	ldrh	r3, [r7, #6]
    e3fe:	f103 0301 	add.w	r3, r3, #1
    e402:	80fb      	strh	r3, [r7, #6]
    e404:	88fb      	ldrh	r3, [r7, #6]
    e406:	2b06      	cmp	r3, #6
    e408:	d9ef      	bls.n	e3ea <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e40a:	f107 070c 	add.w	r7, r7, #12
    e40e:	46bd      	mov	sp, r7
    e410:	bc80      	pop	{r7}
    e412:	4770      	bx	lr

0000e414 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e414:	b580      	push	{r7, lr}
    e416:	b084      	sub	sp, #16
    e418:	af00      	add	r7, sp, #0
    e41a:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e41c:	f04f 0300 	mov.w	r3, #0
    e420:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e422:	f643 5374 	movw	r3, #15732	; 0x3d74
    e426:	f2c0 0302 	movt	r3, #2
    e42a:	60bb      	str	r3, [r7, #8]
    e42c:	e017      	b.n	e45e <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e42e:	68bb      	ldr	r3, [r7, #8]
    e430:	685b      	ldr	r3, [r3, #4]
    e432:	6878      	ldr	r0, [r7, #4]
    e434:	4619      	mov	r1, r3
    e436:	f7ff ff57 	bl	e2e8 <httpd_fs_strcmp>
    e43a:	4603      	mov	r3, r0
    e43c:	2b00      	cmp	r3, #0
    e43e:	d107      	bne.n	e450 <httpd_fs_count+0x3c>
		{
			return count[i];
    e440:	89fa      	ldrh	r2, [r7, #14]
    e442:	f642 73ec 	movw	r3, #12268	; 0x2fec
    e446:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e44a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e44e:	e00b      	b.n	e468 <httpd_fs_count+0x54>
		}

		++i;
    e450:	89fb      	ldrh	r3, [r7, #14]
    e452:	f103 0301 	add.w	r3, r3, #1
    e456:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e458:	68bb      	ldr	r3, [r7, #8]
    e45a:	681b      	ldr	r3, [r3, #0]
    e45c:	60bb      	str	r3, [r7, #8]
    e45e:	68bb      	ldr	r3, [r7, #8]
    e460:	2b00      	cmp	r3, #0
    e462:	d1e4      	bne.n	e42e <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e464:	f04f 0300 	mov.w	r3, #0
}
    e468:	4618      	mov	r0, r3
    e46a:	f107 0710 	add.w	r7, r7, #16
    e46e:	46bd      	mov	sp, r7
    e470:	bd80      	pop	{r7, pc}
    e472:	bf00      	nop

0000e474 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e474:	b580      	push	{r7, lr}
    e476:	b084      	sub	sp, #16
    e478:	af00      	add	r7, sp, #0
    e47a:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e47c:	687b      	ldr	r3, [r7, #4]
    e47e:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e480:	68fb      	ldr	r3, [r7, #12]
    e482:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e486:	f64a 432c 	movw	r3, #44076	; 0xac2c
    e48a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e48e:	681b      	ldr	r3, [r3, #0]
    e490:	8a5b      	ldrh	r3, [r3, #18]
    e492:	429a      	cmp	r2, r3
    e494:	dd0a      	ble.n	e4ac <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e496:	f64a 432c 	movw	r3, #44076	; 0xac2c
    e49a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e49e:	681b      	ldr	r3, [r3, #0]
    e4a0:	8a5b      	ldrh	r3, [r3, #18]
    e4a2:	461a      	mov	r2, r3
    e4a4:	68fb      	ldr	r3, [r7, #12]
    e4a6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e4aa:	e005      	b.n	e4b8 <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e4ac:	68fb      	ldr	r3, [r7, #12]
    e4ae:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e4b2:	68fb      	ldr	r3, [r7, #12]
    e4b4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e4b8:	f64a 4328 	movw	r3, #44072	; 0xac28
    e4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4c0:	6819      	ldr	r1, [r3, #0]
    e4c2:	68fb      	ldr	r3, [r7, #12]
    e4c4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e4c8:	68fb      	ldr	r3, [r7, #12]
    e4ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e4ce:	4608      	mov	r0, r1
    e4d0:	4611      	mov	r1, r2
    e4d2:	461a      	mov	r2, r3
    e4d4:	f006 f816 	bl	14504 <memcpy>

	return s->len;
    e4d8:	68fb      	ldr	r3, [r7, #12]
    e4da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e4de:	b29b      	uxth	r3, r3
}
    e4e0:	4618      	mov	r0, r3
    e4e2:	f107 0710 	add.w	r7, r7, #16
    e4e6:	46bd      	mov	sp, r7
    e4e8:	bd80      	pop	{r7, pc}
    e4ea:	bf00      	nop

0000e4ec <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e4ec:	b580      	push	{r7, lr}
    e4ee:	b084      	sub	sp, #16
    e4f0:	af00      	add	r7, sp, #0
    e4f2:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e4f4:	f04f 0301 	mov.w	r3, #1
    e4f8:	73fb      	strb	r3, [r7, #15]
    e4fa:	687b      	ldr	r3, [r7, #4]
    e4fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e4fe:	2b00      	cmp	r3, #0
    e500:	d002      	beq.n	e508 <send_file+0x1c>
    e502:	2b67      	cmp	r3, #103	; 0x67
    e504:	d004      	beq.n	e510 <send_file+0x24>
    e506:	e02e      	b.n	e566 <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e508:	687b      	ldr	r3, [r7, #4]
    e50a:	f04f 0267 	mov.w	r2, #103	; 0x67
    e50e:	851a      	strh	r2, [r3, #40]	; 0x28
    e510:	687b      	ldr	r3, [r7, #4]
    e512:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e516:	4618      	mov	r0, r3
    e518:	f24e 4175 	movw	r1, #58485	; 0xe475
    e51c:	f2c0 0100 	movt	r1, #0
    e520:	687a      	ldr	r2, [r7, #4]
    e522:	f7fc fa2d 	bl	a980 <psock_generator_send>
    e526:	4603      	mov	r3, r0
    e528:	2b00      	cmp	r3, #0
    e52a:	d102      	bne.n	e532 <send_file+0x46>
    e52c:	f04f 0300 	mov.w	r3, #0
    e530:	e022      	b.n	e578 <send_file+0x8c>
		s->file.len -= s->len;
    e532:	687b      	ldr	r3, [r7, #4]
    e534:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e538:	687b      	ldr	r3, [r7, #4]
    e53a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e53e:	ebc3 0202 	rsb	r2, r3, r2
    e542:	687b      	ldr	r3, [r7, #4]
    e544:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e548:	687b      	ldr	r3, [r7, #4]
    e54a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e54e:	687b      	ldr	r3, [r7, #4]
    e550:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e554:	441a      	add	r2, r3
    e556:	687b      	ldr	r3, [r7, #4]
    e558:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e55c:	687b      	ldr	r3, [r7, #4]
    e55e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e562:	2b00      	cmp	r3, #0
    e564:	dcd0      	bgt.n	e508 <send_file+0x1c>

	PSOCK_END( &s->sout );
    e566:	f04f 0300 	mov.w	r3, #0
    e56a:	73fb      	strb	r3, [r7, #15]
    e56c:	687b      	ldr	r3, [r7, #4]
    e56e:	f04f 0200 	mov.w	r2, #0
    e572:	851a      	strh	r2, [r3, #40]	; 0x28
    e574:	f04f 0302 	mov.w	r3, #2
}
    e578:	4618      	mov	r0, r3
    e57a:	f107 0710 	add.w	r7, r7, #16
    e57e:	46bd      	mov	sp, r7
    e580:	bd80      	pop	{r7, pc}
    e582:	bf00      	nop

0000e584 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e584:	b580      	push	{r7, lr}
    e586:	b084      	sub	sp, #16
    e588:	af00      	add	r7, sp, #0
    e58a:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e58c:	f04f 0301 	mov.w	r3, #1
    e590:	73fb      	strb	r3, [r7, #15]
    e592:	687b      	ldr	r3, [r7, #4]
    e594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e596:	2b00      	cmp	r3, #0
    e598:	d002      	beq.n	e5a0 <send_part_of_file+0x1c>
    e59a:	2b75      	cmp	r3, #117	; 0x75
    e59c:	d004      	beq.n	e5a8 <send_part_of_file+0x24>
    e59e:	e017      	b.n	e5d0 <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e5a0:	687b      	ldr	r3, [r7, #4]
    e5a2:	f04f 0275 	mov.w	r2, #117	; 0x75
    e5a6:	851a      	strh	r2, [r3, #40]	; 0x28
    e5a8:	687b      	ldr	r3, [r7, #4]
    e5aa:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e5ae:	687b      	ldr	r3, [r7, #4]
    e5b0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e5b4:	687b      	ldr	r3, [r7, #4]
    e5b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e5ba:	4608      	mov	r0, r1
    e5bc:	4611      	mov	r1, r2
    e5be:	461a      	mov	r2, r3
    e5c0:	f7fc f994 	bl	a8ec <psock_send>
    e5c4:	4603      	mov	r3, r0
    e5c6:	2b00      	cmp	r3, #0
    e5c8:	d102      	bne.n	e5d0 <send_part_of_file+0x4c>
    e5ca:	f04f 0300 	mov.w	r3, #0
    e5ce:	e008      	b.n	e5e2 <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e5d0:	f04f 0300 	mov.w	r3, #0
    e5d4:	73fb      	strb	r3, [r7, #15]
    e5d6:	687b      	ldr	r3, [r7, #4]
    e5d8:	f04f 0200 	mov.w	r2, #0
    e5dc:	851a      	strh	r2, [r3, #40]	; 0x28
    e5de:	f04f 0302 	mov.w	r3, #2
}
    e5e2:	4618      	mov	r0, r3
    e5e4:	f107 0710 	add.w	r7, r7, #16
    e5e8:	46bd      	mov	sp, r7
    e5ea:	bd80      	pop	{r7, pc}

0000e5ec <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e5ec:	b580      	push	{r7, lr}
    e5ee:	b084      	sub	sp, #16
    e5f0:	af00      	add	r7, sp, #0
    e5f2:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e5f4:	687b      	ldr	r3, [r7, #4]
    e5f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e5fa:	4618      	mov	r0, r3
    e5fc:	f04f 010a 	mov.w	r1, #10
    e600:	f006 f920 	bl	14844 <strchr>
    e604:	4603      	mov	r3, r0
    e606:	f103 0301 	add.w	r3, r3, #1
    e60a:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e60c:	687b      	ldr	r3, [r7, #4]
    e60e:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e612:	68fb      	ldr	r3, [r7, #12]
    e614:	b299      	uxth	r1, r3
    e616:	687b      	ldr	r3, [r7, #4]
    e618:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e61c:	b29b      	uxth	r3, r3
    e61e:	ebc3 0301 	rsb	r3, r3, r1
    e622:	b29b      	uxth	r3, r3
    e624:	ebc3 0202 	rsb	r2, r3, r2
    e628:	687b      	ldr	r3, [r7, #4]
    e62a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e62e:	687b      	ldr	r3, [r7, #4]
    e630:	68fa      	ldr	r2, [r7, #12]
    e632:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e636:	f107 0710 	add.w	r7, r7, #16
    e63a:	46bd      	mov	sp, r7
    e63c:	bd80      	pop	{r7, pc}
    e63e:	bf00      	nop

0000e640 <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e640:	b580      	push	{r7, lr}
    e642:	b084      	sub	sp, #16
    e644:	af00      	add	r7, sp, #0
    e646:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e648:	f04f 0301 	mov.w	r3, #1
    e64c:	73fb      	strb	r3, [r7, #15]
    e64e:	687b      	ldr	r3, [r7, #4]
    e650:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e654:	2b94      	cmp	r3, #148	; 0x94
    e656:	d042      	beq.n	e6de <handle_script+0x9e>
    e658:	2b94      	cmp	r3, #148	; 0x94
    e65a:	dc03      	bgt.n	e664 <handle_script+0x24>
    e65c:	2b00      	cmp	r3, #0
    e65e:	f000 80f3 	beq.w	e848 <handle_script+0x208>
    e662:	e0f8      	b.n	e856 <handle_script+0x216>
    e664:	2b98      	cmp	r3, #152	; 0x98
    e666:	d048      	beq.n	e6fa <handle_script+0xba>
    e668:	2bc1      	cmp	r3, #193	; 0xc1
    e66a:	f000 80ce 	beq.w	e80a <handle_script+0x1ca>
    e66e:	e0f2      	b.n	e856 <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e670:	687b      	ldr	r3, [r7, #4]
    e672:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e676:	781b      	ldrb	r3, [r3, #0]
    e678:	2b25      	cmp	r3, #37	; 0x25
    e67a:	d161      	bne.n	e740 <handle_script+0x100>
    e67c:	687b      	ldr	r3, [r7, #4]
    e67e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e682:	f103 0301 	add.w	r3, r3, #1
    e686:	781b      	ldrb	r3, [r3, #0]
    e688:	2b21      	cmp	r3, #33	; 0x21
    e68a:	d159      	bne.n	e740 <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    e68c:	687b      	ldr	r3, [r7, #4]
    e68e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e692:	f103 0203 	add.w	r2, r3, #3
    e696:	687b      	ldr	r3, [r7, #4]
    e698:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    e69c:	687b      	ldr	r3, [r7, #4]
    e69e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e6a2:	f1a3 0203 	sub.w	r2, r3, #3
    e6a6:	687b      	ldr	r3, [r7, #4]
    e6a8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    e6ac:	687b      	ldr	r3, [r7, #4]
    e6ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e6b2:	f103 33ff 	add.w	r3, r3, #4294967295
    e6b6:	781b      	ldrb	r3, [r3, #0]
    e6b8:	2b3a      	cmp	r3, #58	; 0x3a
    e6ba:	d119      	bne.n	e6f0 <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    e6bc:	687b      	ldr	r3, [r7, #4]
    e6be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e6c2:	f103 0201 	add.w	r2, r3, #1
    e6c6:	687b      	ldr	r3, [r7, #4]
    e6c8:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e6cc:	4610      	mov	r0, r2
    e6ce:	4619      	mov	r1, r3
    e6d0:	f7ff fe40 	bl	e354 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    e6d4:	687b      	ldr	r3, [r7, #4]
    e6d6:	f04f 0294 	mov.w	r2, #148	; 0x94
    e6da:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e6de:	6878      	ldr	r0, [r7, #4]
    e6e0:	f7ff ff04 	bl	e4ec <send_file>
    e6e4:	4603      	mov	r3, r0
    e6e6:	2b00      	cmp	r3, #0
    e6e8:	d11a      	bne.n	e720 <handle_script+0xe0>
    e6ea:	f04f 0300 	mov.w	r3, #0
    e6ee:	e0bc      	b.n	e86a <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    e6f0:	687b      	ldr	r3, [r7, #4]
    e6f2:	f04f 0298 	mov.w	r2, #152	; 0x98
    e6f6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e6fa:	687b      	ldr	r3, [r7, #4]
    e6fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e700:	4618      	mov	r0, r3
    e702:	f7f2 fe63 	bl	13cc <httpd_cgi>
    e706:	4603      	mov	r3, r0
    e708:	687a      	ldr	r2, [r7, #4]
    e70a:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    e70e:	6878      	ldr	r0, [r7, #4]
    e710:	4611      	mov	r1, r2
    e712:	4798      	blx	r3
    e714:	4603      	mov	r3, r0
    e716:	2b00      	cmp	r3, #0
    e718:	d102      	bne.n	e720 <handle_script+0xe0>
    e71a:	f04f 0300 	mov.w	r3, #0
    e71e:	e0a4      	b.n	e86a <handle_script+0x22a>
			}

			next_scriptstate( s );
    e720:	6878      	ldr	r0, [r7, #4]
    e722:	f7ff ff63 	bl	e5ec <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    e726:	687b      	ldr	r3, [r7, #4]
    e728:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    e72c:	687b      	ldr	r3, [r7, #4]
    e72e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    e732:	687b      	ldr	r3, [r7, #4]
    e734:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e738:	687b      	ldr	r3, [r7, #4]
    e73a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e73e:	e084      	b.n	e84a <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    e740:	687b      	ldr	r3, [r7, #4]
    e742:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e746:	f64a 432c 	movw	r3, #44076	; 0xac2c
    e74a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e74e:	681b      	ldr	r3, [r3, #0]
    e750:	8a5b      	ldrh	r3, [r3, #18]
    e752:	429a      	cmp	r2, r3
    e754:	dd0a      	ble.n	e76c <handle_script+0x12c>
			{
				s->len = uip_mss();
    e756:	f64a 432c 	movw	r3, #44076	; 0xac2c
    e75a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e75e:	681b      	ldr	r3, [r3, #0]
    e760:	8a5b      	ldrh	r3, [r3, #18]
    e762:	461a      	mov	r2, r3
    e764:	687b      	ldr	r3, [r7, #4]
    e766:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e76a:	e005      	b.n	e778 <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    e76c:	687b      	ldr	r3, [r7, #4]
    e76e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e772:	687b      	ldr	r3, [r7, #4]
    e774:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    e778:	687b      	ldr	r3, [r7, #4]
    e77a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e77e:	781b      	ldrb	r3, [r3, #0]
    e780:	2b25      	cmp	r3, #37	; 0x25
    e782:	d10c      	bne.n	e79e <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    e784:	687b      	ldr	r3, [r7, #4]
    e786:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e78a:	f103 0301 	add.w	r3, r3, #1
    e78e:	4618      	mov	r0, r3
    e790:	f04f 0125 	mov.w	r1, #37	; 0x25
    e794:	f006 f856 	bl	14844 <strchr>
    e798:	4603      	mov	r3, r0
    e79a:	60bb      	str	r3, [r7, #8]
    e79c:	e009      	b.n	e7b2 <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    e79e:	687b      	ldr	r3, [r7, #4]
    e7a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e7a4:	4618      	mov	r0, r3
    e7a6:	f04f 0125 	mov.w	r1, #37	; 0x25
    e7aa:	f006 f84b 	bl	14844 <strchr>
    e7ae:	4603      	mov	r3, r0
    e7b0:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    e7b2:	68bb      	ldr	r3, [r7, #8]
    e7b4:	2b00      	cmp	r3, #0
    e7b6:	d023      	beq.n	e800 <handle_script+0x1c0>
    e7b8:	687b      	ldr	r3, [r7, #4]
    e7ba:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e7be:	68bb      	ldr	r3, [r7, #8]
    e7c0:	429a      	cmp	r2, r3
    e7c2:	d01d      	beq.n	e800 <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    e7c4:	68ba      	ldr	r2, [r7, #8]
    e7c6:	687b      	ldr	r3, [r7, #4]
    e7c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e7cc:	ebc3 0202 	rsb	r2, r3, r2
    e7d0:	687b      	ldr	r3, [r7, #4]
    e7d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    e7d6:	687b      	ldr	r3, [r7, #4]
    e7d8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    e7dc:	f64a 432c 	movw	r3, #44076	; 0xac2c
    e7e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e7e4:	681b      	ldr	r3, [r3, #0]
    e7e6:	8a5b      	ldrh	r3, [r3, #18]
    e7e8:	429a      	cmp	r2, r3
    e7ea:	db09      	blt.n	e800 <handle_script+0x1c0>
				{
					s->len = uip_mss();
    e7ec:	f64a 432c 	movw	r3, #44076	; 0xac2c
    e7f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e7f4:	681b      	ldr	r3, [r3, #0]
    e7f6:	8a5b      	ldrh	r3, [r3, #18]
    e7f8:	461a      	mov	r2, r3
    e7fa:	687b      	ldr	r3, [r7, #4]
    e7fc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    e800:	687b      	ldr	r3, [r7, #4]
    e802:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    e806:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e80a:	6878      	ldr	r0, [r7, #4]
    e80c:	f7ff feba 	bl	e584 <send_part_of_file>
    e810:	4603      	mov	r3, r0
    e812:	2b00      	cmp	r3, #0
    e814:	d102      	bne.n	e81c <handle_script+0x1dc>
    e816:	f04f 0300 	mov.w	r3, #0
    e81a:	e026      	b.n	e86a <handle_script+0x22a>
			s->file.data += s->len;
    e81c:	687b      	ldr	r3, [r7, #4]
    e81e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e822:	687b      	ldr	r3, [r7, #4]
    e824:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e828:	441a      	add	r2, r3
    e82a:	687b      	ldr	r3, [r7, #4]
    e82c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    e830:	687b      	ldr	r3, [r7, #4]
    e832:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e836:	687b      	ldr	r3, [r7, #4]
    e838:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e83c:	ebc3 0202 	rsb	r2, r3, r2
    e840:	687b      	ldr	r3, [r7, #4]
    e842:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    e846:	e000      	b.n	e84a <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    e848:	bf00      	nop
    e84a:	687b      	ldr	r3, [r7, #4]
    e84c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e850:	2b00      	cmp	r3, #0
    e852:	f73f af0d 	bgt.w	e670 <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    e856:	f04f 0300 	mov.w	r3, #0
    e85a:	73fb      	strb	r3, [r7, #15]
    e85c:	687b      	ldr	r3, [r7, #4]
    e85e:	f04f 0200 	mov.w	r2, #0
    e862:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e866:	f04f 0302 	mov.w	r3, #2
}
    e86a:	4618      	mov	r0, r3
    e86c:	f107 0710 	add.w	r7, r7, #16
    e870:	46bd      	mov	sp, r7
    e872:	bd80      	pop	{r7, pc}

0000e874 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    e874:	b590      	push	{r4, r7, lr}
    e876:	b085      	sub	sp, #20
    e878:	af00      	add	r7, sp, #0
    e87a:	6078      	str	r0, [r7, #4]
    e87c:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    e87e:	f04f 0301 	mov.w	r3, #1
    e882:	73fb      	strb	r3, [r7, #15]
    e884:	687b      	ldr	r3, [r7, #4]
    e886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e888:	2bde      	cmp	r3, #222	; 0xde
    e88a:	f000 80a3 	beq.w	e9d4 <send_headers+0x160>
    e88e:	2bde      	cmp	r3, #222	; 0xde
    e890:	dc0b      	bgt.n	e8aa <send_headers+0x36>
    e892:	2bd1      	cmp	r3, #209	; 0xd1
    e894:	d01d      	beq.n	e8d2 <send_headers+0x5e>
    e896:	2bd1      	cmp	r3, #209	; 0xd1
    e898:	dc02      	bgt.n	e8a0 <send_headers+0x2c>
    e89a:	2b00      	cmp	r3, #0
    e89c:	d015      	beq.n	e8ca <send_headers+0x56>
    e89e:	e147      	b.n	eb30 <send_headers+0x2bc>
    e8a0:	2bd6      	cmp	r3, #214	; 0xd6
    e8a2:	d039      	beq.n	e918 <send_headers+0xa4>
    e8a4:	2bda      	cmp	r3, #218	; 0xda
    e8a6:	d06c      	beq.n	e982 <send_headers+0x10e>
    e8a8:	e142      	b.n	eb30 <send_headers+0x2bc>
    e8aa:	2be6      	cmp	r3, #230	; 0xe6
    e8ac:	f000 80e3 	beq.w	ea76 <send_headers+0x202>
    e8b0:	2be6      	cmp	r3, #230	; 0xe6
    e8b2:	dc03      	bgt.n	e8bc <send_headers+0x48>
    e8b4:	2be2      	cmp	r3, #226	; 0xe2
    e8b6:	f000 80b6 	beq.w	ea26 <send_headers+0x1b2>
    e8ba:	e139      	b.n	eb30 <send_headers+0x2bc>
    e8bc:	2bea      	cmp	r3, #234	; 0xea
    e8be:	f000 8102 	beq.w	eac6 <send_headers+0x252>
    e8c2:	2bee      	cmp	r3, #238	; 0xee
    e8c4:	f000 811b 	beq.w	eafe <send_headers+0x28a>
    e8c8:	e132      	b.n	eb30 <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    e8ca:	687b      	ldr	r3, [r7, #4]
    e8cc:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    e8d0:	851a      	strh	r2, [r3, #40]	; 0x28
    e8d2:	687b      	ldr	r3, [r7, #4]
    e8d4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e8d8:	6838      	ldr	r0, [r7, #0]
    e8da:	f006 f871 	bl	149c0 <strlen>
    e8de:	4603      	mov	r3, r0
    e8e0:	4620      	mov	r0, r4
    e8e2:	6839      	ldr	r1, [r7, #0]
    e8e4:	461a      	mov	r2, r3
    e8e6:	f7fc f801 	bl	a8ec <psock_send>
    e8ea:	4603      	mov	r3, r0
    e8ec:	2b00      	cmp	r3, #0
    e8ee:	d102      	bne.n	e8f6 <send_headers+0x82>
    e8f0:	f04f 0300 	mov.w	r3, #0
    e8f4:	e125      	b.n	eb42 <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    e8f6:	687b      	ldr	r3, [r7, #4]
    e8f8:	f103 0382 	add.w	r3, r3, #130	; 0x82
    e8fc:	4618      	mov	r0, r3
    e8fe:	f04f 012e 	mov.w	r1, #46	; 0x2e
    e902:	f006 f91d 	bl	14b40 <strrchr>
    e906:	4603      	mov	r3, r0
    e908:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    e90a:	68bb      	ldr	r3, [r7, #8]
    e90c:	2b00      	cmp	r3, #0
    e90e:	d11c      	bne.n	e94a <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    e910:	687b      	ldr	r3, [r7, #4]
    e912:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    e916:	851a      	strh	r2, [r3, #40]	; 0x28
    e918:	687b      	ldr	r3, [r7, #4]
    e91a:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e91e:	f24b 70f8 	movw	r0, #47096	; 0xb7f8
    e922:	f2c0 0001 	movt	r0, #1
    e926:	f006 f84b 	bl	149c0 <strlen>
    e92a:	4603      	mov	r3, r0
    e92c:	4620      	mov	r0, r4
    e92e:	f24b 71f8 	movw	r1, #47096	; 0xb7f8
    e932:	f2c0 0101 	movt	r1, #1
    e936:	461a      	mov	r2, r3
    e938:	f7fb ffd8 	bl	a8ec <psock_send>
    e93c:	4603      	mov	r3, r0
    e93e:	2b00      	cmp	r3, #0
    e940:	f040 80f6 	bne.w	eb30 <send_headers+0x2bc>
    e944:	f04f 0300 	mov.w	r3, #0
    e948:	e0fb      	b.n	eb42 <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    e94a:	f64b 0024 	movw	r0, #47140	; 0xb824
    e94e:	f2c0 0001 	movt	r0, #1
    e952:	68b9      	ldr	r1, [r7, #8]
    e954:	f04f 0205 	mov.w	r2, #5
    e958:	f006 f862 	bl	14a20 <strncmp>
    e95c:	4603      	mov	r3, r0
    e95e:	2b00      	cmp	r3, #0
    e960:	d00b      	beq.n	e97a <send_headers+0x106>
    e962:	f64b 002c 	movw	r0, #47148	; 0xb82c
    e966:	f2c0 0001 	movt	r0, #1
    e96a:	68b9      	ldr	r1, [r7, #8]
    e96c:	f04f 0206 	mov.w	r2, #6
    e970:	f006 f856 	bl	14a20 <strncmp>
    e974:	4603      	mov	r3, r0
    e976:	2b00      	cmp	r3, #0
    e978:	d11c      	bne.n	e9b4 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    e97a:	687b      	ldr	r3, [r7, #4]
    e97c:	f04f 02da 	mov.w	r2, #218	; 0xda
    e980:	851a      	strh	r2, [r3, #40]	; 0x28
    e982:	687b      	ldr	r3, [r7, #4]
    e984:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e988:	f24b 704c 	movw	r0, #46924	; 0xb74c
    e98c:	f2c0 0001 	movt	r0, #1
    e990:	f006 f816 	bl	149c0 <strlen>
    e994:	4603      	mov	r3, r0
    e996:	4620      	mov	r0, r4
    e998:	f24b 714c 	movw	r1, #46924	; 0xb74c
    e99c:	f2c0 0101 	movt	r1, #1
    e9a0:	461a      	mov	r2, r3
    e9a2:	f7fb ffa3 	bl	a8ec <psock_send>
    e9a6:	4603      	mov	r3, r0
    e9a8:	2b00      	cmp	r3, #0
    e9aa:	f040 80c0 	bne.w	eb2e <send_headers+0x2ba>
    e9ae:	f04f 0300 	mov.w	r3, #0
    e9b2:	e0c6      	b.n	eb42 <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    e9b4:	f64b 003c 	movw	r0, #47164	; 0xb83c
    e9b8:	f2c0 0001 	movt	r0, #1
    e9bc:	68b9      	ldr	r1, [r7, #8]
    e9be:	f04f 0204 	mov.w	r2, #4
    e9c2:	f006 f82d 	bl	14a20 <strncmp>
    e9c6:	4603      	mov	r3, r0
    e9c8:	2b00      	cmp	r3, #0
    e9ca:	d11c      	bne.n	ea06 <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    e9cc:	687b      	ldr	r3, [r7, #4]
    e9ce:	f04f 02de 	mov.w	r2, #222	; 0xde
    e9d2:	851a      	strh	r2, [r3, #40]	; 0x28
    e9d4:	687b      	ldr	r3, [r7, #4]
    e9d6:	f103 0428 	add.w	r4, r3, #40	; 0x28
    e9da:	f24b 7068 	movw	r0, #46952	; 0xb768
    e9de:	f2c0 0001 	movt	r0, #1
    e9e2:	f005 ffed 	bl	149c0 <strlen>
    e9e6:	4603      	mov	r3, r0
    e9e8:	4620      	mov	r0, r4
    e9ea:	f24b 7168 	movw	r1, #46952	; 0xb768
    e9ee:	f2c0 0101 	movt	r1, #1
    e9f2:	461a      	mov	r2, r3
    e9f4:	f7fb ff7a 	bl	a8ec <psock_send>
    e9f8:	4603      	mov	r3, r0
    e9fa:	2b00      	cmp	r3, #0
    e9fc:	f040 8098 	bne.w	eb30 <send_headers+0x2bc>
    ea00:	f04f 0300 	mov.w	r3, #0
    ea04:	e09d      	b.n	eb42 <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    ea06:	f64b 0044 	movw	r0, #47172	; 0xb844
    ea0a:	f2c0 0001 	movt	r0, #1
    ea0e:	68b9      	ldr	r1, [r7, #8]
    ea10:	f04f 0204 	mov.w	r2, #4
    ea14:	f006 f804 	bl	14a20 <strncmp>
    ea18:	4603      	mov	r3, r0
    ea1a:	2b00      	cmp	r3, #0
    ea1c:	d11b      	bne.n	ea56 <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    ea1e:	687b      	ldr	r3, [r7, #4]
    ea20:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    ea24:	851a      	strh	r2, [r3, #40]	; 0x28
    ea26:	687b      	ldr	r3, [r7, #4]
    ea28:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ea2c:	f24b 70a0 	movw	r0, #47008	; 0xb7a0
    ea30:	f2c0 0001 	movt	r0, #1
    ea34:	f005 ffc4 	bl	149c0 <strlen>
    ea38:	4603      	mov	r3, r0
    ea3a:	4620      	mov	r0, r4
    ea3c:	f24b 71a0 	movw	r1, #47008	; 0xb7a0
    ea40:	f2c0 0101 	movt	r1, #1
    ea44:	461a      	mov	r2, r3
    ea46:	f7fb ff51 	bl	a8ec <psock_send>
    ea4a:	4603      	mov	r3, r0
    ea4c:	2b00      	cmp	r3, #0
    ea4e:	d16f      	bne.n	eb30 <send_headers+0x2bc>
    ea50:	f04f 0300 	mov.w	r3, #0
    ea54:	e075      	b.n	eb42 <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    ea56:	f64b 004c 	movw	r0, #47180	; 0xb84c
    ea5a:	f2c0 0001 	movt	r0, #1
    ea5e:	68b9      	ldr	r1, [r7, #8]
    ea60:	f04f 0204 	mov.w	r2, #4
    ea64:	f005 ffdc 	bl	14a20 <strncmp>
    ea68:	4603      	mov	r3, r0
    ea6a:	2b00      	cmp	r3, #0
    ea6c:	d11b      	bne.n	eaa6 <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    ea6e:	687b      	ldr	r3, [r7, #4]
    ea70:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    ea74:	851a      	strh	r2, [r3, #40]	; 0x28
    ea76:	687b      	ldr	r3, [r7, #4]
    ea78:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ea7c:	f24b 70bc 	movw	r0, #47036	; 0xb7bc
    ea80:	f2c0 0001 	movt	r0, #1
    ea84:	f005 ff9c 	bl	149c0 <strlen>
    ea88:	4603      	mov	r3, r0
    ea8a:	4620      	mov	r0, r4
    ea8c:	f24b 71bc 	movw	r1, #47036	; 0xb7bc
    ea90:	f2c0 0101 	movt	r1, #1
    ea94:	461a      	mov	r2, r3
    ea96:	f7fb ff29 	bl	a8ec <psock_send>
    ea9a:	4603      	mov	r3, r0
    ea9c:	2b00      	cmp	r3, #0
    ea9e:	d147      	bne.n	eb30 <send_headers+0x2bc>
    eaa0:	f04f 0300 	mov.w	r3, #0
    eaa4:	e04d      	b.n	eb42 <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    eaa6:	f64b 0054 	movw	r0, #47188	; 0xb854
    eaaa:	f2c0 0001 	movt	r0, #1
    eaae:	68b9      	ldr	r1, [r7, #8]
    eab0:	f04f 0204 	mov.w	r2, #4
    eab4:	f005 ffb4 	bl	14a20 <strncmp>
    eab8:	4603      	mov	r3, r0
    eaba:	2b00      	cmp	r3, #0
    eabc:	d11b      	bne.n	eaf6 <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    eabe:	687b      	ldr	r3, [r7, #4]
    eac0:	f04f 02ea 	mov.w	r2, #234	; 0xea
    eac4:	851a      	strh	r2, [r3, #40]	; 0x28
    eac6:	687b      	ldr	r3, [r7, #4]
    eac8:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eacc:	f24b 70d8 	movw	r0, #47064	; 0xb7d8
    ead0:	f2c0 0001 	movt	r0, #1
    ead4:	f005 ff74 	bl	149c0 <strlen>
    ead8:	4603      	mov	r3, r0
    eada:	4620      	mov	r0, r4
    eadc:	f24b 71d8 	movw	r1, #47064	; 0xb7d8
    eae0:	f2c0 0101 	movt	r1, #1
    eae4:	461a      	mov	r2, r3
    eae6:	f7fb ff01 	bl	a8ec <psock_send>
    eaea:	4603      	mov	r3, r0
    eaec:	2b00      	cmp	r3, #0
    eaee:	d11f      	bne.n	eb30 <send_headers+0x2bc>
    eaf0:	f04f 0300 	mov.w	r3, #0
    eaf4:	e025      	b.n	eb42 <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    eaf6:	687b      	ldr	r3, [r7, #4]
    eaf8:	f04f 02ee 	mov.w	r2, #238	; 0xee
    eafc:	851a      	strh	r2, [r3, #40]	; 0x28
    eafe:	687b      	ldr	r3, [r7, #4]
    eb00:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eb04:	f24b 702c 	movw	r0, #46892	; 0xb72c
    eb08:	f2c0 0001 	movt	r0, #1
    eb0c:	f005 ff58 	bl	149c0 <strlen>
    eb10:	4603      	mov	r3, r0
    eb12:	4620      	mov	r0, r4
    eb14:	f24b 712c 	movw	r1, #46892	; 0xb72c
    eb18:	f2c0 0101 	movt	r1, #1
    eb1c:	461a      	mov	r2, r3
    eb1e:	f7fb fee5 	bl	a8ec <psock_send>
    eb22:	4603      	mov	r3, r0
    eb24:	2b00      	cmp	r3, #0
    eb26:	d103      	bne.n	eb30 <send_headers+0x2bc>
    eb28:	f04f 0300 	mov.w	r3, #0
    eb2c:	e009      	b.n	eb42 <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    eb2e:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    eb30:	f04f 0300 	mov.w	r3, #0
    eb34:	73fb      	strb	r3, [r7, #15]
    eb36:	687b      	ldr	r3, [r7, #4]
    eb38:	f04f 0200 	mov.w	r2, #0
    eb3c:	851a      	strh	r2, [r3, #40]	; 0x28
    eb3e:	f04f 0302 	mov.w	r3, #2
}
    eb42:	4618      	mov	r0, r3
    eb44:	f107 0714 	add.w	r7, r7, #20
    eb48:	46bd      	mov	sp, r7
    eb4a:	bd90      	pop	{r4, r7, pc}

0000eb4c <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    eb4c:	b580      	push	{r7, lr}
    eb4e:	b084      	sub	sp, #16
    eb50:	af00      	add	r7, sp, #0
    eb52:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    eb54:	f04f 0301 	mov.w	r3, #1
    eb58:	73fb      	strb	r3, [r7, #15]
    eb5a:	687b      	ldr	r3, [r7, #4]
    eb5c:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    eb60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    eb64:	d04c      	beq.n	ec00 <handle_output+0xb4>
    eb66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    eb6a:	dc04      	bgt.n	eb76 <handle_output+0x2a>
    eb6c:	2b00      	cmp	r3, #0
    eb6e:	d00f      	beq.n	eb90 <handle_output+0x44>
    eb70:	2bff      	cmp	r3, #255	; 0xff
    eb72:	d033      	beq.n	ebdc <handle_output+0x90>
    eb74:	e0a1      	b.n	ecba <handle_output+0x16e>
    eb76:	f240 1209 	movw	r2, #265	; 0x109
    eb7a:	4293      	cmp	r3, r2
    eb7c:	d07e      	beq.n	ec7c <handle_output+0x130>
    eb7e:	f240 120d 	movw	r2, #269	; 0x10d
    eb82:	4293      	cmp	r3, r2
    eb84:	f000 8088 	beq.w	ec98 <handle_output+0x14c>
    eb88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    eb8c:	d046      	beq.n	ec1c <handle_output+0xd0>
    eb8e:	e094      	b.n	ecba <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    eb90:	687b      	ldr	r3, [r7, #4]
    eb92:	f103 0282 	add.w	r2, r3, #130	; 0x82
    eb96:	687b      	ldr	r3, [r7, #4]
    eb98:	f103 0398 	add.w	r3, r3, #152	; 0x98
    eb9c:	4610      	mov	r0, r2
    eb9e:	4619      	mov	r1, r3
    eba0:	f7ff fbd8 	bl	e354 <httpd_fs_open>
    eba4:	4603      	mov	r3, r0
    eba6:	2b00      	cmp	r3, #0
    eba8:	d133      	bne.n	ec12 <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    ebaa:	687b      	ldr	r3, [r7, #4]
    ebac:	f103 0398 	add.w	r3, r3, #152	; 0x98
    ebb0:	f24b 6064 	movw	r0, #46692	; 0xb664
    ebb4:	f2c0 0001 	movt	r0, #1
    ebb8:	4619      	mov	r1, r3
    ebba:	f7ff fbcb 	bl	e354 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    ebbe:	687b      	ldr	r3, [r7, #4]
    ebc0:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ebc4:	4618      	mov	r0, r3
    ebc6:	f24b 6164 	movw	r1, #46692	; 0xb664
    ebca:	f2c0 0101 	movt	r1, #1
    ebce:	f005 fe99 	bl	14904 <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    ebd2:	687b      	ldr	r3, [r7, #4]
    ebd4:	f04f 02ff 	mov.w	r2, #255	; 0xff
    ebd8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ebdc:	6878      	ldr	r0, [r7, #4]
    ebde:	f24b 61d0 	movw	r1, #46800	; 0xb6d0
    ebe2:	f2c0 0101 	movt	r1, #1
    ebe6:	f7ff fe45 	bl	e874 <send_headers>
    ebea:	4603      	mov	r3, r0
    ebec:	2b00      	cmp	r3, #0
    ebee:	d102      	bne.n	ebf6 <handle_output+0xaa>
    ebf0:	f04f 0300 	mov.w	r3, #0
    ebf4:	e06b      	b.n	ecce <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ebf6:	687b      	ldr	r3, [r7, #4]
    ebf8:	f44f 7280 	mov.w	r2, #256	; 0x100
    ebfc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec00:	6878      	ldr	r0, [r7, #4]
    ec02:	f7ff fc73 	bl	e4ec <send_file>
    ec06:	4603      	mov	r3, r0
    ec08:	2b00      	cmp	r3, #0
    ec0a:	d14f      	bne.n	ecac <handle_output+0x160>
    ec0c:	f04f 0300 	mov.w	r3, #0
    ec10:	e05d      	b.n	ecce <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    ec12:	687b      	ldr	r3, [r7, #4]
    ec14:	f44f 7282 	mov.w	r2, #260	; 0x104
    ec18:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec1c:	6878      	ldr	r0, [r7, #4]
    ec1e:	f24b 617c 	movw	r1, #46716	; 0xb67c
    ec22:	f2c0 0101 	movt	r1, #1
    ec26:	f7ff fe25 	bl	e874 <send_headers>
    ec2a:	4603      	mov	r3, r0
    ec2c:	2b00      	cmp	r3, #0
    ec2e:	d102      	bne.n	ec36 <handle_output+0xea>
    ec30:	f04f 0300 	mov.w	r3, #0
    ec34:	e04b      	b.n	ecce <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    ec36:	687b      	ldr	r3, [r7, #4]
    ec38:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ec3c:	4618      	mov	r0, r3
    ec3e:	f04f 012e 	mov.w	r1, #46	; 0x2e
    ec42:	f005 fdff 	bl	14844 <strchr>
    ec46:	4603      	mov	r3, r0
    ec48:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ec4a:	68bb      	ldr	r3, [r7, #8]
    ec4c:	2b00      	cmp	r3, #0
    ec4e:	d01e      	beq.n	ec8e <handle_output+0x142>
    ec50:	68b8      	ldr	r0, [r7, #8]
    ec52:	f64b 012c 	movw	r1, #47148	; 0xb82c
    ec56:	f2c0 0101 	movt	r1, #1
    ec5a:	f04f 0206 	mov.w	r2, #6
    ec5e:	f005 fedf 	bl	14a20 <strncmp>
    ec62:	4603      	mov	r3, r0
    ec64:	2b00      	cmp	r3, #0
    ec66:	d112      	bne.n	ec8e <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    ec68:	687b      	ldr	r3, [r7, #4]
    ec6a:	f04f 0200 	mov.w	r2, #0
    ec6e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    ec72:	687b      	ldr	r3, [r7, #4]
    ec74:	f240 1209 	movw	r2, #265	; 0x109
    ec78:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec7c:	6878      	ldr	r0, [r7, #4]
    ec7e:	f7ff fcdf 	bl	e640 <handle_script>
    ec82:	4603      	mov	r3, r0
    ec84:	2b00      	cmp	r3, #0
    ec86:	d110      	bne.n	ecaa <handle_output+0x15e>
    ec88:	f04f 0300 	mov.w	r3, #0
    ec8c:	e01f      	b.n	ecce <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ec8e:	687b      	ldr	r3, [r7, #4]
    ec90:	f240 120d 	movw	r2, #269	; 0x10d
    ec94:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ec98:	6878      	ldr	r0, [r7, #4]
    ec9a:	f7ff fc27 	bl	e4ec <send_file>
    ec9e:	4603      	mov	r3, r0
    eca0:	2b00      	cmp	r3, #0
    eca2:	d103      	bne.n	ecac <handle_output+0x160>
    eca4:	f04f 0300 	mov.w	r3, #0
    eca8:	e011      	b.n	ecce <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ecaa:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    ecac:	f64a 4324 	movw	r3, #44068	; 0xac24
    ecb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ecb4:	f04f 0210 	mov.w	r2, #16
    ecb8:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    ecba:	f04f 0300 	mov.w	r3, #0
    ecbe:	73fb      	strb	r3, [r7, #15]
    ecc0:	687b      	ldr	r3, [r7, #4]
    ecc2:	f04f 0200 	mov.w	r2, #0
    ecc6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ecca:	f04f 0302 	mov.w	r3, #2
}
    ecce:	4618      	mov	r0, r3
    ecd0:	f107 0710 	add.w	r7, r7, #16
    ecd4:	46bd      	mov	sp, r7
    ecd6:	bd80      	pop	{r7, pc}

0000ecd8 <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    ecd8:	b580      	push	{r7, lr}
    ecda:	b084      	sub	sp, #16
    ecdc:	af00      	add	r7, sp, #0
    ecde:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    ece0:	f04f 0301 	mov.w	r3, #1
    ece4:	73fb      	strb	r3, [r7, #15]
    ece6:	687b      	ldr	r3, [r7, #4]
    ece8:	889b      	ldrh	r3, [r3, #4]
    ecea:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ecee:	d012      	beq.n	ed16 <handle_input+0x3e>
    ecf0:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ecf4:	dc02      	bgt.n	ecfc <handle_input+0x24>
    ecf6:	2b00      	cmp	r3, #0
    ecf8:	d009      	beq.n	ed0e <handle_input+0x36>
    ecfa:	e0c7      	b.n	ee8c <handle_input+0x1b4>
    ecfc:	f240 1221 	movw	r2, #289	; 0x121
    ed00:	4293      	cmp	r3, r2
    ed02:	d037      	beq.n	ed74 <handle_input+0x9c>
    ed04:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    ed08:	f000 8093 	beq.w	ee32 <handle_input+0x15a>
    ed0c:	e0be      	b.n	ee8c <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    ed0e:	687b      	ldr	r3, [r7, #4]
    ed10:	f44f 728d 	mov.w	r2, #282	; 0x11a
    ed14:	809a      	strh	r2, [r3, #4]
    ed16:	687b      	ldr	r3, [r7, #4]
    ed18:	f103 0304 	add.w	r3, r3, #4
    ed1c:	4618      	mov	r0, r3
    ed1e:	f04f 0120 	mov.w	r1, #32
    ed22:	f7fb fec7 	bl	aab4 <psock_readto>
    ed26:	4603      	mov	r3, r0
    ed28:	2b00      	cmp	r3, #0
    ed2a:	d102      	bne.n	ed32 <handle_input+0x5a>
    ed2c:	f04f 0300 	mov.w	r3, #0
    ed30:	e0b5      	b.n	ee9e <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    ed32:	687b      	ldr	r3, [r7, #4]
    ed34:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ed38:	4618      	mov	r0, r3
    ed3a:	f24b 6104 	movw	r1, #46596	; 0xb604
    ed3e:	f2c0 0101 	movt	r1, #1
    ed42:	f04f 0204 	mov.w	r2, #4
    ed46:	f005 fe6b 	bl	14a20 <strncmp>
    ed4a:	4603      	mov	r3, r0
    ed4c:	2b00      	cmp	r3, #0
    ed4e:	d00d      	beq.n	ed6c <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ed50:	f64a 4324 	movw	r3, #44068	; 0xac24
    ed54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ed58:	f04f 0210 	mov.w	r2, #16
    ed5c:	701a      	strb	r2, [r3, #0]
    ed5e:	687b      	ldr	r3, [r7, #4]
    ed60:	f04f 0200 	mov.w	r2, #0
    ed64:	809a      	strh	r2, [r3, #4]
    ed66:	f04f 0301 	mov.w	r3, #1
    ed6a:	e098      	b.n	ee9e <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    ed6c:	687b      	ldr	r3, [r7, #4]
    ed6e:	f240 1221 	movw	r2, #289	; 0x121
    ed72:	809a      	strh	r2, [r3, #4]
    ed74:	687b      	ldr	r3, [r7, #4]
    ed76:	f103 0304 	add.w	r3, r3, #4
    ed7a:	4618      	mov	r0, r3
    ed7c:	f04f 0120 	mov.w	r1, #32
    ed80:	f7fb fe98 	bl	aab4 <psock_readto>
    ed84:	4603      	mov	r3, r0
    ed86:	2b00      	cmp	r3, #0
    ed88:	d102      	bne.n	ed90 <handle_input+0xb8>
    ed8a:	f04f 0300 	mov.w	r3, #0
    ed8e:	e086      	b.n	ee9e <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    ed90:	687b      	ldr	r3, [r7, #4]
    ed92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    ed96:	2b2f      	cmp	r3, #47	; 0x2f
    ed98:	d00d      	beq.n	edb6 <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ed9a:	f64a 4324 	movw	r3, #44068	; 0xac24
    ed9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eda2:	f04f 0210 	mov.w	r2, #16
    eda6:	701a      	strb	r2, [r3, #0]
    eda8:	687b      	ldr	r3, [r7, #4]
    edaa:	f04f 0200 	mov.w	r2, #0
    edae:	809a      	strh	r2, [r3, #4]
    edb0:	f04f 0301 	mov.w	r3, #1
    edb4:	e073      	b.n	ee9e <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    edb6:	687b      	ldr	r3, [r7, #4]
    edb8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    edbc:	2b20      	cmp	r3, #32
    edbe:	d10c      	bne.n	edda <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    edc0:	687b      	ldr	r3, [r7, #4]
    edc2:	f103 0382 	add.w	r3, r3, #130	; 0x82
    edc6:	4618      	mov	r0, r3
    edc8:	f24b 6158 	movw	r1, #46680	; 0xb658
    edcc:	f2c0 0101 	movt	r1, #1
    edd0:	f04f 0214 	mov.w	r2, #20
    edd4:	f005 fe78 	bl	14ac8 <strncpy>
    edd8:	e020      	b.n	ee1c <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    edda:	687b      	ldr	r3, [r7, #4]
    eddc:	f103 0304 	add.w	r3, r3, #4
    ede0:	4618      	mov	r0, r3
    ede2:	f7fb fe29 	bl	aa38 <psock_datalen>
    ede6:	4603      	mov	r3, r0
    ede8:	f103 32ff 	add.w	r2, r3, #4294967295
    edec:	687b      	ldr	r3, [r7, #4]
    edee:	4413      	add	r3, r2
    edf0:	f04f 0200 	mov.w	r2, #0
    edf4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    edf8:	687b      	ldr	r3, [r7, #4]
    edfa:	f103 0350 	add.w	r3, r3, #80	; 0x50
    edfe:	4618      	mov	r0, r3
    ee00:	f7f2 fa7e 	bl	1300 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    ee04:	687b      	ldr	r3, [r7, #4]
    ee06:	f103 0282 	add.w	r2, r3, #130	; 0x82
    ee0a:	687b      	ldr	r3, [r7, #4]
    ee0c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ee10:	4610      	mov	r0, r2
    ee12:	4619      	mov	r1, r3
    ee14:	f04f 0214 	mov.w	r2, #20
    ee18:	f005 fe56 	bl	14ac8 <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    ee1c:	687b      	ldr	r3, [r7, #4]
    ee1e:	f04f 0201 	mov.w	r2, #1
    ee22:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    ee26:	e000      	b.n	ee2a <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ee28:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    ee2a:	687b      	ldr	r3, [r7, #4]
    ee2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    ee30:	809a      	strh	r2, [r3, #4]
    ee32:	687b      	ldr	r3, [r7, #4]
    ee34:	f103 0304 	add.w	r3, r3, #4
    ee38:	4618      	mov	r0, r3
    ee3a:	f04f 010a 	mov.w	r1, #10
    ee3e:	f7fb fe39 	bl	aab4 <psock_readto>
    ee42:	4603      	mov	r3, r0
    ee44:	2b00      	cmp	r3, #0
    ee46:	d102      	bne.n	ee4e <handle_input+0x176>
    ee48:	f04f 0300 	mov.w	r3, #0
    ee4c:	e027      	b.n	ee9e <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    ee4e:	687b      	ldr	r3, [r7, #4]
    ee50:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ee54:	4618      	mov	r0, r3
    ee56:	f24b 6170 	movw	r1, #46704	; 0xb670
    ee5a:	f2c0 0101 	movt	r1, #1
    ee5e:	f04f 0208 	mov.w	r2, #8
    ee62:	f005 fddd 	bl	14a20 <strncmp>
    ee66:	4603      	mov	r3, r0
    ee68:	2b00      	cmp	r3, #0
    ee6a:	d1dd      	bne.n	ee28 <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    ee6c:	687b      	ldr	r3, [r7, #4]
    ee6e:	f103 0304 	add.w	r3, r3, #4
    ee72:	4618      	mov	r0, r3
    ee74:	f7fb fde0 	bl	aa38 <psock_datalen>
    ee78:	4603      	mov	r3, r0
    ee7a:	f1a3 0202 	sub.w	r2, r3, #2
    ee7e:	687b      	ldr	r3, [r7, #4]
    ee80:	4413      	add	r3, r2
    ee82:	f04f 0200 	mov.w	r2, #0
    ee86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    ee8a:	e7ce      	b.n	ee2a <handle_input+0x152>

	PSOCK_END( &s->sin );
    ee8c:	f04f 0300 	mov.w	r3, #0
    ee90:	73fb      	strb	r3, [r7, #15]
    ee92:	687b      	ldr	r3, [r7, #4]
    ee94:	f04f 0200 	mov.w	r2, #0
    ee98:	809a      	strh	r2, [r3, #4]
    ee9a:	f04f 0302 	mov.w	r3, #2
}
    ee9e:	4618      	mov	r0, r3
    eea0:	f107 0710 	add.w	r7, r7, #16
    eea4:	46bd      	mov	sp, r7
    eea6:	bd80      	pop	{r7, pc}

0000eea8 <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    eea8:	b580      	push	{r7, lr}
    eeaa:	b082      	sub	sp, #8
    eeac:	af00      	add	r7, sp, #0
    eeae:	6078      	str	r0, [r7, #4]
	handle_input( s );
    eeb0:	6878      	ldr	r0, [r7, #4]
    eeb2:	f7ff ff11 	bl	ecd8 <handle_input>
	if( s->state == STATE_OUTPUT )
    eeb6:	687b      	ldr	r3, [r7, #4]
    eeb8:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    eebc:	2b01      	cmp	r3, #1
    eebe:	d102      	bne.n	eec6 <handle_connection+0x1e>
	{
		handle_output( s );
    eec0:	6878      	ldr	r0, [r7, #4]
    eec2:	f7ff fe43 	bl	eb4c <handle_output>
	}
}
    eec6:	f107 0708 	add.w	r7, r7, #8
    eeca:	46bd      	mov	sp, r7
    eecc:	bd80      	pop	{r7, pc}
    eece:	bf00      	nop

0000eed0 <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    eed0:	b580      	push	{r7, lr}
    eed2:	b082      	sub	sp, #8
    eed4:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    eed6:	f64a 432c 	movw	r3, #44076	; 0xac2c
    eeda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eede:	681b      	ldr	r3, [r3, #0]
    eee0:	f103 031c 	add.w	r3, r3, #28
    eee4:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    eee6:	f64a 4324 	movw	r3, #44068	; 0xac24
    eeea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eeee:	781b      	ldrb	r3, [r3, #0]
    eef0:	f003 0310 	and.w	r3, r3, #16
    eef4:	2b00      	cmp	r3, #0
    eef6:	d173      	bne.n	efe0 <httpd_appcall+0x110>
    eef8:	f64a 4324 	movw	r3, #44068	; 0xac24
    eefc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef00:	781b      	ldrb	r3, [r3, #0]
    ef02:	f003 0320 	and.w	r3, r3, #32
    ef06:	2b00      	cmp	r3, #0
    ef08:	d16a      	bne.n	efe0 <httpd_appcall+0x110>
    ef0a:	f64a 4324 	movw	r3, #44068	; 0xac24
    ef0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef12:	781b      	ldrb	r3, [r3, #0]
    ef14:	b25b      	sxtb	r3, r3
    ef16:	2b00      	cmp	r3, #0
    ef18:	db62      	blt.n	efe0 <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    ef1a:	f64a 4324 	movw	r3, #44068	; 0xac24
    ef1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef22:	781b      	ldrb	r3, [r3, #0]
    ef24:	f003 0340 	and.w	r3, r3, #64	; 0x40
    ef28:	2b00      	cmp	r3, #0
    ef2a:	d029      	beq.n	ef80 <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    ef2c:	687b      	ldr	r3, [r7, #4]
    ef2e:	f103 0204 	add.w	r2, r3, #4
    ef32:	687b      	ldr	r3, [r7, #4]
    ef34:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ef38:	4610      	mov	r0, r2
    ef3a:	4619      	mov	r1, r3
    ef3c:	f04f 0231 	mov.w	r2, #49	; 0x31
    ef40:	f7fb fe7e 	bl	ac40 <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    ef44:	687b      	ldr	r3, [r7, #4]
    ef46:	f103 0228 	add.w	r2, r3, #40	; 0x28
    ef4a:	687b      	ldr	r3, [r7, #4]
    ef4c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ef50:	4610      	mov	r0, r2
    ef52:	4619      	mov	r1, r3
    ef54:	f04f 0231 	mov.w	r2, #49	; 0x31
    ef58:	f7fb fe72 	bl	ac40 <psock_init>
		PT_INIT( &s->outputpt );
    ef5c:	687b      	ldr	r3, [r7, #4]
    ef5e:	f04f 0200 	mov.w	r2, #0
    ef62:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    ef66:	687b      	ldr	r3, [r7, #4]
    ef68:	f04f 0200 	mov.w	r2, #0
    ef6c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    ef70:	687b      	ldr	r3, [r7, #4]
    ef72:	f04f 0200 	mov.w	r2, #0
    ef76:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    ef78:	6878      	ldr	r0, [r7, #4]
    ef7a:	f7ff ff95 	bl	eea8 <handle_connection>
    ef7e:	e02f      	b.n	efe0 <httpd_appcall+0x110>
	}
	else if( s != NULL )
    ef80:	687b      	ldr	r3, [r7, #4]
    ef82:	2b00      	cmp	r3, #0
    ef84:	d025      	beq.n	efd2 <httpd_appcall+0x102>
	{
		if( uip_poll() )
    ef86:	f64a 4324 	movw	r3, #44068	; 0xac24
    ef8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef8e:	781b      	ldrb	r3, [r3, #0]
    ef90:	f003 0308 	and.w	r3, r3, #8
    ef94:	2b00      	cmp	r3, #0
    ef96:	d012      	beq.n	efbe <httpd_appcall+0xee>
		{
			++s->timer;
    ef98:	687b      	ldr	r3, [r7, #4]
    ef9a:	781b      	ldrb	r3, [r3, #0]
    ef9c:	f103 0301 	add.w	r3, r3, #1
    efa0:	b2da      	uxtb	r2, r3
    efa2:	687b      	ldr	r3, [r7, #4]
    efa4:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    efa6:	687b      	ldr	r3, [r7, #4]
    efa8:	781b      	ldrb	r3, [r3, #0]
    efaa:	2b13      	cmp	r3, #19
    efac:	d90c      	bls.n	efc8 <httpd_appcall+0xf8>
			{
				uip_abort();
    efae:	f64a 4324 	movw	r3, #44068	; 0xac24
    efb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    efb6:	f04f 0220 	mov.w	r2, #32
    efba:	701a      	strb	r2, [r3, #0]
    efbc:	e005      	b.n	efca <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    efbe:	687b      	ldr	r3, [r7, #4]
    efc0:	f04f 0200 	mov.w	r2, #0
    efc4:	701a      	strb	r2, [r3, #0]
    efc6:	e000      	b.n	efca <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    efc8:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    efca:	6878      	ldr	r0, [r7, #4]
    efcc:	f7ff ff6c 	bl	eea8 <handle_connection>
    efd0:	e006      	b.n	efe0 <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    efd2:	f64a 4324 	movw	r3, #44068	; 0xac24
    efd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    efda:	f04f 0220 	mov.w	r2, #32
    efde:	701a      	strb	r2, [r3, #0]
	}
}
    efe0:	f107 0708 	add.w	r7, r7, #8
    efe4:	46bd      	mov	sp, r7
    efe6:	bd80      	pop	{r7, pc}

0000efe8 <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    efe8:	b580      	push	{r7, lr}
    efea:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    efec:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    eff0:	f7fc f9e4 	bl	b3bc <uip_listen>
}
    eff4:	bd80      	pop	{r7, pc}
    eff6:	bf00      	nop

0000eff8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    eff8:	b480      	push	{r7}
    effa:	b083      	sub	sp, #12
    effc:	af00      	add	r7, sp, #0
    effe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f000:	687b      	ldr	r3, [r7, #4]
    f002:	f103 0308 	add.w	r3, r3, #8
    f006:	461a      	mov	r2, r3
    f008:	687b      	ldr	r3, [r7, #4]
    f00a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    f00c:	687b      	ldr	r3, [r7, #4]
    f00e:	f04f 32ff 	mov.w	r2, #4294967295
    f012:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f014:	687b      	ldr	r3, [r7, #4]
    f016:	f103 0308 	add.w	r3, r3, #8
    f01a:	461a      	mov	r2, r3
    f01c:	687b      	ldr	r3, [r7, #4]
    f01e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f020:	687b      	ldr	r3, [r7, #4]
    f022:	f103 0308 	add.w	r3, r3, #8
    f026:	461a      	mov	r2, r3
    f028:	687b      	ldr	r3, [r7, #4]
    f02a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    f02c:	687b      	ldr	r3, [r7, #4]
    f02e:	f04f 0200 	mov.w	r2, #0
    f032:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    f034:	f107 070c 	add.w	r7, r7, #12
    f038:	46bd      	mov	sp, r7
    f03a:	bc80      	pop	{r7}
    f03c:	4770      	bx	lr
    f03e:	bf00      	nop

0000f040 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    f040:	b480      	push	{r7}
    f042:	b083      	sub	sp, #12
    f044:	af00      	add	r7, sp, #0
    f046:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    f048:	687b      	ldr	r3, [r7, #4]
    f04a:	f04f 0200 	mov.w	r2, #0
    f04e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    f050:	f107 070c 	add.w	r7, r7, #12
    f054:	46bd      	mov	sp, r7
    f056:	bc80      	pop	{r7}
    f058:	4770      	bx	lr
    f05a:	bf00      	nop

0000f05c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f05c:	b480      	push	{r7}
    f05e:	b085      	sub	sp, #20
    f060:	af00      	add	r7, sp, #0
    f062:	6078      	str	r0, [r7, #4]
    f064:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    f066:	687b      	ldr	r3, [r7, #4]
    f068:	685b      	ldr	r3, [r3, #4]
    f06a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    f06c:	683b      	ldr	r3, [r7, #0]
    f06e:	68fa      	ldr	r2, [r7, #12]
    f070:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    f072:	68fb      	ldr	r3, [r7, #12]
    f074:	689a      	ldr	r2, [r3, #8]
    f076:	683b      	ldr	r3, [r7, #0]
    f078:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    f07a:	68fb      	ldr	r3, [r7, #12]
    f07c:	689b      	ldr	r3, [r3, #8]
    f07e:	683a      	ldr	r2, [r7, #0]
    f080:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    f082:	68fb      	ldr	r3, [r7, #12]
    f084:	683a      	ldr	r2, [r7, #0]
    f086:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    f088:	683b      	ldr	r3, [r7, #0]
    f08a:	687a      	ldr	r2, [r7, #4]
    f08c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f08e:	687b      	ldr	r3, [r7, #4]
    f090:	681b      	ldr	r3, [r3, #0]
    f092:	f103 0201 	add.w	r2, r3, #1
    f096:	687b      	ldr	r3, [r7, #4]
    f098:	601a      	str	r2, [r3, #0]
}
    f09a:	f107 0714 	add.w	r7, r7, #20
    f09e:	46bd      	mov	sp, r7
    f0a0:	bc80      	pop	{r7}
    f0a2:	4770      	bx	lr

0000f0a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f0a4:	b480      	push	{r7}
    f0a6:	b085      	sub	sp, #20
    f0a8:	af00      	add	r7, sp, #0
    f0aa:	6078      	str	r0, [r7, #4]
    f0ac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f0ae:	683b      	ldr	r3, [r7, #0]
    f0b0:	681b      	ldr	r3, [r3, #0]
    f0b2:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    f0b4:	68fb      	ldr	r3, [r7, #12]
    f0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
    f0ba:	d103      	bne.n	f0c4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    f0bc:	687b      	ldr	r3, [r7, #4]
    f0be:	691b      	ldr	r3, [r3, #16]
    f0c0:	60bb      	str	r3, [r7, #8]
    f0c2:	e00d      	b.n	f0e0 <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f0c4:	687b      	ldr	r3, [r7, #4]
    f0c6:	f103 0308 	add.w	r3, r3, #8
    f0ca:	60bb      	str	r3, [r7, #8]
    f0cc:	e002      	b.n	f0d4 <vListInsert+0x30>
    f0ce:	68bb      	ldr	r3, [r7, #8]
    f0d0:	685b      	ldr	r3, [r3, #4]
    f0d2:	60bb      	str	r3, [r7, #8]
    f0d4:	68bb      	ldr	r3, [r7, #8]
    f0d6:	685b      	ldr	r3, [r3, #4]
    f0d8:	681a      	ldr	r2, [r3, #0]
    f0da:	68fb      	ldr	r3, [r7, #12]
    f0dc:	429a      	cmp	r2, r3
    f0de:	d9f6      	bls.n	f0ce <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    f0e0:	68bb      	ldr	r3, [r7, #8]
    f0e2:	685a      	ldr	r2, [r3, #4]
    f0e4:	683b      	ldr	r3, [r7, #0]
    f0e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f0e8:	683b      	ldr	r3, [r7, #0]
    f0ea:	685b      	ldr	r3, [r3, #4]
    f0ec:	683a      	ldr	r2, [r7, #0]
    f0ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    f0f0:	683b      	ldr	r3, [r7, #0]
    f0f2:	68ba      	ldr	r2, [r7, #8]
    f0f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    f0f6:	68bb      	ldr	r3, [r7, #8]
    f0f8:	683a      	ldr	r2, [r7, #0]
    f0fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    f0fc:	683b      	ldr	r3, [r7, #0]
    f0fe:	687a      	ldr	r2, [r7, #4]
    f100:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f102:	687b      	ldr	r3, [r7, #4]
    f104:	681b      	ldr	r3, [r3, #0]
    f106:	f103 0201 	add.w	r2, r3, #1
    f10a:	687b      	ldr	r3, [r7, #4]
    f10c:	601a      	str	r2, [r3, #0]
}
    f10e:	f107 0714 	add.w	r7, r7, #20
    f112:	46bd      	mov	sp, r7
    f114:	bc80      	pop	{r7}
    f116:	4770      	bx	lr

0000f118 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f118:	b480      	push	{r7}
    f11a:	b085      	sub	sp, #20
    f11c:	af00      	add	r7, sp, #0
    f11e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    f120:	687b      	ldr	r3, [r7, #4]
    f122:	691b      	ldr	r3, [r3, #16]
    f124:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f126:	687b      	ldr	r3, [r7, #4]
    f128:	685b      	ldr	r3, [r3, #4]
    f12a:	687a      	ldr	r2, [r7, #4]
    f12c:	6892      	ldr	r2, [r2, #8]
    f12e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f130:	687b      	ldr	r3, [r7, #4]
    f132:	689b      	ldr	r3, [r3, #8]
    f134:	687a      	ldr	r2, [r7, #4]
    f136:	6852      	ldr	r2, [r2, #4]
    f138:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    f13a:	68fb      	ldr	r3, [r7, #12]
    f13c:	685a      	ldr	r2, [r3, #4]
    f13e:	687b      	ldr	r3, [r7, #4]
    f140:	429a      	cmp	r2, r3
    f142:	d103      	bne.n	f14c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    f144:	687b      	ldr	r3, [r7, #4]
    f146:	689a      	ldr	r2, [r3, #8]
    f148:	68fb      	ldr	r3, [r7, #12]
    f14a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    f14c:	687b      	ldr	r3, [r7, #4]
    f14e:	f04f 0200 	mov.w	r2, #0
    f152:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    f154:	68fb      	ldr	r3, [r7, #12]
    f156:	681b      	ldr	r3, [r3, #0]
    f158:	f103 32ff 	add.w	r2, r3, #4294967295
    f15c:	68fb      	ldr	r3, [r7, #12]
    f15e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    f160:	68fb      	ldr	r3, [r7, #12]
    f162:	681b      	ldr	r3, [r3, #0]
}
    f164:	4618      	mov	r0, r3
    f166:	f107 0714 	add.w	r7, r7, #20
    f16a:	46bd      	mov	sp, r7
    f16c:	bc80      	pop	{r7}
    f16e:	4770      	bx	lr

0000f170 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    f170:	b580      	push	{r7, lr}
    f172:	b084      	sub	sp, #16
    f174:	af00      	add	r7, sp, #0
    f176:	6078      	str	r0, [r7, #4]
    f178:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    f17a:	687b      	ldr	r3, [r7, #4]
    f17c:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    f17e:	68bb      	ldr	r3, [r7, #8]
    f180:	2b00      	cmp	r3, #0
    f182:	d109      	bne.n	f198 <xQueueGenericReset+0x28>
    f184:	f04f 0328 	mov.w	r3, #40	; 0x28
    f188:	f383 8811 	msr	BASEPRI, r3
    f18c:	f3bf 8f6f 	isb	sy
    f190:	f3bf 8f4f 	dsb	sy
    f194:	60fb      	str	r3, [r7, #12]
    f196:	e7fe      	b.n	f196 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f198:	f004 fffe 	bl	14198 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f19c:	68bb      	ldr	r3, [r7, #8]
    f19e:	681a      	ldr	r2, [r3, #0]
    f1a0:	68bb      	ldr	r3, [r7, #8]
    f1a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f1a4:	68b9      	ldr	r1, [r7, #8]
    f1a6:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f1a8:	fb01 f303 	mul.w	r3, r1, r3
    f1ac:	441a      	add	r2, r3
    f1ae:	68bb      	ldr	r3, [r7, #8]
    f1b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f1b2:	68bb      	ldr	r3, [r7, #8]
    f1b4:	f04f 0200 	mov.w	r2, #0
    f1b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f1ba:	68bb      	ldr	r3, [r7, #8]
    f1bc:	681a      	ldr	r2, [r3, #0]
    f1be:	68bb      	ldr	r3, [r7, #8]
    f1c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f1c2:	68bb      	ldr	r3, [r7, #8]
    f1c4:	681a      	ldr	r2, [r3, #0]
    f1c6:	68bb      	ldr	r3, [r7, #8]
    f1c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f1ca:	f103 33ff 	add.w	r3, r3, #4294967295
    f1ce:	68b9      	ldr	r1, [r7, #8]
    f1d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f1d2:	fb01 f303 	mul.w	r3, r1, r3
    f1d6:	441a      	add	r2, r3
    f1d8:	68bb      	ldr	r3, [r7, #8]
    f1da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f1dc:	68bb      	ldr	r3, [r7, #8]
    f1de:	f04f 32ff 	mov.w	r2, #4294967295
    f1e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f1e6:	68bb      	ldr	r3, [r7, #8]
    f1e8:	f04f 32ff 	mov.w	r2, #4294967295
    f1ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f1f0:	683b      	ldr	r3, [r7, #0]
    f1f2:	2b00      	cmp	r3, #0
    f1f4:	d118      	bne.n	f228 <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f1f6:	68bb      	ldr	r3, [r7, #8]
    f1f8:	691b      	ldr	r3, [r3, #16]
    f1fa:	2b00      	cmp	r3, #0
    f1fc:	d021      	beq.n	f242 <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f1fe:	68bb      	ldr	r3, [r7, #8]
    f200:	f103 0310 	add.w	r3, r3, #16
    f204:	4618      	mov	r0, r3
    f206:	f002 fd37 	bl	11c78 <xTaskRemoveFromEventList>
    f20a:	4603      	mov	r3, r0
    f20c:	2b00      	cmp	r3, #0
    f20e:	d01a      	beq.n	f246 <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f210:	f64e 5304 	movw	r3, #60676	; 0xed04
    f214:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f218:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f21c:	601a      	str	r2, [r3, #0]
    f21e:	f3bf 8f4f 	dsb	sy
    f222:	f3bf 8f6f 	isb	sy
    f226:	e00f      	b.n	f248 <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f228:	68bb      	ldr	r3, [r7, #8]
    f22a:	f103 0310 	add.w	r3, r3, #16
    f22e:	4618      	mov	r0, r3
    f230:	f7ff fee2 	bl	eff8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f234:	68bb      	ldr	r3, [r7, #8]
    f236:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f23a:	4618      	mov	r0, r3
    f23c:	f7ff fedc 	bl	eff8 <vListInitialise>
    f240:	e002      	b.n	f248 <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f242:	bf00      	nop
    f244:	e000      	b.n	f248 <xQueueGenericReset+0xd8>
    f246:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f248:	f004 ffde 	bl	14208 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f24c:	f04f 0301 	mov.w	r3, #1
}
    f250:	4618      	mov	r0, r3
    f252:	f107 0710 	add.w	r7, r7, #16
    f256:	46bd      	mov	sp, r7
    f258:	bd80      	pop	{r7, pc}
    f25a:	bf00      	nop

0000f25c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f25c:	b580      	push	{r7, lr}
    f25e:	b08a      	sub	sp, #40	; 0x28
    f260:	af02      	add	r7, sp, #8
    f262:	60f8      	str	r0, [r7, #12]
    f264:	60b9      	str	r1, [r7, #8]
    f266:	4613      	mov	r3, r2
    f268:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f26a:	68fb      	ldr	r3, [r7, #12]
    f26c:	2b00      	cmp	r3, #0
    f26e:	d109      	bne.n	f284 <xQueueGenericCreate+0x28>
    f270:	f04f 0328 	mov.w	r3, #40	; 0x28
    f274:	f383 8811 	msr	BASEPRI, r3
    f278:	f3bf 8f6f 	isb	sy
    f27c:	f3bf 8f4f 	dsb	sy
    f280:	61fb      	str	r3, [r7, #28]
    f282:	e7fe      	b.n	f282 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f284:	68bb      	ldr	r3, [r7, #8]
    f286:	2b00      	cmp	r3, #0
    f288:	d103      	bne.n	f292 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f28a:	f04f 0300 	mov.w	r3, #0
    f28e:	617b      	str	r3, [r7, #20]
    f290:	e004      	b.n	f29c <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f292:	68fb      	ldr	r3, [r7, #12]
    f294:	68ba      	ldr	r2, [r7, #8]
    f296:	fb02 f303 	mul.w	r3, r2, r3
    f29a:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f29c:	697b      	ldr	r3, [r7, #20]
    f29e:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f2a2:	4618      	mov	r0, r3
    f2a4:	f004 fcfa 	bl	13c9c <pvPortMalloc>
    f2a8:	4603      	mov	r3, r0
    f2aa:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f2ac:	693b      	ldr	r3, [r7, #16]
    f2ae:	2b00      	cmp	r3, #0
    f2b0:	d00d      	beq.n	f2ce <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f2b2:	693b      	ldr	r3, [r7, #16]
    f2b4:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f2b6:	69bb      	ldr	r3, [r7, #24]
    f2b8:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f2bc:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f2be:	79fb      	ldrb	r3, [r7, #7]
    f2c0:	693a      	ldr	r2, [r7, #16]
    f2c2:	9200      	str	r2, [sp, #0]
    f2c4:	68f8      	ldr	r0, [r7, #12]
    f2c6:	68b9      	ldr	r1, [r7, #8]
    f2c8:	69ba      	ldr	r2, [r7, #24]
    f2ca:	f000 f807 	bl	f2dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f2ce:	693b      	ldr	r3, [r7, #16]
	}
    f2d0:	4618      	mov	r0, r3
    f2d2:	f107 0720 	add.w	r7, r7, #32
    f2d6:	46bd      	mov	sp, r7
    f2d8:	bd80      	pop	{r7, pc}
    f2da:	bf00      	nop

0000f2dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f2dc:	b580      	push	{r7, lr}
    f2de:	b084      	sub	sp, #16
    f2e0:	af00      	add	r7, sp, #0
    f2e2:	60f8      	str	r0, [r7, #12]
    f2e4:	60b9      	str	r1, [r7, #8]
    f2e6:	607a      	str	r2, [r7, #4]
    f2e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f2ea:	68bb      	ldr	r3, [r7, #8]
    f2ec:	2b00      	cmp	r3, #0
    f2ee:	d103      	bne.n	f2f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f2f0:	69ba      	ldr	r2, [r7, #24]
    f2f2:	69bb      	ldr	r3, [r7, #24]
    f2f4:	601a      	str	r2, [r3, #0]
    f2f6:	e002      	b.n	f2fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f2f8:	687a      	ldr	r2, [r7, #4]
    f2fa:	69bb      	ldr	r3, [r7, #24]
    f2fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f2fe:	69bb      	ldr	r3, [r7, #24]
    f300:	68fa      	ldr	r2, [r7, #12]
    f302:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f304:	69bb      	ldr	r3, [r7, #24]
    f306:	68ba      	ldr	r2, [r7, #8]
    f308:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f30a:	69b8      	ldr	r0, [r7, #24]
    f30c:	f04f 0101 	mov.w	r1, #1
    f310:	f7ff ff2e 	bl	f170 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f314:	69bb      	ldr	r3, [r7, #24]
    f316:	78fa      	ldrb	r2, [r7, #3]
    f318:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f31c:	f107 0710 	add.w	r7, r7, #16
    f320:	46bd      	mov	sp, r7
    f322:	bd80      	pop	{r7, pc}

0000f324 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f324:	b580      	push	{r7, lr}
    f326:	b082      	sub	sp, #8
    f328:	af00      	add	r7, sp, #0
    f32a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f32c:	687b      	ldr	r3, [r7, #4]
    f32e:	2b00      	cmp	r3, #0
    f330:	d014      	beq.n	f35c <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f332:	687b      	ldr	r3, [r7, #4]
    f334:	f04f 0200 	mov.w	r2, #0
    f338:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f33a:	687b      	ldr	r3, [r7, #4]
    f33c:	f04f 0200 	mov.w	r2, #0
    f340:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f342:	687b      	ldr	r3, [r7, #4]
    f344:	f04f 0200 	mov.w	r2, #0
    f348:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f34a:	6878      	ldr	r0, [r7, #4]
    f34c:	f04f 0100 	mov.w	r1, #0
    f350:	f04f 0200 	mov.w	r2, #0
    f354:	f04f 0300 	mov.w	r3, #0
    f358:	f000 f894 	bl	f484 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f35c:	f107 0708 	add.w	r7, r7, #8
    f360:	46bd      	mov	sp, r7
    f362:	bd80      	pop	{r7, pc}

0000f364 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f364:	b580      	push	{r7, lr}
    f366:	b086      	sub	sp, #24
    f368:	af00      	add	r7, sp, #0
    f36a:	4603      	mov	r3, r0
    f36c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f36e:	f04f 0301 	mov.w	r3, #1
    f372:	613b      	str	r3, [r7, #16]
    f374:	f04f 0300 	mov.w	r3, #0
    f378:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f37a:	79fb      	ldrb	r3, [r7, #7]
    f37c:	6938      	ldr	r0, [r7, #16]
    f37e:	6979      	ldr	r1, [r7, #20]
    f380:	461a      	mov	r2, r3
    f382:	f7ff ff6b 	bl	f25c <xQueueGenericCreate>
    f386:	4603      	mov	r3, r0
    f388:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f38a:	68f8      	ldr	r0, [r7, #12]
    f38c:	f7ff ffca 	bl	f324 <prvInitialiseMutex>

		return xNewQueue;
    f390:	68fb      	ldr	r3, [r7, #12]
	}
    f392:	4618      	mov	r0, r3
    f394:	f107 0718 	add.w	r7, r7, #24
    f398:	46bd      	mov	sp, r7
    f39a:	bd80      	pop	{r7, pc}

0000f39c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f39c:	b590      	push	{r4, r7, lr}
    f39e:	b087      	sub	sp, #28
    f3a0:	af00      	add	r7, sp, #0
    f3a2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f3a4:	687b      	ldr	r3, [r7, #4]
    f3a6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f3a8:	693b      	ldr	r3, [r7, #16]
    f3aa:	2b00      	cmp	r3, #0
    f3ac:	d109      	bne.n	f3c2 <xQueueGiveMutexRecursive+0x26>
    f3ae:	f04f 0328 	mov.w	r3, #40	; 0x28
    f3b2:	f383 8811 	msr	BASEPRI, r3
    f3b6:	f3bf 8f6f 	isb	sy
    f3ba:	f3bf 8f4f 	dsb	sy
    f3be:	617b      	str	r3, [r7, #20]
    f3c0:	e7fe      	b.n	f3c0 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f3c2:	693b      	ldr	r3, [r7, #16]
    f3c4:	689c      	ldr	r4, [r3, #8]
    f3c6:	f002 ffed 	bl	123a4 <xTaskGetCurrentTaskHandle>
    f3ca:	4603      	mov	r3, r0
    f3cc:	429c      	cmp	r4, r3
    f3ce:	d116      	bne.n	f3fe <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f3d0:	693b      	ldr	r3, [r7, #16]
    f3d2:	68db      	ldr	r3, [r3, #12]
    f3d4:	f103 32ff 	add.w	r2, r3, #4294967295
    f3d8:	693b      	ldr	r3, [r7, #16]
    f3da:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f3dc:	693b      	ldr	r3, [r7, #16]
    f3de:	68db      	ldr	r3, [r3, #12]
    f3e0:	2b00      	cmp	r3, #0
    f3e2:	d108      	bne.n	f3f6 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f3e4:	6938      	ldr	r0, [r7, #16]
    f3e6:	f04f 0100 	mov.w	r1, #0
    f3ea:	f04f 0200 	mov.w	r2, #0
    f3ee:	f04f 0300 	mov.w	r3, #0
    f3f2:	f000 f847 	bl	f484 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f3f6:	f04f 0301 	mov.w	r3, #1
    f3fa:	60fb      	str	r3, [r7, #12]
    f3fc:	e002      	b.n	f404 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f3fe:	f04f 0300 	mov.w	r3, #0
    f402:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f404:	68fb      	ldr	r3, [r7, #12]
	}
    f406:	4618      	mov	r0, r3
    f408:	f107 071c 	add.w	r7, r7, #28
    f40c:	46bd      	mov	sp, r7
    f40e:	bd90      	pop	{r4, r7, pc}

0000f410 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f410:	b590      	push	{r4, r7, lr}
    f412:	b087      	sub	sp, #28
    f414:	af00      	add	r7, sp, #0
    f416:	6078      	str	r0, [r7, #4]
    f418:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f41a:	687b      	ldr	r3, [r7, #4]
    f41c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f41e:	693b      	ldr	r3, [r7, #16]
    f420:	2b00      	cmp	r3, #0
    f422:	d109      	bne.n	f438 <xQueueTakeMutexRecursive+0x28>
    f424:	f04f 0328 	mov.w	r3, #40	; 0x28
    f428:	f383 8811 	msr	BASEPRI, r3
    f42c:	f3bf 8f6f 	isb	sy
    f430:	f3bf 8f4f 	dsb	sy
    f434:	617b      	str	r3, [r7, #20]
    f436:	e7fe      	b.n	f436 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f438:	693b      	ldr	r3, [r7, #16]
    f43a:	689c      	ldr	r4, [r3, #8]
    f43c:	f002 ffb2 	bl	123a4 <xTaskGetCurrentTaskHandle>
    f440:	4603      	mov	r3, r0
    f442:	429c      	cmp	r4, r3
    f444:	d109      	bne.n	f45a <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f446:	693b      	ldr	r3, [r7, #16]
    f448:	68db      	ldr	r3, [r3, #12]
    f44a:	f103 0201 	add.w	r2, r3, #1
    f44e:	693b      	ldr	r3, [r7, #16]
    f450:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f452:	f04f 0301 	mov.w	r3, #1
    f456:	60fb      	str	r3, [r7, #12]
    f458:	e00e      	b.n	f478 <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f45a:	6938      	ldr	r0, [r7, #16]
    f45c:	6839      	ldr	r1, [r7, #0]
    f45e:	f000 fb57 	bl	fb10 <xQueueSemaphoreTake>
    f462:	4603      	mov	r3, r0
    f464:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f466:	68fb      	ldr	r3, [r7, #12]
    f468:	2b00      	cmp	r3, #0
    f46a:	d005      	beq.n	f478 <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f46c:	693b      	ldr	r3, [r7, #16]
    f46e:	68db      	ldr	r3, [r3, #12]
    f470:	f103 0201 	add.w	r2, r3, #1
    f474:	693b      	ldr	r3, [r7, #16]
    f476:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f478:	68fb      	ldr	r3, [r7, #12]
	}
    f47a:	4618      	mov	r0, r3
    f47c:	f107 071c 	add.w	r7, r7, #28
    f480:	46bd      	mov	sp, r7
    f482:	bd90      	pop	{r4, r7, pc}

0000f484 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f484:	b580      	push	{r7, lr}
    f486:	b08e      	sub	sp, #56	; 0x38
    f488:	af00      	add	r7, sp, #0
    f48a:	60f8      	str	r0, [r7, #12]
    f48c:	60b9      	str	r1, [r7, #8]
    f48e:	607a      	str	r2, [r7, #4]
    f490:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f492:	f04f 0300 	mov.w	r3, #0
    f496:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f498:	68fb      	ldr	r3, [r7, #12]
    f49a:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f49c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f49e:	2b00      	cmp	r3, #0
    f4a0:	d109      	bne.n	f4b6 <xQueueGenericSend+0x32>
    f4a2:	f04f 0328 	mov.w	r3, #40	; 0x28
    f4a6:	f383 8811 	msr	BASEPRI, r3
    f4aa:	f3bf 8f6f 	isb	sy
    f4ae:	f3bf 8f4f 	dsb	sy
    f4b2:	62bb      	str	r3, [r7, #40]	; 0x28
    f4b4:	e7fe      	b.n	f4b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f4b6:	68bb      	ldr	r3, [r7, #8]
    f4b8:	2b00      	cmp	r3, #0
    f4ba:	d103      	bne.n	f4c4 <xQueueGenericSend+0x40>
    f4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f4c0:	2b00      	cmp	r3, #0
    f4c2:	d102      	bne.n	f4ca <xQueueGenericSend+0x46>
    f4c4:	f04f 0301 	mov.w	r3, #1
    f4c8:	e001      	b.n	f4ce <xQueueGenericSend+0x4a>
    f4ca:	f04f 0300 	mov.w	r3, #0
    f4ce:	2b00      	cmp	r3, #0
    f4d0:	d109      	bne.n	f4e6 <xQueueGenericSend+0x62>
    f4d2:	f04f 0328 	mov.w	r3, #40	; 0x28
    f4d6:	f383 8811 	msr	BASEPRI, r3
    f4da:	f3bf 8f6f 	isb	sy
    f4de:	f3bf 8f4f 	dsb	sy
    f4e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    f4e4:	e7fe      	b.n	f4e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f4e6:	683b      	ldr	r3, [r7, #0]
    f4e8:	2b02      	cmp	r3, #2
    f4ea:	d103      	bne.n	f4f4 <xQueueGenericSend+0x70>
    f4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f4ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f4f0:	2b01      	cmp	r3, #1
    f4f2:	d102      	bne.n	f4fa <xQueueGenericSend+0x76>
    f4f4:	f04f 0301 	mov.w	r3, #1
    f4f8:	e001      	b.n	f4fe <xQueueGenericSend+0x7a>
    f4fa:	f04f 0300 	mov.w	r3, #0
    f4fe:	2b00      	cmp	r3, #0
    f500:	d109      	bne.n	f516 <xQueueGenericSend+0x92>
    f502:	f04f 0328 	mov.w	r3, #40	; 0x28
    f506:	f383 8811 	msr	BASEPRI, r3
    f50a:	f3bf 8f6f 	isb	sy
    f50e:	f3bf 8f4f 	dsb	sy
    f512:	633b      	str	r3, [r7, #48]	; 0x30
    f514:	e7fe      	b.n	f514 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f516:	f002 ff55 	bl	123c4 <xTaskGetSchedulerState>
    f51a:	4603      	mov	r3, r0
    f51c:	2b00      	cmp	r3, #0
    f51e:	d102      	bne.n	f526 <xQueueGenericSend+0xa2>
    f520:	687b      	ldr	r3, [r7, #4]
    f522:	2b00      	cmp	r3, #0
    f524:	d102      	bne.n	f52c <xQueueGenericSend+0xa8>
    f526:	f04f 0301 	mov.w	r3, #1
    f52a:	e001      	b.n	f530 <xQueueGenericSend+0xac>
    f52c:	f04f 0300 	mov.w	r3, #0
    f530:	2b00      	cmp	r3, #0
    f532:	d10a      	bne.n	f54a <xQueueGenericSend+0xc6>
    f534:	f04f 0328 	mov.w	r3, #40	; 0x28
    f538:	f383 8811 	msr	BASEPRI, r3
    f53c:	f3bf 8f6f 	isb	sy
    f540:	f3bf 8f4f 	dsb	sy
    f544:	637b      	str	r3, [r7, #52]	; 0x34
    f546:	e7fe      	b.n	f546 <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f548:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f54a:	f004 fe25 	bl	14198 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f550:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f556:	429a      	cmp	r2, r3
    f558:	d302      	bcc.n	f560 <xQueueGenericSend+0xdc>
    f55a:	683b      	ldr	r3, [r7, #0]
    f55c:	2b02      	cmp	r3, #2
    f55e:	d134      	bne.n	f5ca <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f560:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f562:	68b9      	ldr	r1, [r7, #8]
    f564:	683a      	ldr	r2, [r7, #0]
    f566:	f000 fe9d 	bl	102a4 <prvCopyDataToQueue>
    f56a:	4603      	mov	r3, r0
    f56c:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f572:	2b00      	cmp	r3, #0
    f574:	d014      	beq.n	f5a0 <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f578:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f57c:	4618      	mov	r0, r3
    f57e:	f002 fb7b 	bl	11c78 <xTaskRemoveFromEventList>
    f582:	4603      	mov	r3, r0
    f584:	2b00      	cmp	r3, #0
    f586:	d01a      	beq.n	f5be <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f588:	f64e 5304 	movw	r3, #60676	; 0xed04
    f58c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f594:	601a      	str	r2, [r3, #0]
    f596:	f3bf 8f4f 	dsb	sy
    f59a:	f3bf 8f6f 	isb	sy
    f59e:	e00f      	b.n	f5c0 <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f5a0:	6a3b      	ldr	r3, [r7, #32]
    f5a2:	2b00      	cmp	r3, #0
    f5a4:	d00c      	beq.n	f5c0 <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f5a6:	f64e 5304 	movw	r3, #60676	; 0xed04
    f5aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f5ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f5b2:	601a      	str	r2, [r3, #0]
    f5b4:	f3bf 8f4f 	dsb	sy
    f5b8:	f3bf 8f6f 	isb	sy
    f5bc:	e000      	b.n	f5c0 <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f5be:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f5c0:	f004 fe22 	bl	14208 <vPortExitCritical>
				return pdPASS;
    f5c4:	f04f 0301 	mov.w	r3, #1
    f5c8:	e06f      	b.n	f6aa <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f5ca:	687b      	ldr	r3, [r7, #4]
    f5cc:	2b00      	cmp	r3, #0
    f5ce:	d104      	bne.n	f5da <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f5d0:	f004 fe1a 	bl	14208 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f5d4:	f04f 0300 	mov.w	r3, #0
    f5d8:	e067      	b.n	f6aa <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f5da:	69fb      	ldr	r3, [r7, #28]
    f5dc:	2b00      	cmp	r3, #0
    f5de:	d107      	bne.n	f5f0 <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f5e0:	f107 0314 	add.w	r3, r7, #20
    f5e4:	4618      	mov	r0, r3
    f5e6:	f002 fc57 	bl	11e98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f5ea:	f04f 0301 	mov.w	r3, #1
    f5ee:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f5f0:	f004 fe0a 	bl	14208 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f5f4:	f001 feee 	bl	113d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f5f8:	f004 fdce 	bl	14198 <vPortEnterCritical>
    f5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f5fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f602:	b2db      	uxtb	r3, r3
    f604:	b25b      	sxtb	r3, r3
    f606:	f1b3 3fff 	cmp.w	r3, #4294967295
    f60a:	d104      	bne.n	f616 <xQueueGenericSend+0x192>
    f60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f60e:	f04f 0200 	mov.w	r2, #0
    f612:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f618:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f61c:	b2db      	uxtb	r3, r3
    f61e:	b25b      	sxtb	r3, r3
    f620:	f1b3 3fff 	cmp.w	r3, #4294967295
    f624:	d104      	bne.n	f630 <xQueueGenericSend+0x1ac>
    f626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f628:	f04f 0200 	mov.w	r2, #0
    f62c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f630:	f004 fdea 	bl	14208 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f634:	f107 0214 	add.w	r2, r7, #20
    f638:	f107 0304 	add.w	r3, r7, #4
    f63c:	4610      	mov	r0, r2
    f63e:	4619      	mov	r1, r3
    f640:	f002 fc42 	bl	11ec8 <xTaskCheckForTimeOut>
    f644:	4603      	mov	r3, r0
    f646:	2b00      	cmp	r3, #0
    f648:	d128      	bne.n	f69c <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f64a:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f64c:	f000 ff60 	bl	10510 <prvIsQueueFull>
    f650:	4603      	mov	r3, r0
    f652:	2b00      	cmp	r3, #0
    f654:	d01c      	beq.n	f690 <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f658:	f103 0210 	add.w	r2, r3, #16
    f65c:	687b      	ldr	r3, [r7, #4]
    f65e:	4610      	mov	r0, r2
    f660:	4619      	mov	r1, r3
    f662:	f002 fa75 	bl	11b50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    f666:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f668:	f000 febc 	bl	103e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    f66c:	f001 fec4 	bl	113f8 <xTaskResumeAll>
    f670:	4603      	mov	r3, r0
    f672:	2b00      	cmp	r3, #0
    f674:	f47f af68 	bne.w	f548 <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    f678:	f64e 5304 	movw	r3, #60676	; 0xed04
    f67c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f684:	601a      	str	r2, [r3, #0]
    f686:	f3bf 8f4f 	dsb	sy
    f68a:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f68e:	e75c      	b.n	f54a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    f690:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f692:	f000 fea7 	bl	103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f696:	f001 feaf 	bl	113f8 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f69a:	e756      	b.n	f54a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    f69c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f69e:	f000 fea1 	bl	103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f6a2:	f001 fea9 	bl	113f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    f6a6:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    f6aa:	4618      	mov	r0, r3
    f6ac:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f6b0:	46bd      	mov	sp, r7
    f6b2:	bd80      	pop	{r7, pc}

0000f6b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    f6b4:	b580      	push	{r7, lr}
    f6b6:	b08e      	sub	sp, #56	; 0x38
    f6b8:	af00      	add	r7, sp, #0
    f6ba:	60f8      	str	r0, [r7, #12]
    f6bc:	60b9      	str	r1, [r7, #8]
    f6be:	607a      	str	r2, [r7, #4]
    f6c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f6c2:	68fb      	ldr	r3, [r7, #12]
    f6c4:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    f6c6:	69bb      	ldr	r3, [r7, #24]
    f6c8:	2b00      	cmp	r3, #0
    f6ca:	d109      	bne.n	f6e0 <xQueueGenericSendFromISR+0x2c>
    f6cc:	f04f 0328 	mov.w	r3, #40	; 0x28
    f6d0:	f383 8811 	msr	BASEPRI, r3
    f6d4:	f3bf 8f6f 	isb	sy
    f6d8:	f3bf 8f4f 	dsb	sy
    f6dc:	623b      	str	r3, [r7, #32]
    f6de:	e7fe      	b.n	f6de <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f6e0:	68bb      	ldr	r3, [r7, #8]
    f6e2:	2b00      	cmp	r3, #0
    f6e4:	d103      	bne.n	f6ee <xQueueGenericSendFromISR+0x3a>
    f6e6:	69bb      	ldr	r3, [r7, #24]
    f6e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f6ea:	2b00      	cmp	r3, #0
    f6ec:	d102      	bne.n	f6f4 <xQueueGenericSendFromISR+0x40>
    f6ee:	f04f 0301 	mov.w	r3, #1
    f6f2:	e001      	b.n	f6f8 <xQueueGenericSendFromISR+0x44>
    f6f4:	f04f 0300 	mov.w	r3, #0
    f6f8:	2b00      	cmp	r3, #0
    f6fa:	d109      	bne.n	f710 <xQueueGenericSendFromISR+0x5c>
    f6fc:	f04f 0328 	mov.w	r3, #40	; 0x28
    f700:	f383 8811 	msr	BASEPRI, r3
    f704:	f3bf 8f6f 	isb	sy
    f708:	f3bf 8f4f 	dsb	sy
    f70c:	627b      	str	r3, [r7, #36]	; 0x24
    f70e:	e7fe      	b.n	f70e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f710:	683b      	ldr	r3, [r7, #0]
    f712:	2b02      	cmp	r3, #2
    f714:	d103      	bne.n	f71e <xQueueGenericSendFromISR+0x6a>
    f716:	69bb      	ldr	r3, [r7, #24]
    f718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f71a:	2b01      	cmp	r3, #1
    f71c:	d102      	bne.n	f724 <xQueueGenericSendFromISR+0x70>
    f71e:	f04f 0301 	mov.w	r3, #1
    f722:	e001      	b.n	f728 <xQueueGenericSendFromISR+0x74>
    f724:	f04f 0300 	mov.w	r3, #0
    f728:	2b00      	cmp	r3, #0
    f72a:	d109      	bne.n	f740 <xQueueGenericSendFromISR+0x8c>
    f72c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f730:	f383 8811 	msr	BASEPRI, r3
    f734:	f3bf 8f6f 	isb	sy
    f738:	f3bf 8f4f 	dsb	sy
    f73c:	62bb      	str	r3, [r7, #40]	; 0x28
    f73e:	e7fe      	b.n	f73e <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f740:	f004 fe0e 	bl	14360 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f744:	f3ef 8211 	mrs	r2, BASEPRI
    f748:	f04f 0328 	mov.w	r3, #40	; 0x28
    f74c:	f383 8811 	msr	BASEPRI, r3
    f750:	f3bf 8f6f 	isb	sy
    f754:	f3bf 8f4f 	dsb	sy
    f758:	633a      	str	r2, [r7, #48]	; 0x30
    f75a:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f75c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f75e:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f760:	69bb      	ldr	r3, [r7, #24]
    f762:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f764:	69bb      	ldr	r3, [r7, #24]
    f766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f768:	429a      	cmp	r2, r3
    f76a:	d302      	bcc.n	f772 <xQueueGenericSendFromISR+0xbe>
    f76c:	683b      	ldr	r3, [r7, #0]
    f76e:	2b02      	cmp	r3, #2
    f770:	d134      	bne.n	f7dc <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f772:	69bb      	ldr	r3, [r7, #24]
    f774:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f778:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f77a:	69b8      	ldr	r0, [r7, #24]
    f77c:	68b9      	ldr	r1, [r7, #8]
    f77e:	683a      	ldr	r2, [r7, #0]
    f780:	f000 fd90 	bl	102a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f784:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f788:	f1b3 3fff 	cmp.w	r3, #4294967295
    f78c:	d114      	bne.n	f7b8 <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f78e:	69bb      	ldr	r3, [r7, #24]
    f790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f792:	2b00      	cmp	r3, #0
    f794:	d019      	beq.n	f7ca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f796:	69bb      	ldr	r3, [r7, #24]
    f798:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f79c:	4618      	mov	r0, r3
    f79e:	f002 fa6b 	bl	11c78 <xTaskRemoveFromEventList>
    f7a2:	4603      	mov	r3, r0
    f7a4:	2b00      	cmp	r3, #0
    f7a6:	d012      	beq.n	f7ce <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f7a8:	687b      	ldr	r3, [r7, #4]
    f7aa:	2b00      	cmp	r3, #0
    f7ac:	d011      	beq.n	f7d2 <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f7ae:	687b      	ldr	r3, [r7, #4]
    f7b0:	f04f 0201 	mov.w	r2, #1
    f7b4:	601a      	str	r2, [r3, #0]
    f7b6:	e00d      	b.n	f7d4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f7b8:	7ffb      	ldrb	r3, [r7, #31]
    f7ba:	f103 0301 	add.w	r3, r3, #1
    f7be:	b2db      	uxtb	r3, r3
    f7c0:	461a      	mov	r2, r3
    f7c2:	69bb      	ldr	r3, [r7, #24]
    f7c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f7c8:	e004      	b.n	f7d4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f7ca:	bf00      	nop
    f7cc:	e002      	b.n	f7d4 <xQueueGenericSendFromISR+0x120>
    f7ce:	bf00      	nop
    f7d0:	e000      	b.n	f7d4 <xQueueGenericSendFromISR+0x120>
    f7d2:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f7d4:	f04f 0301 	mov.w	r3, #1
    f7d8:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f7da:	e002      	b.n	f7e2 <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f7dc:	f04f 0300 	mov.w	r3, #0
    f7e0:	613b      	str	r3, [r7, #16]
    f7e2:	697b      	ldr	r3, [r7, #20]
    f7e4:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f7e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f7e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f7ec:	693b      	ldr	r3, [r7, #16]
}
    f7ee:	4618      	mov	r0, r3
    f7f0:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f7f4:	46bd      	mov	sp, r7
    f7f6:	bd80      	pop	{r7, pc}

0000f7f8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    f7f8:	b580      	push	{r7, lr}
    f7fa:	b08e      	sub	sp, #56	; 0x38
    f7fc:	af00      	add	r7, sp, #0
    f7fe:	6078      	str	r0, [r7, #4]
    f800:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f802:	687b      	ldr	r3, [r7, #4]
    f804:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    f806:	697b      	ldr	r3, [r7, #20]
    f808:	2b00      	cmp	r3, #0
    f80a:	d109      	bne.n	f820 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f80c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f810:	f383 8811 	msr	BASEPRI, r3
    f814:	f3bf 8f6f 	isb	sy
    f818:	f3bf 8f4f 	dsb	sy
    f81c:	623b      	str	r3, [r7, #32]
    f81e:	e7fe      	b.n	f81e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    f820:	697b      	ldr	r3, [r7, #20]
    f822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f824:	2b00      	cmp	r3, #0
    f826:	d009      	beq.n	f83c <xQueueGiveFromISR+0x44>
    f828:	f04f 0328 	mov.w	r3, #40	; 0x28
    f82c:	f383 8811 	msr	BASEPRI, r3
    f830:	f3bf 8f6f 	isb	sy
    f834:	f3bf 8f4f 	dsb	sy
    f838:	627b      	str	r3, [r7, #36]	; 0x24
    f83a:	e7fe      	b.n	f83a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    f83c:	697b      	ldr	r3, [r7, #20]
    f83e:	681b      	ldr	r3, [r3, #0]
    f840:	2b00      	cmp	r3, #0
    f842:	d103      	bne.n	f84c <xQueueGiveFromISR+0x54>
    f844:	697b      	ldr	r3, [r7, #20]
    f846:	689b      	ldr	r3, [r3, #8]
    f848:	2b00      	cmp	r3, #0
    f84a:	d102      	bne.n	f852 <xQueueGiveFromISR+0x5a>
    f84c:	f04f 0301 	mov.w	r3, #1
    f850:	e001      	b.n	f856 <xQueueGiveFromISR+0x5e>
    f852:	f04f 0300 	mov.w	r3, #0
    f856:	2b00      	cmp	r3, #0
    f858:	d109      	bne.n	f86e <xQueueGiveFromISR+0x76>
    f85a:	f04f 0328 	mov.w	r3, #40	; 0x28
    f85e:	f383 8811 	msr	BASEPRI, r3
    f862:	f3bf 8f6f 	isb	sy
    f866:	f3bf 8f4f 	dsb	sy
    f86a:	62bb      	str	r3, [r7, #40]	; 0x28
    f86c:	e7fe      	b.n	f86c <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f86e:	f004 fd77 	bl	14360 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f872:	f3ef 8211 	mrs	r2, BASEPRI
    f876:	f04f 0328 	mov.w	r3, #40	; 0x28
    f87a:	f383 8811 	msr	BASEPRI, r3
    f87e:	f3bf 8f6f 	isb	sy
    f882:	f3bf 8f4f 	dsb	sy
    f886:	633a      	str	r2, [r7, #48]	; 0x30
    f888:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f88c:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f88e:	697b      	ldr	r3, [r7, #20]
    f890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f892:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    f894:	697b      	ldr	r3, [r7, #20]
    f896:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    f898:	69bb      	ldr	r3, [r7, #24]
    f89a:	429a      	cmp	r2, r3
    f89c:	d934      	bls.n	f908 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f89e:	697b      	ldr	r3, [r7, #20]
    f8a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f8a4:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    f8a6:	69bb      	ldr	r3, [r7, #24]
    f8a8:	f103 0201 	add.w	r2, r3, #1
    f8ac:	697b      	ldr	r3, [r7, #20]
    f8ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f8b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f8b4:	f1b3 3fff 	cmp.w	r3, #4294967295
    f8b8:	d114      	bne.n	f8e4 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f8ba:	697b      	ldr	r3, [r7, #20]
    f8bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f8be:	2b00      	cmp	r3, #0
    f8c0:	d019      	beq.n	f8f6 <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f8c2:	697b      	ldr	r3, [r7, #20]
    f8c4:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f8c8:	4618      	mov	r0, r3
    f8ca:	f002 f9d5 	bl	11c78 <xTaskRemoveFromEventList>
    f8ce:	4603      	mov	r3, r0
    f8d0:	2b00      	cmp	r3, #0
    f8d2:	d012      	beq.n	f8fa <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f8d4:	683b      	ldr	r3, [r7, #0]
    f8d6:	2b00      	cmp	r3, #0
    f8d8:	d011      	beq.n	f8fe <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f8da:	683b      	ldr	r3, [r7, #0]
    f8dc:	f04f 0201 	mov.w	r2, #1
    f8e0:	601a      	str	r2, [r3, #0]
    f8e2:	e00d      	b.n	f900 <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f8e4:	7ffb      	ldrb	r3, [r7, #31]
    f8e6:	f103 0301 	add.w	r3, r3, #1
    f8ea:	b2db      	uxtb	r3, r3
    f8ec:	461a      	mov	r2, r3
    f8ee:	697b      	ldr	r3, [r7, #20]
    f8f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f8f4:	e004      	b.n	f900 <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f8f6:	bf00      	nop
    f8f8:	e002      	b.n	f900 <xQueueGiveFromISR+0x108>
    f8fa:	bf00      	nop
    f8fc:	e000      	b.n	f900 <xQueueGiveFromISR+0x108>
    f8fe:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    f900:	f04f 0301 	mov.w	r3, #1
    f904:	60fb      	str	r3, [r7, #12]
    f906:	e002      	b.n	f90e <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    f908:	f04f 0300 	mov.w	r3, #0
    f90c:	60fb      	str	r3, [r7, #12]
    f90e:	693b      	ldr	r3, [r7, #16]
    f910:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    f912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    f914:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    f918:	68fb      	ldr	r3, [r7, #12]
}
    f91a:	4618      	mov	r0, r3
    f91c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f920:	46bd      	mov	sp, r7
    f922:	bd80      	pop	{r7, pc}

0000f924 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    f924:	b580      	push	{r7, lr}
    f926:	b08c      	sub	sp, #48	; 0x30
    f928:	af00      	add	r7, sp, #0
    f92a:	60f8      	str	r0, [r7, #12]
    f92c:	60b9      	str	r1, [r7, #8]
    f92e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    f930:	f04f 0300 	mov.w	r3, #0
    f934:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f936:	68fb      	ldr	r3, [r7, #12]
    f938:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    f93a:	69fb      	ldr	r3, [r7, #28]
    f93c:	2b00      	cmp	r3, #0
    f93e:	d109      	bne.n	f954 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    f940:	f04f 0328 	mov.w	r3, #40	; 0x28
    f944:	f383 8811 	msr	BASEPRI, r3
    f948:	f3bf 8f6f 	isb	sy
    f94c:	f3bf 8f4f 	dsb	sy
    f950:	627b      	str	r3, [r7, #36]	; 0x24
    f952:	e7fe      	b.n	f952 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f954:	68bb      	ldr	r3, [r7, #8]
    f956:	2b00      	cmp	r3, #0
    f958:	d103      	bne.n	f962 <xQueueReceive+0x3e>
    f95a:	69fb      	ldr	r3, [r7, #28]
    f95c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f95e:	2b00      	cmp	r3, #0
    f960:	d102      	bne.n	f968 <xQueueReceive+0x44>
    f962:	f04f 0301 	mov.w	r3, #1
    f966:	e001      	b.n	f96c <xQueueReceive+0x48>
    f968:	f04f 0300 	mov.w	r3, #0
    f96c:	2b00      	cmp	r3, #0
    f96e:	d109      	bne.n	f984 <xQueueReceive+0x60>
    f970:	f04f 0328 	mov.w	r3, #40	; 0x28
    f974:	f383 8811 	msr	BASEPRI, r3
    f978:	f3bf 8f6f 	isb	sy
    f97c:	f3bf 8f4f 	dsb	sy
    f980:	62bb      	str	r3, [r7, #40]	; 0x28
    f982:	e7fe      	b.n	f982 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f984:	f002 fd1e 	bl	123c4 <xTaskGetSchedulerState>
    f988:	4603      	mov	r3, r0
    f98a:	2b00      	cmp	r3, #0
    f98c:	d102      	bne.n	f994 <xQueueReceive+0x70>
    f98e:	687b      	ldr	r3, [r7, #4]
    f990:	2b00      	cmp	r3, #0
    f992:	d102      	bne.n	f99a <xQueueReceive+0x76>
    f994:	f04f 0301 	mov.w	r3, #1
    f998:	e001      	b.n	f99e <xQueueReceive+0x7a>
    f99a:	f04f 0300 	mov.w	r3, #0
    f99e:	2b00      	cmp	r3, #0
    f9a0:	d10c      	bne.n	f9bc <xQueueReceive+0x98>
    f9a2:	f04f 0328 	mov.w	r3, #40	; 0x28
    f9a6:	f383 8811 	msr	BASEPRI, r3
    f9aa:	f3bf 8f6f 	isb	sy
    f9ae:	f3bf 8f4f 	dsb	sy
    f9b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    f9b4:	e7fe      	b.n	f9b4 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    f9b6:	bf00      	nop
    f9b8:	e000      	b.n	f9bc <xQueueReceive+0x98>
    f9ba:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f9bc:	f004 fbec 	bl	14198 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    f9c0:	69fb      	ldr	r3, [r7, #28]
    f9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    f9c4:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    f9c6:	6a3b      	ldr	r3, [r7, #32]
    f9c8:	2b00      	cmp	r3, #0
    f9ca:	d025      	beq.n	fa18 <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    f9cc:	69f8      	ldr	r0, [r7, #28]
    f9ce:	68b9      	ldr	r1, [r7, #8]
    f9d0:	f000 fce0 	bl	10394 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    f9d4:	6a3b      	ldr	r3, [r7, #32]
    f9d6:	f103 32ff 	add.w	r2, r3, #4294967295
    f9da:	69fb      	ldr	r3, [r7, #28]
    f9dc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f9de:	69fb      	ldr	r3, [r7, #28]
    f9e0:	691b      	ldr	r3, [r3, #16]
    f9e2:	2b00      	cmp	r3, #0
    f9e4:	d013      	beq.n	fa0e <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f9e6:	69fb      	ldr	r3, [r7, #28]
    f9e8:	f103 0310 	add.w	r3, r3, #16
    f9ec:	4618      	mov	r0, r3
    f9ee:	f002 f943 	bl	11c78 <xTaskRemoveFromEventList>
    f9f2:	4603      	mov	r3, r0
    f9f4:	2b00      	cmp	r3, #0
    f9f6:	d00a      	beq.n	fa0e <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    f9f8:	f64e 5304 	movw	r3, #60676	; 0xed04
    f9fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fa00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fa04:	601a      	str	r2, [r3, #0]
    fa06:	f3bf 8f4f 	dsb	sy
    fa0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fa0e:	f004 fbfb 	bl	14208 <vPortExitCritical>
				return pdPASS;
    fa12:	f04f 0301 	mov.w	r3, #1
    fa16:	e076      	b.n	fb06 <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fa18:	687b      	ldr	r3, [r7, #4]
    fa1a:	2b00      	cmp	r3, #0
    fa1c:	d104      	bne.n	fa28 <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fa1e:	f004 fbf3 	bl	14208 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fa22:	f04f 0300 	mov.w	r3, #0
    fa26:	e06e      	b.n	fb06 <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    fa28:	69bb      	ldr	r3, [r7, #24]
    fa2a:	2b00      	cmp	r3, #0
    fa2c:	d107      	bne.n	fa3e <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fa2e:	f107 0310 	add.w	r3, r7, #16
    fa32:	4618      	mov	r0, r3
    fa34:	f002 fa30 	bl	11e98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fa38:	f04f 0301 	mov.w	r3, #1
    fa3c:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fa3e:	f004 fbe3 	bl	14208 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fa42:	f001 fcc7 	bl	113d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fa46:	f004 fba7 	bl	14198 <vPortEnterCritical>
    fa4a:	69fb      	ldr	r3, [r7, #28]
    fa4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fa50:	b2db      	uxtb	r3, r3
    fa52:	b25b      	sxtb	r3, r3
    fa54:	f1b3 3fff 	cmp.w	r3, #4294967295
    fa58:	d104      	bne.n	fa64 <xQueueReceive+0x140>
    fa5a:	69fb      	ldr	r3, [r7, #28]
    fa5c:	f04f 0200 	mov.w	r2, #0
    fa60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fa64:	69fb      	ldr	r3, [r7, #28]
    fa66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fa6a:	b2db      	uxtb	r3, r3
    fa6c:	b25b      	sxtb	r3, r3
    fa6e:	f1b3 3fff 	cmp.w	r3, #4294967295
    fa72:	d104      	bne.n	fa7e <xQueueReceive+0x15a>
    fa74:	69fb      	ldr	r3, [r7, #28]
    fa76:	f04f 0200 	mov.w	r2, #0
    fa7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fa7e:	f004 fbc3 	bl	14208 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fa82:	f107 0210 	add.w	r2, r7, #16
    fa86:	f107 0304 	add.w	r3, r7, #4
    fa8a:	4610      	mov	r0, r2
    fa8c:	4619      	mov	r1, r3
    fa8e:	f002 fa1b 	bl	11ec8 <xTaskCheckForTimeOut>
    fa92:	4603      	mov	r3, r0
    fa94:	2b00      	cmp	r3, #0
    fa96:	d128      	bne.n	faea <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fa98:	69f8      	ldr	r0, [r7, #28]
    fa9a:	f000 fcf9 	bl	10490 <prvIsQueueEmpty>
    fa9e:	4603      	mov	r3, r0
    faa0:	2b00      	cmp	r3, #0
    faa2:	d01c      	beq.n	fade <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    faa4:	69fb      	ldr	r3, [r7, #28]
    faa6:	f103 0224 	add.w	r2, r3, #36	; 0x24
    faaa:	687b      	ldr	r3, [r7, #4]
    faac:	4610      	mov	r0, r2
    faae:	4619      	mov	r1, r3
    fab0:	f002 f84e 	bl	11b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fab4:	69f8      	ldr	r0, [r7, #28]
    fab6:	f000 fc95 	bl	103e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    faba:	f001 fc9d 	bl	113f8 <xTaskResumeAll>
    fabe:	4603      	mov	r3, r0
    fac0:	2b00      	cmp	r3, #0
    fac2:	f47f af78 	bne.w	f9b6 <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    fac6:	f64e 5304 	movw	r3, #60676	; 0xed04
    faca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    face:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fad2:	601a      	str	r2, [r3, #0]
    fad4:	f3bf 8f4f 	dsb	sy
    fad8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fadc:	e76e      	b.n	f9bc <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    fade:	69f8      	ldr	r0, [r7, #28]
    fae0:	f000 fc80 	bl	103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fae4:	f001 fc88 	bl	113f8 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fae8:	e768      	b.n	f9bc <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    faea:	69f8      	ldr	r0, [r7, #28]
    faec:	f000 fc7a 	bl	103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    faf0:	f001 fc82 	bl	113f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    faf4:	69f8      	ldr	r0, [r7, #28]
    faf6:	f000 fccb 	bl	10490 <prvIsQueueEmpty>
    fafa:	4603      	mov	r3, r0
    fafc:	2b00      	cmp	r3, #0
    fafe:	f43f af5c 	beq.w	f9ba <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fb02:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fb06:	4618      	mov	r0, r3
    fb08:	f107 0730 	add.w	r7, r7, #48	; 0x30
    fb0c:	46bd      	mov	sp, r7
    fb0e:	bd80      	pop	{r7, pc}

0000fb10 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    fb10:	b580      	push	{r7, lr}
    fb12:	b08e      	sub	sp, #56	; 0x38
    fb14:	af00      	add	r7, sp, #0
    fb16:	6078      	str	r0, [r7, #4]
    fb18:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    fb1a:	f04f 0300 	mov.w	r3, #0
    fb1e:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fb20:	687b      	ldr	r3, [r7, #4]
    fb22:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    fb24:	f04f 0300 	mov.w	r3, #0
    fb28:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fb2a:	69bb      	ldr	r3, [r7, #24]
    fb2c:	2b00      	cmp	r3, #0
    fb2e:	d109      	bne.n	fb44 <xQueueSemaphoreTake+0x34>
    fb30:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb34:	f383 8811 	msr	BASEPRI, r3
    fb38:	f3bf 8f6f 	isb	sy
    fb3c:	f3bf 8f4f 	dsb	sy
    fb40:	62bb      	str	r3, [r7, #40]	; 0x28
    fb42:	e7fe      	b.n	fb42 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fb44:	69bb      	ldr	r3, [r7, #24]
    fb46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fb48:	2b00      	cmp	r3, #0
    fb4a:	d009      	beq.n	fb60 <xQueueSemaphoreTake+0x50>
    fb4c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb50:	f383 8811 	msr	BASEPRI, r3
    fb54:	f3bf 8f6f 	isb	sy
    fb58:	f3bf 8f4f 	dsb	sy
    fb5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    fb5e:	e7fe      	b.n	fb5e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fb60:	f002 fc30 	bl	123c4 <xTaskGetSchedulerState>
    fb64:	4603      	mov	r3, r0
    fb66:	2b00      	cmp	r3, #0
    fb68:	d102      	bne.n	fb70 <xQueueSemaphoreTake+0x60>
    fb6a:	683b      	ldr	r3, [r7, #0]
    fb6c:	2b00      	cmp	r3, #0
    fb6e:	d102      	bne.n	fb76 <xQueueSemaphoreTake+0x66>
    fb70:	f04f 0301 	mov.w	r3, #1
    fb74:	e001      	b.n	fb7a <xQueueSemaphoreTake+0x6a>
    fb76:	f04f 0300 	mov.w	r3, #0
    fb7a:	2b00      	cmp	r3, #0
    fb7c:	d10c      	bne.n	fb98 <xQueueSemaphoreTake+0x88>
    fb7e:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb82:	f383 8811 	msr	BASEPRI, r3
    fb86:	f3bf 8f6f 	isb	sy
    fb8a:	f3bf 8f4f 	dsb	sy
    fb8e:	633b      	str	r3, [r7, #48]	; 0x30
    fb90:	e7fe      	b.n	fb90 <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fb92:	bf00      	nop
    fb94:	e000      	b.n	fb98 <xQueueSemaphoreTake+0x88>
    fb96:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fb98:	f004 fafe 	bl	14198 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    fb9c:	69bb      	ldr	r3, [r7, #24]
    fb9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fba0:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    fba2:	6a3b      	ldr	r3, [r7, #32]
    fba4:	2b00      	cmp	r3, #0
    fba6:	d02a      	beq.n	fbfe <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    fba8:	6a3b      	ldr	r3, [r7, #32]
    fbaa:	f103 32ff 	add.w	r2, r3, #4294967295
    fbae:	69bb      	ldr	r3, [r7, #24]
    fbb0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fbb2:	69bb      	ldr	r3, [r7, #24]
    fbb4:	681b      	ldr	r3, [r3, #0]
    fbb6:	2b00      	cmp	r3, #0
    fbb8:	d104      	bne.n	fbc4 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    fbba:	f002 ffdf 	bl	12b7c <pvTaskIncrementMutexHeldCount>
    fbbe:	4602      	mov	r2, r0
    fbc0:	69bb      	ldr	r3, [r7, #24]
    fbc2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fbc4:	69bb      	ldr	r3, [r7, #24]
    fbc6:	691b      	ldr	r3, [r3, #16]
    fbc8:	2b00      	cmp	r3, #0
    fbca:	d013      	beq.n	fbf4 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fbcc:	69bb      	ldr	r3, [r7, #24]
    fbce:	f103 0310 	add.w	r3, r3, #16
    fbd2:	4618      	mov	r0, r3
    fbd4:	f002 f850 	bl	11c78 <xTaskRemoveFromEventList>
    fbd8:	4603      	mov	r3, r0
    fbda:	2b00      	cmp	r3, #0
    fbdc:	d00a      	beq.n	fbf4 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fbde:	f64e 5304 	movw	r3, #60676	; 0xed04
    fbe2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fbe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fbea:	601a      	str	r2, [r3, #0]
    fbec:	f3bf 8f4f 	dsb	sy
    fbf0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fbf4:	f004 fb08 	bl	14208 <vPortExitCritical>
				return pdPASS;
    fbf8:	f04f 0301 	mov.w	r3, #1
    fbfc:	e0a3      	b.n	fd46 <xQueueSemaphoreTake+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fbfe:	683b      	ldr	r3, [r7, #0]
    fc00:	2b00      	cmp	r3, #0
    fc02:	d111      	bne.n	fc28 <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    fc04:	69fb      	ldr	r3, [r7, #28]
    fc06:	2b00      	cmp	r3, #0
    fc08:	d009      	beq.n	fc1e <xQueueSemaphoreTake+0x10e>
    fc0a:	f04f 0328 	mov.w	r3, #40	; 0x28
    fc0e:	f383 8811 	msr	BASEPRI, r3
    fc12:	f3bf 8f6f 	isb	sy
    fc16:	f3bf 8f4f 	dsb	sy
    fc1a:	637b      	str	r3, [r7, #52]	; 0x34
    fc1c:	e7fe      	b.n	fc1c <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fc1e:	f004 faf3 	bl	14208 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fc22:	f04f 0300 	mov.w	r3, #0
    fc26:	e08e      	b.n	fd46 <xQueueSemaphoreTake+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
    fc28:	697b      	ldr	r3, [r7, #20]
    fc2a:	2b00      	cmp	r3, #0
    fc2c:	d107      	bne.n	fc3e <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fc2e:	f107 030c 	add.w	r3, r7, #12
    fc32:	4618      	mov	r0, r3
    fc34:	f002 f930 	bl	11e98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fc38:	f04f 0301 	mov.w	r3, #1
    fc3c:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fc3e:	f004 fae3 	bl	14208 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    fc42:	f001 fbc7 	bl	113d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fc46:	f004 faa7 	bl	14198 <vPortEnterCritical>
    fc4a:	69bb      	ldr	r3, [r7, #24]
    fc4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fc50:	b2db      	uxtb	r3, r3
    fc52:	b25b      	sxtb	r3, r3
    fc54:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc58:	d104      	bne.n	fc64 <xQueueSemaphoreTake+0x154>
    fc5a:	69bb      	ldr	r3, [r7, #24]
    fc5c:	f04f 0200 	mov.w	r2, #0
    fc60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fc64:	69bb      	ldr	r3, [r7, #24]
    fc66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fc6a:	b2db      	uxtb	r3, r3
    fc6c:	b25b      	sxtb	r3, r3
    fc6e:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc72:	d104      	bne.n	fc7e <xQueueSemaphoreTake+0x16e>
    fc74:	69bb      	ldr	r3, [r7, #24]
    fc76:	f04f 0200 	mov.w	r2, #0
    fc7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fc7e:	f004 fac3 	bl	14208 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fc82:	f107 020c 	add.w	r2, r7, #12
    fc86:	463b      	mov	r3, r7
    fc88:	4610      	mov	r0, r2
    fc8a:	4619      	mov	r1, r3
    fc8c:	f002 f91c 	bl	11ec8 <xTaskCheckForTimeOut>
    fc90:	4603      	mov	r3, r0
    fc92:	2b00      	cmp	r3, #0
    fc94:	d137      	bne.n	fd06 <xQueueSemaphoreTake+0x1f6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fc96:	69b8      	ldr	r0, [r7, #24]
    fc98:	f000 fbfa 	bl	10490 <prvIsQueueEmpty>
    fc9c:	4603      	mov	r3, r0
    fc9e:	2b00      	cmp	r3, #0
    fca0:	d02b      	beq.n	fcfa <xQueueSemaphoreTake+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fca2:	69bb      	ldr	r3, [r7, #24]
    fca4:	681b      	ldr	r3, [r3, #0]
    fca6:	2b00      	cmp	r3, #0
    fca8:	d10a      	bne.n	fcc0 <xQueueSemaphoreTake+0x1b0>
					{
						taskENTER_CRITICAL();
    fcaa:	f004 fa75 	bl	14198 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
    fcae:	69bb      	ldr	r3, [r7, #24]
    fcb0:	689b      	ldr	r3, [r3, #8]
    fcb2:	4618      	mov	r0, r3
    fcb4:	f002 fbaa 	bl	1240c <xTaskPriorityInherit>
    fcb8:	4603      	mov	r3, r0
    fcba:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
    fcbc:	f004 faa4 	bl	14208 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fcc0:	69bb      	ldr	r3, [r7, #24]
    fcc2:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fcc6:	683b      	ldr	r3, [r7, #0]
    fcc8:	4610      	mov	r0, r2
    fcca:	4619      	mov	r1, r3
    fccc:	f001 ff40 	bl	11b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fcd0:	69b8      	ldr	r0, [r7, #24]
    fcd2:	f000 fb87 	bl	103e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fcd6:	f001 fb8f 	bl	113f8 <xTaskResumeAll>
    fcda:	4603      	mov	r3, r0
    fcdc:	2b00      	cmp	r3, #0
    fcde:	f47f af58 	bne.w	fb92 <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
    fce2:	f64e 5304 	movw	r3, #60676	; 0xed04
    fce6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fcea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fcee:	601a      	str	r2, [r3, #0]
    fcf0:	f3bf 8f4f 	dsb	sy
    fcf4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fcf8:	e74e      	b.n	fb98 <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    fcfa:	69b8      	ldr	r0, [r7, #24]
    fcfc:	f000 fb72 	bl	103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fd00:	f001 fb7a 	bl	113f8 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd04:	e748      	b.n	fb98 <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    fd06:	69b8      	ldr	r0, [r7, #24]
    fd08:	f000 fb6c 	bl	103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fd0c:	f001 fb74 	bl	113f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fd10:	69b8      	ldr	r0, [r7, #24]
    fd12:	f000 fbbd 	bl	10490 <prvIsQueueEmpty>
    fd16:	4603      	mov	r3, r0
    fd18:	2b00      	cmp	r3, #0
    fd1a:	f43f af3c 	beq.w	fb96 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    fd1e:	69fb      	ldr	r3, [r7, #28]
    fd20:	2b00      	cmp	r3, #0
    fd22:	d00e      	beq.n	fd42 <xQueueSemaphoreTake+0x232>
					{
						taskENTER_CRITICAL();
    fd24:	f004 fa38 	bl	14198 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    fd28:	69b8      	ldr	r0, [r7, #24]
    fd2a:	f000 faa1 	bl	10270 <prvGetDisinheritPriorityAfterTimeout>
    fd2e:	4603      	mov	r3, r0
    fd30:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
    fd32:	69bb      	ldr	r3, [r7, #24]
    fd34:	689b      	ldr	r3, [r3, #8]
    fd36:	4618      	mov	r0, r3
    fd38:	6a79      	ldr	r1, [r7, #36]	; 0x24
    fd3a:	f002 fcc3 	bl	126c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    fd3e:	f004 fa63 	bl	14208 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fd42:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fd46:	4618      	mov	r0, r3
    fd48:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fd4c:	46bd      	mov	sp, r7
    fd4e:	bd80      	pop	{r7, pc}

0000fd50 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fd50:	b580      	push	{r7, lr}
    fd52:	b08e      	sub	sp, #56	; 0x38
    fd54:	af00      	add	r7, sp, #0
    fd56:	60f8      	str	r0, [r7, #12]
    fd58:	60b9      	str	r1, [r7, #8]
    fd5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fd5c:	f04f 0300 	mov.w	r3, #0
    fd60:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    fd62:	68fb      	ldr	r3, [r7, #12]
    fd64:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fd66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd68:	2b00      	cmp	r3, #0
    fd6a:	d109      	bne.n	fd80 <xQueuePeek+0x30>
    fd6c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd70:	f383 8811 	msr	BASEPRI, r3
    fd74:	f3bf 8f6f 	isb	sy
    fd78:	f3bf 8f4f 	dsb	sy
    fd7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    fd7e:	e7fe      	b.n	fd7e <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fd80:	68bb      	ldr	r3, [r7, #8]
    fd82:	2b00      	cmp	r3, #0
    fd84:	d103      	bne.n	fd8e <xQueuePeek+0x3e>
    fd86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fd88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fd8a:	2b00      	cmp	r3, #0
    fd8c:	d102      	bne.n	fd94 <xQueuePeek+0x44>
    fd8e:	f04f 0301 	mov.w	r3, #1
    fd92:	e001      	b.n	fd98 <xQueuePeek+0x48>
    fd94:	f04f 0300 	mov.w	r3, #0
    fd98:	2b00      	cmp	r3, #0
    fd9a:	d109      	bne.n	fdb0 <xQueuePeek+0x60>
    fd9c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fda0:	f383 8811 	msr	BASEPRI, r3
    fda4:	f3bf 8f6f 	isb	sy
    fda8:	f3bf 8f4f 	dsb	sy
    fdac:	633b      	str	r3, [r7, #48]	; 0x30
    fdae:	e7fe      	b.n	fdae <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fdb0:	f002 fb08 	bl	123c4 <xTaskGetSchedulerState>
    fdb4:	4603      	mov	r3, r0
    fdb6:	2b00      	cmp	r3, #0
    fdb8:	d102      	bne.n	fdc0 <xQueuePeek+0x70>
    fdba:	687b      	ldr	r3, [r7, #4]
    fdbc:	2b00      	cmp	r3, #0
    fdbe:	d102      	bne.n	fdc6 <xQueuePeek+0x76>
    fdc0:	f04f 0301 	mov.w	r3, #1
    fdc4:	e001      	b.n	fdca <xQueuePeek+0x7a>
    fdc6:	f04f 0300 	mov.w	r3, #0
    fdca:	2b00      	cmp	r3, #0
    fdcc:	d10c      	bne.n	fde8 <xQueuePeek+0x98>
    fdce:	f04f 0328 	mov.w	r3, #40	; 0x28
    fdd2:	f383 8811 	msr	BASEPRI, r3
    fdd6:	f3bf 8f6f 	isb	sy
    fdda:	f3bf 8f4f 	dsb	sy
    fdde:	637b      	str	r3, [r7, #52]	; 0x34
    fde0:	e7fe      	b.n	fde0 <xQueuePeek+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fde2:	bf00      	nop
    fde4:	e000      	b.n	fde8 <xQueuePeek+0x98>
    fde6:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fde8:	f004 f9d6 	bl	14198 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fdec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fdee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fdf0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fdf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    fdf4:	2b00      	cmp	r3, #0
    fdf6:	d026      	beq.n	fe46 <xQueuePeek+0xf6>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
    fdf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fdfa:	68db      	ldr	r3, [r3, #12]
    fdfc:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fdfe:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fe00:	68b9      	ldr	r1, [r7, #8]
    fe02:	f000 fac7 	bl	10394 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
    fe06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe08:	6a3a      	ldr	r2, [r7, #32]
    fe0a:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fe0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    fe10:	2b00      	cmp	r3, #0
    fe12:	d013      	beq.n	fe3c <xQueuePeek+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    fe14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe16:	f103 0324 	add.w	r3, r3, #36	; 0x24
    fe1a:	4618      	mov	r0, r3
    fe1c:	f001 ff2c 	bl	11c78 <xTaskRemoveFromEventList>
    fe20:	4603      	mov	r3, r0
    fe22:	2b00      	cmp	r3, #0
    fe24:	d00a      	beq.n	fe3c <xQueuePeek+0xec>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
    fe26:	f64e 5304 	movw	r3, #60676	; 0xed04
    fe2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fe2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fe32:	601a      	str	r2, [r3, #0]
    fe34:	f3bf 8f4f 	dsb	sy
    fe38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fe3c:	f004 f9e4 	bl	14208 <vPortExitCritical>
				return pdPASS;
    fe40:	f04f 0301 	mov.w	r3, #1
    fe44:	e076      	b.n	ff34 <xQueuePeek+0x1e4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fe46:	687b      	ldr	r3, [r7, #4]
    fe48:	2b00      	cmp	r3, #0
    fe4a:	d104      	bne.n	fe56 <xQueuePeek+0x106>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fe4c:	f004 f9dc 	bl	14208 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fe50:	f04f 0300 	mov.w	r3, #0
    fe54:	e06e      	b.n	ff34 <xQueuePeek+0x1e4>
				}
				else if( xEntryTimeSet == pdFALSE )
    fe56:	69fb      	ldr	r3, [r7, #28]
    fe58:	2b00      	cmp	r3, #0
    fe5a:	d107      	bne.n	fe6c <xQueuePeek+0x11c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fe5c:	f107 0314 	add.w	r3, r7, #20
    fe60:	4618      	mov	r0, r3
    fe62:	f002 f819 	bl	11e98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fe66:	f04f 0301 	mov.w	r3, #1
    fe6a:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fe6c:	f004 f9cc 	bl	14208 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fe70:	f001 fab0 	bl	113d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fe74:	f004 f990 	bl	14198 <vPortEnterCritical>
    fe78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fe7e:	b2db      	uxtb	r3, r3
    fe80:	b25b      	sxtb	r3, r3
    fe82:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe86:	d104      	bne.n	fe92 <xQueuePeek+0x142>
    fe88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe8a:	f04f 0200 	mov.w	r2, #0
    fe8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fe92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fe94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fe98:	b2db      	uxtb	r3, r3
    fe9a:	b25b      	sxtb	r3, r3
    fe9c:	f1b3 3fff 	cmp.w	r3, #4294967295
    fea0:	d104      	bne.n	feac <xQueuePeek+0x15c>
    fea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fea4:	f04f 0200 	mov.w	r2, #0
    fea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    feac:	f004 f9ac 	bl	14208 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    feb0:	f107 0214 	add.w	r2, r7, #20
    feb4:	f107 0304 	add.w	r3, r7, #4
    feb8:	4610      	mov	r0, r2
    feba:	4619      	mov	r1, r3
    febc:	f002 f804 	bl	11ec8 <xTaskCheckForTimeOut>
    fec0:	4603      	mov	r3, r0
    fec2:	2b00      	cmp	r3, #0
    fec4:	d128      	bne.n	ff18 <xQueuePeek+0x1c8>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fec6:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fec8:	f000 fae2 	bl	10490 <prvIsQueueEmpty>
    fecc:	4603      	mov	r3, r0
    fece:	2b00      	cmp	r3, #0
    fed0:	d01c      	beq.n	ff0c <xQueuePeek+0x1bc>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    fed4:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fed8:	687b      	ldr	r3, [r7, #4]
    feda:	4610      	mov	r0, r2
    fedc:	4619      	mov	r1, r3
    fede:	f001 fe37 	bl	11b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fee2:	6a78      	ldr	r0, [r7, #36]	; 0x24
    fee4:	f000 fa7e 	bl	103e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fee8:	f001 fa86 	bl	113f8 <xTaskResumeAll>
    feec:	4603      	mov	r3, r0
    feee:	2b00      	cmp	r3, #0
    fef0:	f47f af77 	bne.w	fde2 <xQueuePeek+0x92>
				{
					portYIELD_WITHIN_API();
    fef4:	f64e 5304 	movw	r3, #60676	; 0xed04
    fef8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fefc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    ff00:	601a      	str	r2, [r3, #0]
    ff02:	f3bf 8f4f 	dsb	sy
    ff06:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ff0a:	e76d      	b.n	fde8 <xQueuePeek+0x98>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
    ff0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ff0e:	f000 fa69 	bl	103e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    ff12:	f001 fa71 	bl	113f8 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ff16:	e767      	b.n	fde8 <xQueuePeek+0x98>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
    ff18:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ff1a:	f000 fa63 	bl	103e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    ff1e:	f001 fa6b 	bl	113f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    ff22:	6a78      	ldr	r0, [r7, #36]	; 0x24
    ff24:	f000 fab4 	bl	10490 <prvIsQueueEmpty>
    ff28:	4603      	mov	r3, r0
    ff2a:	2b00      	cmp	r3, #0
    ff2c:	f43f af5b 	beq.w	fde6 <xQueuePeek+0x96>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    ff30:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    ff34:	4618      	mov	r0, r3
    ff36:	f107 0738 	add.w	r7, r7, #56	; 0x38
    ff3a:	46bd      	mov	sp, r7
    ff3c:	bd80      	pop	{r7, pc}
    ff3e:	bf00      	nop

0000ff40 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    ff40:	b580      	push	{r7, lr}
    ff42:	b08e      	sub	sp, #56	; 0x38
    ff44:	af00      	add	r7, sp, #0
    ff46:	60f8      	str	r0, [r7, #12]
    ff48:	60b9      	str	r1, [r7, #8]
    ff4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    ff4c:	68fb      	ldr	r3, [r7, #12]
    ff4e:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    ff50:	69bb      	ldr	r3, [r7, #24]
    ff52:	2b00      	cmp	r3, #0
    ff54:	d109      	bne.n	ff6a <xQueueReceiveFromISR+0x2a>
    ff56:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff5a:	f383 8811 	msr	BASEPRI, r3
    ff5e:	f3bf 8f6f 	isb	sy
    ff62:	f3bf 8f4f 	dsb	sy
    ff66:	627b      	str	r3, [r7, #36]	; 0x24
    ff68:	e7fe      	b.n	ff68 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    ff6a:	68bb      	ldr	r3, [r7, #8]
    ff6c:	2b00      	cmp	r3, #0
    ff6e:	d103      	bne.n	ff78 <xQueueReceiveFromISR+0x38>
    ff70:	69bb      	ldr	r3, [r7, #24]
    ff72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ff74:	2b00      	cmp	r3, #0
    ff76:	d102      	bne.n	ff7e <xQueueReceiveFromISR+0x3e>
    ff78:	f04f 0301 	mov.w	r3, #1
    ff7c:	e001      	b.n	ff82 <xQueueReceiveFromISR+0x42>
    ff7e:	f04f 0300 	mov.w	r3, #0
    ff82:	2b00      	cmp	r3, #0
    ff84:	d109      	bne.n	ff9a <xQueueReceiveFromISR+0x5a>
    ff86:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff8a:	f383 8811 	msr	BASEPRI, r3
    ff8e:	f3bf 8f6f 	isb	sy
    ff92:	f3bf 8f4f 	dsb	sy
    ff96:	62bb      	str	r3, [r7, #40]	; 0x28
    ff98:	e7fe      	b.n	ff98 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    ff9a:	f004 f9e1 	bl	14360 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    ff9e:	f3ef 8211 	mrs	r2, BASEPRI
    ffa2:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffa6:	f383 8811 	msr	BASEPRI, r3
    ffaa:	f3bf 8f6f 	isb	sy
    ffae:	f3bf 8f4f 	dsb	sy
    ffb2:	633a      	str	r2, [r7, #48]	; 0x30
    ffb4:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    ffb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    ffb8:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    ffba:	69bb      	ldr	r3, [r7, #24]
    ffbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ffbe:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    ffc0:	69fb      	ldr	r3, [r7, #28]
    ffc2:	2b00      	cmp	r3, #0
    ffc4:	d03a      	beq.n	1003c <RAM_SIZE+0x3c>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
    ffc6:	69bb      	ldr	r3, [r7, #24]
    ffc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    ffcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    ffd0:	69b8      	ldr	r0, [r7, #24]
    ffd2:	68b9      	ldr	r1, [r7, #8]
    ffd4:	f000 f9de 	bl	10394 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    ffd8:	69fb      	ldr	r3, [r7, #28]
    ffda:	f103 32ff 	add.w	r2, r3, #4294967295
    ffde:	69bb      	ldr	r3, [r7, #24]
    ffe0:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
    ffe2:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
    ffe6:	f1b3 3fff 	cmp.w	r3, #4294967295
    ffea:	d114      	bne.n	10016 <RAM_SIZE+0x16>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    ffec:	69bb      	ldr	r3, [r7, #24]
    ffee:	691b      	ldr	r3, [r3, #16]
    fff0:	2b00      	cmp	r3, #0
    fff2:	d01a      	beq.n	1002a <RAM_SIZE+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fff4:	69bb      	ldr	r3, [r7, #24]
    fff6:	f103 0310 	add.w	r3, r3, #16
    fffa:	4618      	mov	r0, r3
    fffc:	f001 fe3c 	bl	11c78 <xTaskRemoveFromEventList>
   10000:	4603      	mov	r3, r0
   10002:	2b00      	cmp	r3, #0
   10004:	d013      	beq.n	1002e <RAM_SIZE+0x2e>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   10006:	687b      	ldr	r3, [r7, #4]
   10008:	2b00      	cmp	r3, #0
   1000a:	d012      	beq.n	10032 <RAM_SIZE+0x32>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   1000c:	687b      	ldr	r3, [r7, #4]
   1000e:	f04f 0201 	mov.w	r2, #1
   10012:	601a      	str	r2, [r3, #0]
   10014:	e00e      	b.n	10034 <RAM_SIZE+0x34>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
   10016:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   1001a:	f103 0301 	add.w	r3, r3, #1
   1001e:	b2db      	uxtb	r3, r3
   10020:	461a      	mov	r2, r3
   10022:	69bb      	ldr	r3, [r7, #24]
   10024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10028:	e004      	b.n	10034 <RAM_SIZE+0x34>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   1002a:	bf00      	nop
   1002c:	e002      	b.n	10034 <RAM_SIZE+0x34>
   1002e:	bf00      	nop
   10030:	e000      	b.n	10034 <RAM_SIZE+0x34>
   10032:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
   10034:	f04f 0301 	mov.w	r3, #1
   10038:	613b      	str	r3, [r7, #16]
   1003a:	e002      	b.n	10042 <RAM_SIZE+0x42>
		}
		else
		{
			xReturn = pdFAIL;
   1003c:	f04f 0300 	mov.w	r3, #0
   10040:	613b      	str	r3, [r7, #16]
   10042:	697b      	ldr	r3, [r7, #20]
   10044:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   10048:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   1004c:	693b      	ldr	r3, [r7, #16]
}
   1004e:	4618      	mov	r0, r3
   10050:	f107 0738 	add.w	r7, r7, #56	; 0x38
   10054:	46bd      	mov	sp, r7
   10056:	bd80      	pop	{r7, pc}

00010058 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
   10058:	b580      	push	{r7, lr}
   1005a:	b08c      	sub	sp, #48	; 0x30
   1005c:	af00      	add	r7, sp, #0
   1005e:	6078      	str	r0, [r7, #4]
   10060:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   10062:	687b      	ldr	r3, [r7, #4]
   10064:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
   10066:	697b      	ldr	r3, [r7, #20]
   10068:	2b00      	cmp	r3, #0
   1006a:	d109      	bne.n	10080 <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1006c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10070:	f383 8811 	msr	BASEPRI, r3
   10074:	f3bf 8f6f 	isb	sy
   10078:	f3bf 8f4f 	dsb	sy
   1007c:	61bb      	str	r3, [r7, #24]
   1007e:	e7fe      	b.n	1007e <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10080:	683b      	ldr	r3, [r7, #0]
   10082:	2b00      	cmp	r3, #0
   10084:	d103      	bne.n	1008e <xQueuePeekFromISR+0x36>
   10086:	697b      	ldr	r3, [r7, #20]
   10088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1008a:	2b00      	cmp	r3, #0
   1008c:	d102      	bne.n	10094 <xQueuePeekFromISR+0x3c>
   1008e:	f04f 0301 	mov.w	r3, #1
   10092:	e001      	b.n	10098 <xQueuePeekFromISR+0x40>
   10094:	f04f 0300 	mov.w	r3, #0
   10098:	2b00      	cmp	r3, #0
   1009a:	d109      	bne.n	100b0 <xQueuePeekFromISR+0x58>
   1009c:	f04f 0328 	mov.w	r3, #40	; 0x28
   100a0:	f383 8811 	msr	BASEPRI, r3
   100a4:	f3bf 8f6f 	isb	sy
   100a8:	f3bf 8f4f 	dsb	sy
   100ac:	61fb      	str	r3, [r7, #28]
   100ae:	e7fe      	b.n	100ae <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
   100b0:	697b      	ldr	r3, [r7, #20]
   100b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   100b4:	2b00      	cmp	r3, #0
   100b6:	d109      	bne.n	100cc <xQueuePeekFromISR+0x74>
   100b8:	f04f 0328 	mov.w	r3, #40	; 0x28
   100bc:	f383 8811 	msr	BASEPRI, r3
   100c0:	f3bf 8f6f 	isb	sy
   100c4:	f3bf 8f4f 	dsb	sy
   100c8:	623b      	str	r3, [r7, #32]
   100ca:	e7fe      	b.n	100ca <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   100cc:	f004 f948 	bl	14360 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   100d0:	f3ef 8211 	mrs	r2, BASEPRI
   100d4:	f04f 0328 	mov.w	r3, #40	; 0x28
   100d8:	f383 8811 	msr	BASEPRI, r3
   100dc:	f3bf 8f6f 	isb	sy
   100e0:	f3bf 8f4f 	dsb	sy
   100e4:	62ba      	str	r2, [r7, #40]	; 0x28
   100e6:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   100e8:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   100ea:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   100ec:	697b      	ldr	r3, [r7, #20]
   100ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   100f0:	2b00      	cmp	r3, #0
   100f2:	d00d      	beq.n	10110 <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   100f4:	697b      	ldr	r3, [r7, #20]
   100f6:	68db      	ldr	r3, [r3, #12]
   100f8:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
   100fa:	6978      	ldr	r0, [r7, #20]
   100fc:	6839      	ldr	r1, [r7, #0]
   100fe:	f000 f949 	bl	10394 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   10102:	697b      	ldr	r3, [r7, #20]
   10104:	693a      	ldr	r2, [r7, #16]
   10106:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
   10108:	f04f 0301 	mov.w	r3, #1
   1010c:	60bb      	str	r3, [r7, #8]
   1010e:	e002      	b.n	10116 <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
   10110:	f04f 0300 	mov.w	r3, #0
   10114:	60bb      	str	r3, [r7, #8]
   10116:	68fb      	ldr	r3, [r7, #12]
   10118:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1011a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   1011c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   10120:	68bb      	ldr	r3, [r7, #8]
}
   10122:	4618      	mov	r0, r3
   10124:	f107 0730 	add.w	r7, r7, #48	; 0x30
   10128:	46bd      	mov	sp, r7
   1012a:	bd80      	pop	{r7, pc}

0001012c <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
   1012c:	b580      	push	{r7, lr}
   1012e:	b084      	sub	sp, #16
   10130:	af00      	add	r7, sp, #0
   10132:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
   10134:	687b      	ldr	r3, [r7, #4]
   10136:	2b00      	cmp	r3, #0
   10138:	d109      	bne.n	1014e <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1013a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1013e:	f383 8811 	msr	BASEPRI, r3
   10142:	f3bf 8f6f 	isb	sy
   10146:	f3bf 8f4f 	dsb	sy
   1014a:	60fb      	str	r3, [r7, #12]
   1014c:	e7fe      	b.n	1014c <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
   1014e:	f004 f823 	bl	14198 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
   10152:	687b      	ldr	r3, [r7, #4]
   10154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10156:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
   10158:	f004 f856 	bl	14208 <vPortExitCritical>

	return uxReturn;
   1015c:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1015e:	4618      	mov	r0, r3
   10160:	f107 0710 	add.w	r7, r7, #16
   10164:	46bd      	mov	sp, r7
   10166:	bd80      	pop	{r7, pc}

00010168 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
   10168:	b580      	push	{r7, lr}
   1016a:	b086      	sub	sp, #24
   1016c:	af00      	add	r7, sp, #0
   1016e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   10170:	687b      	ldr	r3, [r7, #4]
   10172:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10174:	693b      	ldr	r3, [r7, #16]
   10176:	2b00      	cmp	r3, #0
   10178:	d109      	bne.n	1018e <uxQueueSpacesAvailable+0x26>
   1017a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1017e:	f383 8811 	msr	BASEPRI, r3
   10182:	f3bf 8f6f 	isb	sy
   10186:	f3bf 8f4f 	dsb	sy
   1018a:	617b      	str	r3, [r7, #20]
   1018c:	e7fe      	b.n	1018c <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
   1018e:	f004 f803 	bl	14198 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   10192:	693b      	ldr	r3, [r7, #16]
   10194:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   10196:	693b      	ldr	r3, [r7, #16]
   10198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1019a:	ebc3 0302 	rsb	r3, r3, r2
   1019e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   101a0:	f004 f832 	bl	14208 <vPortExitCritical>

	return uxReturn;
   101a4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   101a6:	4618      	mov	r0, r3
   101a8:	f107 0718 	add.w	r7, r7, #24
   101ac:	46bd      	mov	sp, r7
   101ae:	bd80      	pop	{r7, pc}

000101b0 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   101b0:	b480      	push	{r7}
   101b2:	b087      	sub	sp, #28
   101b4:	af00      	add	r7, sp, #0
   101b6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   101b8:	687b      	ldr	r3, [r7, #4]
   101ba:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   101bc:	693b      	ldr	r3, [r7, #16]
   101be:	2b00      	cmp	r3, #0
   101c0:	d109      	bne.n	101d6 <uxQueueMessagesWaitingFromISR+0x26>
   101c2:	f04f 0328 	mov.w	r3, #40	; 0x28
   101c6:	f383 8811 	msr	BASEPRI, r3
   101ca:	f3bf 8f6f 	isb	sy
   101ce:	f3bf 8f4f 	dsb	sy
   101d2:	617b      	str	r3, [r7, #20]
   101d4:	e7fe      	b.n	101d4 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   101d6:	693b      	ldr	r3, [r7, #16]
   101d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   101da:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   101dc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   101de:	4618      	mov	r0, r3
   101e0:	f107 071c 	add.w	r7, r7, #28
   101e4:	46bd      	mov	sp, r7
   101e6:	bc80      	pop	{r7}
   101e8:	4770      	bx	lr
   101ea:	bf00      	nop

000101ec <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   101ec:	b580      	push	{r7, lr}
   101ee:	b084      	sub	sp, #16
   101f0:	af00      	add	r7, sp, #0
   101f2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   101f4:	687b      	ldr	r3, [r7, #4]
   101f6:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   101f8:	68bb      	ldr	r3, [r7, #8]
   101fa:	2b00      	cmp	r3, #0
   101fc:	d109      	bne.n	10212 <vQueueDelete+0x26>
   101fe:	f04f 0328 	mov.w	r3, #40	; 0x28
   10202:	f383 8811 	msr	BASEPRI, r3
   10206:	f3bf 8f6f 	isb	sy
   1020a:	f3bf 8f4f 	dsb	sy
   1020e:	60fb      	str	r3, [r7, #12]
   10210:	e7fe      	b.n	10210 <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   10212:	68b8      	ldr	r0, [r7, #8]
   10214:	f003 fdf8 	bl	13e08 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   10218:	f107 0710 	add.w	r7, r7, #16
   1021c:	46bd      	mov	sp, r7
   1021e:	bd80      	pop	{r7, pc}

00010220 <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   10220:	b480      	push	{r7}
   10222:	b083      	sub	sp, #12
   10224:	af00      	add	r7, sp, #0
   10226:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   10228:	687b      	ldr	r3, [r7, #4]
   1022a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   1022c:	4618      	mov	r0, r3
   1022e:	f107 070c 	add.w	r7, r7, #12
   10232:	46bd      	mov	sp, r7
   10234:	bc80      	pop	{r7}
   10236:	4770      	bx	lr

00010238 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   10238:	b480      	push	{r7}
   1023a:	b083      	sub	sp, #12
   1023c:	af00      	add	r7, sp, #0
   1023e:	6078      	str	r0, [r7, #4]
   10240:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   10242:	687b      	ldr	r3, [r7, #4]
   10244:	683a      	ldr	r2, [r7, #0]
   10246:	649a      	str	r2, [r3, #72]	; 0x48
	}
   10248:	f107 070c 	add.w	r7, r7, #12
   1024c:	46bd      	mov	sp, r7
   1024e:	bc80      	pop	{r7}
   10250:	4770      	bx	lr
   10252:	bf00      	nop

00010254 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   10254:	b480      	push	{r7}
   10256:	b083      	sub	sp, #12
   10258:	af00      	add	r7, sp, #0
   1025a:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   1025c:	687b      	ldr	r3, [r7, #4]
   1025e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   10262:	4618      	mov	r0, r3
   10264:	f107 070c 	add.w	r7, r7, #12
   10268:	46bd      	mov	sp, r7
   1026a:	bc80      	pop	{r7}
   1026c:	4770      	bx	lr
   1026e:	bf00      	nop

00010270 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   10270:	b480      	push	{r7}
   10272:	b085      	sub	sp, #20
   10274:	af00      	add	r7, sp, #0
   10276:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   10278:	687b      	ldr	r3, [r7, #4]
   1027a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1027c:	2b00      	cmp	r3, #0
   1027e:	d006      	beq.n	1028e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   10280:	687b      	ldr	r3, [r7, #4]
   10282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   10284:	681b      	ldr	r3, [r3, #0]
   10286:	f1c3 0305 	rsb	r3, r3, #5
   1028a:	60fb      	str	r3, [r7, #12]
   1028c:	e002      	b.n	10294 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   1028e:	f04f 0300 	mov.w	r3, #0
   10292:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   10294:	68fb      	ldr	r3, [r7, #12]
	}
   10296:	4618      	mov	r0, r3
   10298:	f107 0714 	add.w	r7, r7, #20
   1029c:	46bd      	mov	sp, r7
   1029e:	bc80      	pop	{r7}
   102a0:	4770      	bx	lr
   102a2:	bf00      	nop

000102a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   102a4:	b580      	push	{r7, lr}
   102a6:	b086      	sub	sp, #24
   102a8:	af00      	add	r7, sp, #0
   102aa:	60f8      	str	r0, [r7, #12]
   102ac:	60b9      	str	r1, [r7, #8]
   102ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   102b0:	f04f 0300 	mov.w	r3, #0
   102b4:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   102b6:	68fb      	ldr	r3, [r7, #12]
   102b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   102ba:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   102bc:	68fb      	ldr	r3, [r7, #12]
   102be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   102c0:	2b00      	cmp	r3, #0
   102c2:	d10f      	bne.n	102e4 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   102c4:	68fb      	ldr	r3, [r7, #12]
   102c6:	681b      	ldr	r3, [r3, #0]
   102c8:	2b00      	cmp	r3, #0
   102ca:	d155      	bne.n	10378 <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   102cc:	68fb      	ldr	r3, [r7, #12]
   102ce:	689b      	ldr	r3, [r3, #8]
   102d0:	4618      	mov	r0, r3
   102d2:	f002 f951 	bl	12578 <xTaskPriorityDisinherit>
   102d6:	4603      	mov	r3, r0
   102d8:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   102da:	68fb      	ldr	r3, [r7, #12]
   102dc:	f04f 0200 	mov.w	r2, #0
   102e0:	609a      	str	r2, [r3, #8]
   102e2:	e04c      	b.n	1037e <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   102e4:	687b      	ldr	r3, [r7, #4]
   102e6:	2b00      	cmp	r3, #0
   102e8:	d11a      	bne.n	10320 <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   102ea:	68fb      	ldr	r3, [r7, #12]
   102ec:	685a      	ldr	r2, [r3, #4]
   102ee:	68fb      	ldr	r3, [r7, #12]
   102f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   102f2:	4610      	mov	r0, r2
   102f4:	68b9      	ldr	r1, [r7, #8]
   102f6:	461a      	mov	r2, r3
   102f8:	f004 f904 	bl	14504 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   102fc:	68fb      	ldr	r3, [r7, #12]
   102fe:	685a      	ldr	r2, [r3, #4]
   10300:	68fb      	ldr	r3, [r7, #12]
   10302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10304:	441a      	add	r2, r3
   10306:	68fb      	ldr	r3, [r7, #12]
   10308:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   1030a:	68fb      	ldr	r3, [r7, #12]
   1030c:	685a      	ldr	r2, [r3, #4]
   1030e:	68fb      	ldr	r3, [r7, #12]
   10310:	689b      	ldr	r3, [r3, #8]
   10312:	429a      	cmp	r2, r3
   10314:	d332      	bcc.n	1037c <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10316:	68fb      	ldr	r3, [r7, #12]
   10318:	681a      	ldr	r2, [r3, #0]
   1031a:	68fb      	ldr	r3, [r7, #12]
   1031c:	605a      	str	r2, [r3, #4]
   1031e:	e02e      	b.n	1037e <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   10320:	68fb      	ldr	r3, [r7, #12]
   10322:	68da      	ldr	r2, [r3, #12]
   10324:	68fb      	ldr	r3, [r7, #12]
   10326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10328:	4610      	mov	r0, r2
   1032a:	68b9      	ldr	r1, [r7, #8]
   1032c:	461a      	mov	r2, r3
   1032e:	f004 f8e9 	bl	14504 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   10332:	68fb      	ldr	r3, [r7, #12]
   10334:	68da      	ldr	r2, [r3, #12]
   10336:	68fb      	ldr	r3, [r7, #12]
   10338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1033a:	f1c3 0300 	rsb	r3, r3, #0
   1033e:	441a      	add	r2, r3
   10340:	68fb      	ldr	r3, [r7, #12]
   10342:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10344:	68fb      	ldr	r3, [r7, #12]
   10346:	68da      	ldr	r2, [r3, #12]
   10348:	68fb      	ldr	r3, [r7, #12]
   1034a:	681b      	ldr	r3, [r3, #0]
   1034c:	429a      	cmp	r2, r3
   1034e:	d208      	bcs.n	10362 <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   10350:	68fb      	ldr	r3, [r7, #12]
   10352:	689a      	ldr	r2, [r3, #8]
   10354:	68fb      	ldr	r3, [r7, #12]
   10356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10358:	f1c3 0300 	rsb	r3, r3, #0
   1035c:	441a      	add	r2, r3
   1035e:	68fb      	ldr	r3, [r7, #12]
   10360:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   10362:	687b      	ldr	r3, [r7, #4]
   10364:	2b02      	cmp	r3, #2
   10366:	d10a      	bne.n	1037e <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10368:	697b      	ldr	r3, [r7, #20]
   1036a:	2b00      	cmp	r3, #0
   1036c:	d007      	beq.n	1037e <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   1036e:	697b      	ldr	r3, [r7, #20]
   10370:	f103 33ff 	add.w	r3, r3, #4294967295
   10374:	617b      	str	r3, [r7, #20]
   10376:	e002      	b.n	1037e <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   10378:	bf00      	nop
   1037a:	e000      	b.n	1037e <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   1037c:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   1037e:	697b      	ldr	r3, [r7, #20]
   10380:	f103 0201 	add.w	r2, r3, #1
   10384:	68fb      	ldr	r3, [r7, #12]
   10386:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   10388:	693b      	ldr	r3, [r7, #16]
}
   1038a:	4618      	mov	r0, r3
   1038c:	f107 0718 	add.w	r7, r7, #24
   10390:	46bd      	mov	sp, r7
   10392:	bd80      	pop	{r7, pc}

00010394 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   10394:	b580      	push	{r7, lr}
   10396:	b082      	sub	sp, #8
   10398:	af00      	add	r7, sp, #0
   1039a:	6078      	str	r0, [r7, #4]
   1039c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   1039e:	687b      	ldr	r3, [r7, #4]
   103a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103a2:	2b00      	cmp	r3, #0
   103a4:	d019      	beq.n	103da <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   103a6:	687b      	ldr	r3, [r7, #4]
   103a8:	68da      	ldr	r2, [r3, #12]
   103aa:	687b      	ldr	r3, [r7, #4]
   103ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103ae:	441a      	add	r2, r3
   103b0:	687b      	ldr	r3, [r7, #4]
   103b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   103b4:	687b      	ldr	r3, [r7, #4]
   103b6:	68da      	ldr	r2, [r3, #12]
   103b8:	687b      	ldr	r3, [r7, #4]
   103ba:	689b      	ldr	r3, [r3, #8]
   103bc:	429a      	cmp	r2, r3
   103be:	d303      	bcc.n	103c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   103c0:	687b      	ldr	r3, [r7, #4]
   103c2:	681a      	ldr	r2, [r3, #0]
   103c4:	687b      	ldr	r3, [r7, #4]
   103c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   103c8:	687b      	ldr	r3, [r7, #4]
   103ca:	68da      	ldr	r2, [r3, #12]
   103cc:	687b      	ldr	r3, [r7, #4]
   103ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   103d0:	6838      	ldr	r0, [r7, #0]
   103d2:	4611      	mov	r1, r2
   103d4:	461a      	mov	r2, r3
   103d6:	f004 f895 	bl	14504 <memcpy>
	}
}
   103da:	f107 0708 	add.w	r7, r7, #8
   103de:	46bd      	mov	sp, r7
   103e0:	bd80      	pop	{r7, pc}
   103e2:	bf00      	nop

000103e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   103e4:	b580      	push	{r7, lr}
   103e6:	b084      	sub	sp, #16
   103e8:	af00      	add	r7, sp, #0
   103ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   103ec:	f003 fed4 	bl	14198 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   103f0:	687b      	ldr	r3, [r7, #4]
   103f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   103f6:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   103f8:	e012      	b.n	10420 <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   103fa:	687b      	ldr	r3, [r7, #4]
   103fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   103fe:	2b00      	cmp	r3, #0
   10400:	d013      	beq.n	1042a <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   10402:	687b      	ldr	r3, [r7, #4]
   10404:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10408:	4618      	mov	r0, r3
   1040a:	f001 fc35 	bl	11c78 <xTaskRemoveFromEventList>
   1040e:	4603      	mov	r3, r0
   10410:	2b00      	cmp	r3, #0
   10412:	d001      	beq.n	10418 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   10414:	f001 fdc2 	bl	11f9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   10418:	7bbb      	ldrb	r3, [r7, #14]
   1041a:	f103 33ff 	add.w	r3, r3, #4294967295
   1041e:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   10420:	f997 300e 	ldrsb.w	r3, [r7, #14]
   10424:	2b00      	cmp	r3, #0
   10426:	dce8      	bgt.n	103fa <prvUnlockQueue+0x16>
   10428:	e000      	b.n	1042c <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   1042a:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   1042c:	687b      	ldr	r3, [r7, #4]
   1042e:	f04f 32ff 	mov.w	r2, #4294967295
   10432:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   10436:	f003 fee7 	bl	14208 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   1043a:	f003 fead 	bl	14198 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   1043e:	687b      	ldr	r3, [r7, #4]
   10440:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10444:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   10446:	e012      	b.n	1046e <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   10448:	687b      	ldr	r3, [r7, #4]
   1044a:	691b      	ldr	r3, [r3, #16]
   1044c:	2b00      	cmp	r3, #0
   1044e:	d013      	beq.n	10478 <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   10450:	687b      	ldr	r3, [r7, #4]
   10452:	f103 0310 	add.w	r3, r3, #16
   10456:	4618      	mov	r0, r3
   10458:	f001 fc0e 	bl	11c78 <xTaskRemoveFromEventList>
   1045c:	4603      	mov	r3, r0
   1045e:	2b00      	cmp	r3, #0
   10460:	d001      	beq.n	10466 <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   10462:	f001 fd9b 	bl	11f9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   10466:	7bfb      	ldrb	r3, [r7, #15]
   10468:	f103 33ff 	add.w	r3, r3, #4294967295
   1046c:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   1046e:	f997 300f 	ldrsb.w	r3, [r7, #15]
   10472:	2b00      	cmp	r3, #0
   10474:	dce8      	bgt.n	10448 <prvUnlockQueue+0x64>
   10476:	e000      	b.n	1047a <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   10478:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   1047a:	687b      	ldr	r3, [r7, #4]
   1047c:	f04f 32ff 	mov.w	r2, #4294967295
   10480:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   10484:	f003 fec0 	bl	14208 <vPortExitCritical>
}
   10488:	f107 0710 	add.w	r7, r7, #16
   1048c:	46bd      	mov	sp, r7
   1048e:	bd80      	pop	{r7, pc}

00010490 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   10490:	b580      	push	{r7, lr}
   10492:	b084      	sub	sp, #16
   10494:	af00      	add	r7, sp, #0
   10496:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10498:	f003 fe7e 	bl	14198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   1049c:	687b      	ldr	r3, [r7, #4]
   1049e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   104a0:	2b00      	cmp	r3, #0
   104a2:	d103      	bne.n	104ac <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   104a4:	f04f 0301 	mov.w	r3, #1
   104a8:	60fb      	str	r3, [r7, #12]
   104aa:	e002      	b.n	104b2 <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   104ac:	f04f 0300 	mov.w	r3, #0
   104b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   104b2:	f003 fea9 	bl	14208 <vPortExitCritical>

	return xReturn;
   104b6:	68fb      	ldr	r3, [r7, #12]
}
   104b8:	4618      	mov	r0, r3
   104ba:	f107 0710 	add.w	r7, r7, #16
   104be:	46bd      	mov	sp, r7
   104c0:	bd80      	pop	{r7, pc}
   104c2:	bf00      	nop

000104c4 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   104c4:	b480      	push	{r7}
   104c6:	b087      	sub	sp, #28
   104c8:	af00      	add	r7, sp, #0
   104ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   104cc:	687b      	ldr	r3, [r7, #4]
   104ce:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   104d0:	693b      	ldr	r3, [r7, #16]
   104d2:	2b00      	cmp	r3, #0
   104d4:	d109      	bne.n	104ea <xQueueIsQueueEmptyFromISR+0x26>
   104d6:	f04f 0328 	mov.w	r3, #40	; 0x28
   104da:	f383 8811 	msr	BASEPRI, r3
   104de:	f3bf 8f6f 	isb	sy
   104e2:	f3bf 8f4f 	dsb	sy
   104e6:	617b      	str	r3, [r7, #20]
   104e8:	e7fe      	b.n	104e8 <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   104ea:	693b      	ldr	r3, [r7, #16]
   104ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   104ee:	2b00      	cmp	r3, #0
   104f0:	d103      	bne.n	104fa <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   104f2:	f04f 0301 	mov.w	r3, #1
   104f6:	60fb      	str	r3, [r7, #12]
   104f8:	e002      	b.n	10500 <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   104fa:	f04f 0300 	mov.w	r3, #0
   104fe:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   10500:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   10502:	4618      	mov	r0, r3
   10504:	f107 071c 	add.w	r7, r7, #28
   10508:	46bd      	mov	sp, r7
   1050a:	bc80      	pop	{r7}
   1050c:	4770      	bx	lr
   1050e:	bf00      	nop

00010510 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   10510:	b580      	push	{r7, lr}
   10512:	b084      	sub	sp, #16
   10514:	af00      	add	r7, sp, #0
   10516:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10518:	f003 fe3e 	bl	14198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   1051c:	687b      	ldr	r3, [r7, #4]
   1051e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10520:	687b      	ldr	r3, [r7, #4]
   10522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10524:	429a      	cmp	r2, r3
   10526:	d103      	bne.n	10530 <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   10528:	f04f 0301 	mov.w	r3, #1
   1052c:	60fb      	str	r3, [r7, #12]
   1052e:	e002      	b.n	10536 <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   10530:	f04f 0300 	mov.w	r3, #0
   10534:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   10536:	f003 fe67 	bl	14208 <vPortExitCritical>

	return xReturn;
   1053a:	68fb      	ldr	r3, [r7, #12]
}
   1053c:	4618      	mov	r0, r3
   1053e:	f107 0710 	add.w	r7, r7, #16
   10542:	46bd      	mov	sp, r7
   10544:	bd80      	pop	{r7, pc}
   10546:	bf00      	nop

00010548 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   10548:	b480      	push	{r7}
   1054a:	b087      	sub	sp, #28
   1054c:	af00      	add	r7, sp, #0
   1054e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   10550:	687b      	ldr	r3, [r7, #4]
   10552:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10554:	693b      	ldr	r3, [r7, #16]
   10556:	2b00      	cmp	r3, #0
   10558:	d109      	bne.n	1056e <xQueueIsQueueFullFromISR+0x26>
   1055a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1055e:	f383 8811 	msr	BASEPRI, r3
   10562:	f3bf 8f6f 	isb	sy
   10566:	f3bf 8f4f 	dsb	sy
   1056a:	617b      	str	r3, [r7, #20]
   1056c:	e7fe      	b.n	1056c <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   1056e:	693b      	ldr	r3, [r7, #16]
   10570:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10572:	693b      	ldr	r3, [r7, #16]
   10574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10576:	429a      	cmp	r2, r3
   10578:	d103      	bne.n	10582 <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   1057a:	f04f 0301 	mov.w	r3, #1
   1057e:	60fb      	str	r3, [r7, #12]
   10580:	e002      	b.n	10588 <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   10582:	f04f 0300 	mov.w	r3, #0
   10586:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   10588:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   1058a:	4618      	mov	r0, r3
   1058c:	f107 071c 	add.w	r7, r7, #28
   10590:	46bd      	mov	sp, r7
   10592:	bc80      	pop	{r7}
   10594:	4770      	bx	lr
   10596:	bf00      	nop

00010598 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   10598:	b580      	push	{r7, lr}
   1059a:	b086      	sub	sp, #24
   1059c:	af00      	add	r7, sp, #0
   1059e:	60f8      	str	r0, [r7, #12]
   105a0:	60b9      	str	r1, [r7, #8]
   105a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   105a4:	68fb      	ldr	r3, [r7, #12]
   105a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   105a8:	f003 fdf6 	bl	14198 <vPortEnterCritical>
   105ac:	697b      	ldr	r3, [r7, #20]
   105ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   105b2:	b2db      	uxtb	r3, r3
   105b4:	b25b      	sxtb	r3, r3
   105b6:	f1b3 3fff 	cmp.w	r3, #4294967295
   105ba:	d104      	bne.n	105c6 <vQueueWaitForMessageRestricted+0x2e>
   105bc:	697b      	ldr	r3, [r7, #20]
   105be:	f04f 0200 	mov.w	r2, #0
   105c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   105c6:	697b      	ldr	r3, [r7, #20]
   105c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   105cc:	b2db      	uxtb	r3, r3
   105ce:	b25b      	sxtb	r3, r3
   105d0:	f1b3 3fff 	cmp.w	r3, #4294967295
   105d4:	d104      	bne.n	105e0 <vQueueWaitForMessageRestricted+0x48>
   105d6:	697b      	ldr	r3, [r7, #20]
   105d8:	f04f 0200 	mov.w	r2, #0
   105dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   105e0:	f003 fe12 	bl	14208 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   105e4:	697b      	ldr	r3, [r7, #20]
   105e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   105e8:	2b00      	cmp	r3, #0
   105ea:	d107      	bne.n	105fc <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   105ec:	697b      	ldr	r3, [r7, #20]
   105ee:	f103 0324 	add.w	r3, r3, #36	; 0x24
   105f2:	4618      	mov	r0, r3
   105f4:	68b9      	ldr	r1, [r7, #8]
   105f6:	687a      	ldr	r2, [r7, #4]
   105f8:	f001 fb12 	bl	11c20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   105fc:	6978      	ldr	r0, [r7, #20]
   105fe:	f7ff fef1 	bl	103e4 <prvUnlockQueue>
	}
   10602:	f107 0718 	add.w	r7, r7, #24
   10606:	46bd      	mov	sp, r7
   10608:	bd80      	pop	{r7, pc}
   1060a:	bf00      	nop

0001060c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   1060c:	b580      	push	{r7, lr}
   1060e:	b08c      	sub	sp, #48	; 0x30
   10610:	af04      	add	r7, sp, #16
   10612:	60f8      	str	r0, [r7, #12]
   10614:	60b9      	str	r1, [r7, #8]
   10616:	603b      	str	r3, [r7, #0]
   10618:	4613      	mov	r3, r2
   1061a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   1061c:	88fb      	ldrh	r3, [r7, #6]
   1061e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10622:	4618      	mov	r0, r3
   10624:	f003 fb3a 	bl	13c9c <pvPortMalloc>
   10628:	4603      	mov	r3, r0
   1062a:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   1062c:	69fb      	ldr	r3, [r7, #28]
   1062e:	2b00      	cmp	r3, #0
   10630:	d010      	beq.n	10654 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   10632:	f04f 005c 	mov.w	r0, #92	; 0x5c
   10636:	f003 fb31 	bl	13c9c <pvPortMalloc>
   1063a:	4603      	mov	r3, r0
   1063c:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   1063e:	697b      	ldr	r3, [r7, #20]
   10640:	2b00      	cmp	r3, #0
   10642:	d003      	beq.n	1064c <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   10644:	697b      	ldr	r3, [r7, #20]
   10646:	69fa      	ldr	r2, [r7, #28]
   10648:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   1064a:	e006      	b.n	1065a <xTaskCreate+0x4e>
   1064c:	69f8      	ldr	r0, [r7, #28]
   1064e:	f003 fbdb 	bl	13e08 <vPortFree>
   10652:	e002      	b.n	1065a <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   10654:	f04f 0300 	mov.w	r3, #0
   10658:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   1065a:	697b      	ldr	r3, [r7, #20]
   1065c:	2b00      	cmp	r3, #0
   1065e:	d016      	beq.n	1068e <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   10660:	88fb      	ldrh	r3, [r7, #6]
   10662:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10664:	9200      	str	r2, [sp, #0]
   10666:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10668:	9201      	str	r2, [sp, #4]
   1066a:	697a      	ldr	r2, [r7, #20]
   1066c:	9202      	str	r2, [sp, #8]
   1066e:	f04f 0200 	mov.w	r2, #0
   10672:	9203      	str	r2, [sp, #12]
   10674:	68f8      	ldr	r0, [r7, #12]
   10676:	68b9      	ldr	r1, [r7, #8]
   10678:	461a      	mov	r2, r3
   1067a:	683b      	ldr	r3, [r7, #0]
   1067c:	f000 f810 	bl	106a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   10680:	6978      	ldr	r0, [r7, #20]
   10682:	f000 f8b1 	bl	107e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   10686:	f04f 0301 	mov.w	r3, #1
   1068a:	61bb      	str	r3, [r7, #24]
   1068c:	e002      	b.n	10694 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   1068e:	f04f 33ff 	mov.w	r3, #4294967295
   10692:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   10694:	69bb      	ldr	r3, [r7, #24]
	}
   10696:	4618      	mov	r0, r3
   10698:	f107 0720 	add.w	r7, r7, #32
   1069c:	46bd      	mov	sp, r7
   1069e:	bd80      	pop	{r7, pc}

000106a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   106a0:	b580      	push	{r7, lr}
   106a2:	b088      	sub	sp, #32
   106a4:	af00      	add	r7, sp, #0
   106a6:	60f8      	str	r0, [r7, #12]
   106a8:	60b9      	str	r1, [r7, #8]
   106aa:	607a      	str	r2, [r7, #4]
   106ac:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   106ae:	68bb      	ldr	r3, [r7, #8]
   106b0:	2b00      	cmp	r3, #0
   106b2:	d109      	bne.n	106c8 <prvInitialiseNewTask+0x28>
   106b4:	f04f 0328 	mov.w	r3, #40	; 0x28
   106b8:	f383 8811 	msr	BASEPRI, r3
   106bc:	f3bf 8f6f 	isb	sy
   106c0:	f3bf 8f4f 	dsb	sy
   106c4:	61bb      	str	r3, [r7, #24]
   106c6:	e7fe      	b.n	106c6 <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   106c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   106cc:	687b      	ldr	r3, [r7, #4]
   106ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   106d2:	4610      	mov	r0, r2
   106d4:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   106d8:	461a      	mov	r2, r3
   106da:	f003 ffdb 	bl	14694 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   106de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   106e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   106e2:	687b      	ldr	r3, [r7, #4]
   106e4:	f103 33ff 	add.w	r3, r3, #4294967295
   106e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   106ec:	4413      	add	r3, r2
   106ee:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   106f0:	693b      	ldr	r3, [r7, #16]
   106f2:	f023 0307 	bic.w	r3, r3, #7
   106f6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   106f8:	693b      	ldr	r3, [r7, #16]
   106fa:	f003 0307 	and.w	r3, r3, #7
   106fe:	2b00      	cmp	r3, #0
   10700:	d009      	beq.n	10716 <prvInitialiseNewTask+0x76>
   10702:	f04f 0328 	mov.w	r3, #40	; 0x28
   10706:	f383 8811 	msr	BASEPRI, r3
   1070a:	f3bf 8f6f 	isb	sy
   1070e:	f3bf 8f4f 	dsb	sy
   10712:	61fb      	str	r3, [r7, #28]
   10714:	e7fe      	b.n	10714 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10716:	f04f 0300 	mov.w	r3, #0
   1071a:	617b      	str	r3, [r7, #20]
   1071c:	e012      	b.n	10744 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   1071e:	6979      	ldr	r1, [r7, #20]
   10720:	68ba      	ldr	r2, [r7, #8]
   10722:	697b      	ldr	r3, [r7, #20]
   10724:	4413      	add	r3, r2
   10726:	781a      	ldrb	r2, [r3, #0]
   10728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1072a:	440b      	add	r3, r1
   1072c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   10730:	68ba      	ldr	r2, [r7, #8]
   10732:	697b      	ldr	r3, [r7, #20]
   10734:	4413      	add	r3, r2
   10736:	781b      	ldrb	r3, [r3, #0]
   10738:	2b00      	cmp	r3, #0
   1073a:	d007      	beq.n	1074c <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   1073c:	697b      	ldr	r3, [r7, #20]
   1073e:	f103 0301 	add.w	r3, r3, #1
   10742:	617b      	str	r3, [r7, #20]
   10744:	697b      	ldr	r3, [r7, #20]
   10746:	2b09      	cmp	r3, #9
   10748:	d9e9      	bls.n	1071e <prvInitialiseNewTask+0x7e>
   1074a:	e000      	b.n	1074e <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   1074c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   1074e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10750:	f04f 0200 	mov.w	r2, #0
   10754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10758:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1075a:	2b04      	cmp	r3, #4
   1075c:	d902      	bls.n	10764 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   1075e:	f04f 0304 	mov.w	r3, #4
   10762:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   10764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10766:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10768:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   1076a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1076c:	6aba      	ldr	r2, [r7, #40]	; 0x28
   1076e:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   10770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10772:	f04f 0200 	mov.w	r2, #0
   10776:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   10778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1077a:	f103 0304 	add.w	r3, r3, #4
   1077e:	4618      	mov	r0, r3
   10780:	f7fe fc5e 	bl	f040 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   10784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10786:	f103 0318 	add.w	r3, r3, #24
   1078a:	4618      	mov	r0, r3
   1078c:	f7fe fc58 	bl	f040 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   10790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10792:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10794:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10796:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10798:	f1c3 0205 	rsb	r2, r3, #5
   1079c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1079e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   107a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   107a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   107a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107a8:	f04f 0200 	mov.w	r2, #0
   107ac:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   107ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107b0:	f04f 0200 	mov.w	r2, #0
   107b4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   107b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107b8:	f04f 0200 	mov.w	r2, #0
   107bc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   107c0:	6938      	ldr	r0, [r7, #16]
   107c2:	68f9      	ldr	r1, [r7, #12]
   107c4:	683a      	ldr	r2, [r7, #0]
   107c6:	f003 fbab 	bl	13f20 <pxPortInitialiseStack>
   107ca:	4603      	mov	r3, r0
   107cc:	461a      	mov	r2, r3
   107ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   107d0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   107d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   107d4:	2b00      	cmp	r3, #0
   107d6:	d002      	beq.n	107de <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   107d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   107da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   107dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   107de:	f107 0720 	add.w	r7, r7, #32
   107e2:	46bd      	mov	sp, r7
   107e4:	bd80      	pop	{r7, pc}
   107e6:	bf00      	nop

000107e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   107e8:	b580      	push	{r7, lr}
   107ea:	b082      	sub	sp, #8
   107ec:	af00      	add	r7, sp, #0
   107ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   107f0:	f003 fcd2 	bl	14198 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   107f4:	f243 03d4 	movw	r3, #12500	; 0x30d4
   107f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   107fc:	681b      	ldr	r3, [r3, #0]
   107fe:	f103 0201 	add.w	r2, r3, #1
   10802:	f243 03d4 	movw	r3, #12500	; 0x30d4
   10806:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1080a:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   1080c:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10810:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10814:	681b      	ldr	r3, [r3, #0]
   10816:	2b00      	cmp	r3, #0
   10818:	d10f      	bne.n	1083a <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   1081a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1081e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10822:	687a      	ldr	r2, [r7, #4]
   10824:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   10826:	f243 03d4 	movw	r3, #12500	; 0x30d4
   1082a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1082e:	681b      	ldr	r3, [r3, #0]
   10830:	2b01      	cmp	r3, #1
   10832:	d11a      	bne.n	1086a <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10834:	f001 fc04 	bl	12040 <prvInitialiseTaskLists>
   10838:	e018      	b.n	1086c <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   1083a:	f243 03e0 	movw	r3, #12512	; 0x30e0
   1083e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10842:	681b      	ldr	r3, [r3, #0]
   10844:	2b00      	cmp	r3, #0
   10846:	d111      	bne.n	1086c <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   10848:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1084c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10850:	681b      	ldr	r3, [r3, #0]
   10852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10854:	687b      	ldr	r3, [r7, #4]
   10856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10858:	429a      	cmp	r2, r3
   1085a:	d807      	bhi.n	1086c <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   1085c:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10860:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10864:	687a      	ldr	r2, [r7, #4]
   10866:	601a      	str	r2, [r3, #0]
   10868:	e000      	b.n	1086c <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   1086a:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   1086c:	f243 03f0 	movw	r3, #12528	; 0x30f0
   10870:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10874:	681b      	ldr	r3, [r3, #0]
   10876:	f103 0201 	add.w	r2, r3, #1
   1087a:	f243 03f0 	movw	r3, #12528	; 0x30f0
   1087e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10882:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10884:	f243 03f0 	movw	r3, #12528	; 0x30f0
   10888:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1088c:	681a      	ldr	r2, [r3, #0]
   1088e:	687b      	ldr	r3, [r7, #4]
   10890:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   10892:	687b      	ldr	r3, [r7, #4]
   10894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10896:	f04f 0201 	mov.w	r2, #1
   1089a:	fa02 f203 	lsl.w	r2, r2, r3
   1089e:	f243 03dc 	movw	r3, #12508	; 0x30dc
   108a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108a6:	681b      	ldr	r3, [r3, #0]
   108a8:	ea42 0203 	orr.w	r2, r2, r3
   108ac:	f243 03dc 	movw	r3, #12508	; 0x30dc
   108b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108b4:	601a      	str	r2, [r3, #0]
   108b6:	687b      	ldr	r3, [r7, #4]
   108b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   108ba:	4613      	mov	r3, r2
   108bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108c0:	4413      	add	r3, r2
   108c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108c6:	461a      	mov	r2, r3
   108c8:	f243 0300 	movw	r3, #12288	; 0x3000
   108cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108d0:	441a      	add	r2, r3
   108d2:	687b      	ldr	r3, [r7, #4]
   108d4:	f103 0304 	add.w	r3, r3, #4
   108d8:	4610      	mov	r0, r2
   108da:	4619      	mov	r1, r3
   108dc:	f7fe fbbe 	bl	f05c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   108e0:	f003 fc92 	bl	14208 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   108e4:	f243 03e0 	movw	r3, #12512	; 0x30e0
   108e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108ec:	681b      	ldr	r3, [r3, #0]
   108ee:	2b00      	cmp	r3, #0
   108f0:	d014      	beq.n	1091c <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   108f2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   108f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   108fa:	681b      	ldr	r3, [r3, #0]
   108fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   108fe:	687b      	ldr	r3, [r7, #4]
   10900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10902:	429a      	cmp	r2, r3
   10904:	d20a      	bcs.n	1091c <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   10906:	f64e 5304 	movw	r3, #60676	; 0xed04
   1090a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1090e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10912:	601a      	str	r2, [r3, #0]
   10914:	f3bf 8f4f 	dsb	sy
   10918:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   1091c:	f107 0708 	add.w	r7, r7, #8
   10920:	46bd      	mov	sp, r7
   10922:	bd80      	pop	{r7, pc}

00010924 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   10924:	b580      	push	{r7, lr}
   10926:	b084      	sub	sp, #16
   10928:	af00      	add	r7, sp, #0
   1092a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   1092c:	f003 fc34 	bl	14198 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   10930:	687b      	ldr	r3, [r7, #4]
   10932:	2b00      	cmp	r3, #0
   10934:	d105      	bne.n	10942 <vTaskDelete+0x1e>
   10936:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1093a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1093e:	681b      	ldr	r3, [r3, #0]
   10940:	e000      	b.n	10944 <vTaskDelete+0x20>
   10942:	687b      	ldr	r3, [r7, #4]
   10944:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10946:	68bb      	ldr	r3, [r7, #8]
   10948:	f103 0304 	add.w	r3, r3, #4
   1094c:	4618      	mov	r0, r3
   1094e:	f7fe fbe3 	bl	f118 <uxListRemove>
   10952:	4603      	mov	r3, r0
   10954:	2b00      	cmp	r3, #0
   10956:	d124      	bne.n	109a2 <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10958:	68bb      	ldr	r3, [r7, #8]
   1095a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1095c:	4613      	mov	r3, r2
   1095e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10962:	4413      	add	r3, r2
   10964:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10968:	461a      	mov	r2, r3
   1096a:	f243 0300 	movw	r3, #12288	; 0x3000
   1096e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10972:	4413      	add	r3, r2
   10974:	681b      	ldr	r3, [r3, #0]
   10976:	2b00      	cmp	r3, #0
   10978:	d113      	bne.n	109a2 <vTaskDelete+0x7e>
   1097a:	68bb      	ldr	r3, [r7, #8]
   1097c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1097e:	f04f 0201 	mov.w	r2, #1
   10982:	fa02 f303 	lsl.w	r3, r2, r3
   10986:	ea6f 0203 	mvn.w	r2, r3
   1098a:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1098e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10992:	681b      	ldr	r3, [r3, #0]
   10994:	ea02 0203 	and.w	r2, r2, r3
   10998:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1099c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109a0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   109a2:	68bb      	ldr	r3, [r7, #8]
   109a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   109a6:	2b00      	cmp	r3, #0
   109a8:	d005      	beq.n	109b6 <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   109aa:	68bb      	ldr	r3, [r7, #8]
   109ac:	f103 0318 	add.w	r3, r3, #24
   109b0:	4618      	mov	r0, r3
   109b2:	f7fe fbb1 	bl	f118 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   109b6:	f243 03f0 	movw	r3, #12528	; 0x30f0
   109ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109be:	681b      	ldr	r3, [r3, #0]
   109c0:	f103 0201 	add.w	r2, r3, #1
   109c4:	f243 03f0 	movw	r3, #12528	; 0x30f0
   109c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109cc:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   109ce:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   109d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109d6:	681b      	ldr	r3, [r3, #0]
   109d8:	68ba      	ldr	r2, [r7, #8]
   109da:	429a      	cmp	r2, r3
   109dc:	d116      	bne.n	10a0c <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   109de:	68bb      	ldr	r3, [r7, #8]
   109e0:	f103 0304 	add.w	r3, r3, #4
   109e4:	f243 00a8 	movw	r0, #12456	; 0x30a8
   109e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   109ec:	4619      	mov	r1, r3
   109ee:	f7fe fb35 	bl	f05c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   109f2:	f243 03bc 	movw	r3, #12476	; 0x30bc
   109f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   109fa:	681b      	ldr	r3, [r3, #0]
   109fc:	f103 0201 	add.w	r2, r3, #1
   10a00:	f243 03bc 	movw	r3, #12476	; 0x30bc
   10a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a08:	601a      	str	r2, [r3, #0]
   10a0a:	e010      	b.n	10a2e <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10a0c:	f243 03d4 	movw	r3, #12500	; 0x30d4
   10a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a14:	681b      	ldr	r3, [r3, #0]
   10a16:	f103 32ff 	add.w	r2, r3, #4294967295
   10a1a:	f243 03d4 	movw	r3, #12500	; 0x30d4
   10a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a22:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10a24:	68b8      	ldr	r0, [r7, #8]
   10a26:	f001 fc85 	bl	12334 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   10a2a:	f001 fc93 	bl	12354 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   10a2e:	f003 fbeb 	bl	14208 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   10a32:	f243 03e0 	movw	r3, #12512	; 0x30e0
   10a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a3a:	681b      	ldr	r3, [r3, #0]
   10a3c:	2b00      	cmp	r3, #0
   10a3e:	d023      	beq.n	10a88 <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   10a40:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a48:	681b      	ldr	r3, [r3, #0]
   10a4a:	68ba      	ldr	r2, [r7, #8]
   10a4c:	429a      	cmp	r2, r3
   10a4e:	d11b      	bne.n	10a88 <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   10a50:	f243 03fc 	movw	r3, #12540	; 0x30fc
   10a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a58:	681b      	ldr	r3, [r3, #0]
   10a5a:	2b00      	cmp	r3, #0
   10a5c:	d009      	beq.n	10a72 <vTaskDelete+0x14e>
   10a5e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10a62:	f383 8811 	msr	BASEPRI, r3
   10a66:	f3bf 8f6f 	isb	sy
   10a6a:	f3bf 8f4f 	dsb	sy
   10a6e:	60fb      	str	r3, [r7, #12]
   10a70:	e7fe      	b.n	10a70 <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   10a72:	f64e 5304 	movw	r3, #60676	; 0xed04
   10a76:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10a7e:	601a      	str	r2, [r3, #0]
   10a80:	f3bf 8f4f 	dsb	sy
   10a84:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10a88:	f107 0710 	add.w	r7, r7, #16
   10a8c:	46bd      	mov	sp, r7
   10a8e:	bd80      	pop	{r7, pc}

00010a90 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   10a90:	b580      	push	{r7, lr}
   10a92:	b08a      	sub	sp, #40	; 0x28
   10a94:	af00      	add	r7, sp, #0
   10a96:	6078      	str	r0, [r7, #4]
   10a98:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10a9a:	f04f 0300 	mov.w	r3, #0
   10a9e:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   10aa0:	687b      	ldr	r3, [r7, #4]
   10aa2:	2b00      	cmp	r3, #0
   10aa4:	d109      	bne.n	10aba <vTaskDelayUntil+0x2a>
   10aa6:	f04f 0328 	mov.w	r3, #40	; 0x28
   10aaa:	f383 8811 	msr	BASEPRI, r3
   10aae:	f3bf 8f6f 	isb	sy
   10ab2:	f3bf 8f4f 	dsb	sy
   10ab6:	61fb      	str	r3, [r7, #28]
   10ab8:	e7fe      	b.n	10ab8 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10aba:	683b      	ldr	r3, [r7, #0]
   10abc:	2b00      	cmp	r3, #0
   10abe:	d109      	bne.n	10ad4 <vTaskDelayUntil+0x44>
   10ac0:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ac4:	f383 8811 	msr	BASEPRI, r3
   10ac8:	f3bf 8f6f 	isb	sy
   10acc:	f3bf 8f4f 	dsb	sy
   10ad0:	623b      	str	r3, [r7, #32]
   10ad2:	e7fe      	b.n	10ad2 <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10ad4:	f243 03fc 	movw	r3, #12540	; 0x30fc
   10ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10adc:	681b      	ldr	r3, [r3, #0]
   10ade:	2b00      	cmp	r3, #0
   10ae0:	d009      	beq.n	10af6 <vTaskDelayUntil+0x66>
   10ae2:	f04f 0328 	mov.w	r3, #40	; 0x28
   10ae6:	f383 8811 	msr	BASEPRI, r3
   10aea:	f3bf 8f6f 	isb	sy
   10aee:	f3bf 8f4f 	dsb	sy
   10af2:	627b      	str	r3, [r7, #36]	; 0x24
   10af4:	e7fe      	b.n	10af4 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10af6:	f000 fc6d 	bl	113d4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10afa:	f243 03d8 	movw	r3, #12504	; 0x30d8
   10afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b02:	681b      	ldr	r3, [r3, #0]
   10b04:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10b06:	687b      	ldr	r3, [r7, #4]
   10b08:	681a      	ldr	r2, [r3, #0]
   10b0a:	683b      	ldr	r3, [r7, #0]
   10b0c:	4413      	add	r3, r2
   10b0e:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   10b10:	687b      	ldr	r3, [r7, #4]
   10b12:	681a      	ldr	r2, [r3, #0]
   10b14:	69bb      	ldr	r3, [r7, #24]
   10b16:	429a      	cmp	r2, r3
   10b18:	d90c      	bls.n	10b34 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10b1a:	687b      	ldr	r3, [r7, #4]
   10b1c:	681a      	ldr	r2, [r3, #0]
   10b1e:	68fb      	ldr	r3, [r7, #12]
   10b20:	429a      	cmp	r2, r3
   10b22:	d914      	bls.n	10b4e <vTaskDelayUntil+0xbe>
   10b24:	68fa      	ldr	r2, [r7, #12]
   10b26:	69bb      	ldr	r3, [r7, #24]
   10b28:	429a      	cmp	r2, r3
   10b2a:	d912      	bls.n	10b52 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10b2c:	f04f 0301 	mov.w	r3, #1
   10b30:	617b      	str	r3, [r7, #20]
   10b32:	e00f      	b.n	10b54 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10b34:	687b      	ldr	r3, [r7, #4]
   10b36:	681a      	ldr	r2, [r3, #0]
   10b38:	68fb      	ldr	r3, [r7, #12]
   10b3a:	429a      	cmp	r2, r3
   10b3c:	d803      	bhi.n	10b46 <vTaskDelayUntil+0xb6>
   10b3e:	68fa      	ldr	r2, [r7, #12]
   10b40:	69bb      	ldr	r3, [r7, #24]
   10b42:	429a      	cmp	r2, r3
   10b44:	d906      	bls.n	10b54 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10b46:	f04f 0301 	mov.w	r3, #1
   10b4a:	617b      	str	r3, [r7, #20]
   10b4c:	e002      	b.n	10b54 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   10b4e:	bf00      	nop
   10b50:	e000      	b.n	10b54 <vTaskDelayUntil+0xc4>
   10b52:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10b54:	687b      	ldr	r3, [r7, #4]
   10b56:	68fa      	ldr	r2, [r7, #12]
   10b58:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10b5a:	697b      	ldr	r3, [r7, #20]
   10b5c:	2b00      	cmp	r3, #0
   10b5e:	d008      	beq.n	10b72 <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   10b60:	68fa      	ldr	r2, [r7, #12]
   10b62:	69bb      	ldr	r3, [r7, #24]
   10b64:	ebc3 0302 	rsb	r3, r3, r2
   10b68:	4618      	mov	r0, r3
   10b6a:	f04f 0100 	mov.w	r1, #0
   10b6e:	f002 fb7b 	bl	13268 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   10b72:	f000 fc41 	bl	113f8 <xTaskResumeAll>
   10b76:	4603      	mov	r3, r0
   10b78:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10b7a:	693b      	ldr	r3, [r7, #16]
   10b7c:	2b00      	cmp	r3, #0
   10b7e:	d10a      	bne.n	10b96 <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   10b80:	f64e 5304 	movw	r3, #60676	; 0xed04
   10b84:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10b88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10b8c:	601a      	str	r2, [r3, #0]
   10b8e:	f3bf 8f4f 	dsb	sy
   10b92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10b96:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10b9a:	46bd      	mov	sp, r7
   10b9c:	bd80      	pop	{r7, pc}
   10b9e:	bf00      	nop

00010ba0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10ba0:	b580      	push	{r7, lr}
   10ba2:	b084      	sub	sp, #16
   10ba4:	af00      	add	r7, sp, #0
   10ba6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10ba8:	f04f 0300 	mov.w	r3, #0
   10bac:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10bae:	687b      	ldr	r3, [r7, #4]
   10bb0:	2b00      	cmp	r3, #0
   10bb2:	d01b      	beq.n	10bec <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10bb4:	f243 03fc 	movw	r3, #12540	; 0x30fc
   10bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bbc:	681b      	ldr	r3, [r3, #0]
   10bbe:	2b00      	cmp	r3, #0
   10bc0:	d009      	beq.n	10bd6 <vTaskDelay+0x36>
   10bc2:	f04f 0328 	mov.w	r3, #40	; 0x28
   10bc6:	f383 8811 	msr	BASEPRI, r3
   10bca:	f3bf 8f6f 	isb	sy
   10bce:	f3bf 8f4f 	dsb	sy
   10bd2:	60fb      	str	r3, [r7, #12]
   10bd4:	e7fe      	b.n	10bd4 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10bd6:	f000 fbfd 	bl	113d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10bda:	6878      	ldr	r0, [r7, #4]
   10bdc:	f04f 0100 	mov.w	r1, #0
   10be0:	f002 fb42 	bl	13268 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10be4:	f000 fc08 	bl	113f8 <xTaskResumeAll>
   10be8:	4603      	mov	r3, r0
   10bea:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10bec:	68bb      	ldr	r3, [r7, #8]
   10bee:	2b00      	cmp	r3, #0
   10bf0:	d10a      	bne.n	10c08 <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10bf2:	f64e 5304 	movw	r3, #60676	; 0xed04
   10bf6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10bfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10bfe:	601a      	str	r2, [r3, #0]
   10c00:	f3bf 8f4f 	dsb	sy
   10c04:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10c08:	f107 0710 	add.w	r7, r7, #16
   10c0c:	46bd      	mov	sp, r7
   10c0e:	bd80      	pop	{r7, pc}

00010c10 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10c10:	b580      	push	{r7, lr}
   10c12:	b088      	sub	sp, #32
   10c14:	af00      	add	r7, sp, #0
   10c16:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10c18:	687b      	ldr	r3, [r7, #4]
   10c1a:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10c1c:	69bb      	ldr	r3, [r7, #24]
   10c1e:	2b00      	cmp	r3, #0
   10c20:	d109      	bne.n	10c36 <eTaskGetState+0x26>
   10c22:	f04f 0328 	mov.w	r3, #40	; 0x28
   10c26:	f383 8811 	msr	BASEPRI, r3
   10c2a:	f3bf 8f6f 	isb	sy
   10c2e:	f3bf 8f4f 	dsb	sy
   10c32:	61fb      	str	r3, [r7, #28]
   10c34:	e7fe      	b.n	10c34 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10c36:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c3e:	681b      	ldr	r3, [r3, #0]
   10c40:	69ba      	ldr	r2, [r7, #24]
   10c42:	429a      	cmp	r2, r3
   10c44:	d103      	bne.n	10c4e <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10c46:	f04f 0300 	mov.w	r3, #0
   10c4a:	72fb      	strb	r3, [r7, #11]
   10c4c:	e04c      	b.n	10ce8 <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10c4e:	f003 faa3 	bl	14198 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10c52:	69bb      	ldr	r3, [r7, #24]
   10c54:	695b      	ldr	r3, [r3, #20]
   10c56:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10c58:	f243 038c 	movw	r3, #12428	; 0x308c
   10c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c60:	681b      	ldr	r3, [r3, #0]
   10c62:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   10c64:	f243 0390 	movw	r3, #12432	; 0x3090
   10c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c6c:	681b      	ldr	r3, [r3, #0]
   10c6e:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   10c70:	f003 faca 	bl	14208 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10c74:	68fa      	ldr	r2, [r7, #12]
   10c76:	693b      	ldr	r3, [r7, #16]
   10c78:	429a      	cmp	r2, r3
   10c7a:	d003      	beq.n	10c84 <eTaskGetState+0x74>
   10c7c:	68fa      	ldr	r2, [r7, #12]
   10c7e:	697b      	ldr	r3, [r7, #20]
   10c80:	429a      	cmp	r2, r3
   10c82:	d103      	bne.n	10c8c <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   10c84:	f04f 0302 	mov.w	r3, #2
   10c88:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10c8a:	e02d      	b.n	10ce8 <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   10c8c:	68fa      	ldr	r2, [r7, #12]
   10c8e:	f243 03c0 	movw	r3, #12480	; 0x30c0
   10c92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c96:	429a      	cmp	r2, r3
   10c98:	d115      	bne.n	10cc6 <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   10c9a:	69bb      	ldr	r3, [r7, #24]
   10c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10c9e:	2b00      	cmp	r3, #0
   10ca0:	d10d      	bne.n	10cbe <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10ca2:	69bb      	ldr	r3, [r7, #24]
   10ca4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10ca8:	b2db      	uxtb	r3, r3
   10caa:	2b01      	cmp	r3, #1
   10cac:	d103      	bne.n	10cb6 <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   10cae:	f04f 0302 	mov.w	r3, #2
   10cb2:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10cb4:	e018      	b.n	10ce8 <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   10cb6:	f04f 0303 	mov.w	r3, #3
   10cba:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10cbc:	e014      	b.n	10ce8 <eTaskGetState+0xd8>
   10cbe:	f04f 0302 	mov.w	r3, #2
   10cc2:	72fb      	strb	r3, [r7, #11]
   10cc4:	e010      	b.n	10ce8 <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10cc6:	68fa      	ldr	r2, [r7, #12]
   10cc8:	f243 03a8 	movw	r3, #12456	; 0x30a8
   10ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10cd0:	429a      	cmp	r2, r3
   10cd2:	d002      	beq.n	10cda <eTaskGetState+0xca>
   10cd4:	68fb      	ldr	r3, [r7, #12]
   10cd6:	2b00      	cmp	r3, #0
   10cd8:	d103      	bne.n	10ce2 <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   10cda:	f04f 0304 	mov.w	r3, #4
   10cde:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10ce0:	e002      	b.n	10ce8 <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   10ce2:	f04f 0301 	mov.w	r3, #1
   10ce6:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   10ce8:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10cea:	4618      	mov	r0, r3
   10cec:	f107 0720 	add.w	r7, r7, #32
   10cf0:	46bd      	mov	sp, r7
   10cf2:	bd80      	pop	{r7, pc}

00010cf4 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   10cf4:	b580      	push	{r7, lr}
   10cf6:	b084      	sub	sp, #16
   10cf8:	af00      	add	r7, sp, #0
   10cfa:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   10cfc:	f003 fa4c 	bl	14198 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10d00:	687b      	ldr	r3, [r7, #4]
   10d02:	2b00      	cmp	r3, #0
   10d04:	d105      	bne.n	10d12 <uxTaskPriorityGet+0x1e>
   10d06:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d0e:	681b      	ldr	r3, [r3, #0]
   10d10:	e000      	b.n	10d14 <uxTaskPriorityGet+0x20>
   10d12:	687b      	ldr	r3, [r7, #4]
   10d14:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10d16:	68bb      	ldr	r3, [r7, #8]
   10d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d1a:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   10d1c:	f003 fa74 	bl	14208 <vPortExitCritical>

		return uxReturn;
   10d20:	68fb      	ldr	r3, [r7, #12]
	}
   10d22:	4618      	mov	r0, r3
   10d24:	f107 0710 	add.w	r7, r7, #16
   10d28:	46bd      	mov	sp, r7
   10d2a:	bd80      	pop	{r7, pc}

00010d2c <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   10d2c:	b580      	push	{r7, lr}
   10d2e:	b088      	sub	sp, #32
   10d30:	af00      	add	r7, sp, #0
   10d32:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10d34:	f003 fb14 	bl	14360 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10d38:	f3ef 8211 	mrs	r2, BASEPRI
   10d3c:	f04f 0328 	mov.w	r3, #40	; 0x28
   10d40:	f383 8811 	msr	BASEPRI, r3
   10d44:	f3bf 8f6f 	isb	sy
   10d48:	f3bf 8f4f 	dsb	sy
   10d4c:	61ba      	str	r2, [r7, #24]
   10d4e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10d50:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   10d52:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10d54:	687b      	ldr	r3, [r7, #4]
   10d56:	2b00      	cmp	r3, #0
   10d58:	d105      	bne.n	10d66 <uxTaskPriorityGetFromISR+0x3a>
   10d5a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d62:	681b      	ldr	r3, [r3, #0]
   10d64:	e000      	b.n	10d68 <uxTaskPriorityGetFromISR+0x3c>
   10d66:	687b      	ldr	r3, [r7, #4]
   10d68:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10d6a:	68bb      	ldr	r3, [r7, #8]
   10d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10d6e:	60fb      	str	r3, [r7, #12]
   10d70:	693b      	ldr	r3, [r7, #16]
   10d72:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10d74:	69fb      	ldr	r3, [r7, #28]
   10d76:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   10d7a:	68fb      	ldr	r3, [r7, #12]
	}
   10d7c:	4618      	mov	r0, r3
   10d7e:	f107 0720 	add.w	r7, r7, #32
   10d82:	46bd      	mov	sp, r7
   10d84:	bd80      	pop	{r7, pc}
   10d86:	bf00      	nop

00010d88 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   10d88:	b580      	push	{r7, lr}
   10d8a:	b088      	sub	sp, #32
   10d8c:	af00      	add	r7, sp, #0
   10d8e:	6078      	str	r0, [r7, #4]
   10d90:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   10d92:	f04f 0300 	mov.w	r3, #0
   10d96:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   10d98:	683b      	ldr	r3, [r7, #0]
   10d9a:	2b04      	cmp	r3, #4
   10d9c:	d909      	bls.n	10db2 <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10d9e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10da2:	f383 8811 	msr	BASEPRI, r3
   10da6:	f3bf 8f6f 	isb	sy
   10daa:	f3bf 8f4f 	dsb	sy
   10dae:	61fb      	str	r3, [r7, #28]
   10db0:	e7fe      	b.n	10db0 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10db2:	683b      	ldr	r3, [r7, #0]
   10db4:	2b04      	cmp	r3, #4
   10db6:	d902      	bls.n	10dbe <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10db8:	f04f 0304 	mov.w	r3, #4
   10dbc:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   10dbe:	f003 f9eb 	bl	14198 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10dc2:	687b      	ldr	r3, [r7, #4]
   10dc4:	2b00      	cmp	r3, #0
   10dc6:	d105      	bne.n	10dd4 <vTaskPrioritySet+0x4c>
   10dc8:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10dd0:	681b      	ldr	r3, [r3, #0]
   10dd2:	e000      	b.n	10dd6 <vTaskPrioritySet+0x4e>
   10dd4:	687b      	ldr	r3, [r7, #4]
   10dd6:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   10dd8:	68fb      	ldr	r3, [r7, #12]
   10dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   10ddc:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   10dde:	693a      	ldr	r2, [r7, #16]
   10de0:	683b      	ldr	r3, [r7, #0]
   10de2:	429a      	cmp	r2, r3
   10de4:	f000 80a2 	beq.w	10f2c <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   10de8:	683a      	ldr	r2, [r7, #0]
   10dea:	693b      	ldr	r3, [r7, #16]
   10dec:	429a      	cmp	r2, r3
   10dee:	d914      	bls.n	10e1a <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   10df0:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10df8:	681b      	ldr	r3, [r3, #0]
   10dfa:	68fa      	ldr	r2, [r7, #12]
   10dfc:	429a      	cmp	r2, r3
   10dfe:	d018      	beq.n	10e32 <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   10e00:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e08:	681b      	ldr	r3, [r3, #0]
   10e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10e0c:	683b      	ldr	r3, [r7, #0]
   10e0e:	429a      	cmp	r2, r3
   10e10:	d811      	bhi.n	10e36 <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   10e12:	f04f 0301 	mov.w	r3, #1
   10e16:	61bb      	str	r3, [r7, #24]
   10e18:	e00e      	b.n	10e38 <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   10e1a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e22:	681b      	ldr	r3, [r3, #0]
   10e24:	68fa      	ldr	r2, [r7, #12]
   10e26:	429a      	cmp	r2, r3
   10e28:	d106      	bne.n	10e38 <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   10e2a:	f04f 0301 	mov.w	r3, #1
   10e2e:	61bb      	str	r3, [r7, #24]
   10e30:	e002      	b.n	10e38 <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   10e32:	bf00      	nop
   10e34:	e000      	b.n	10e38 <vTaskPrioritySet+0xb0>
   10e36:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   10e38:	68fb      	ldr	r3, [r7, #12]
   10e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10e3c:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   10e3e:	68fb      	ldr	r3, [r7, #12]
   10e40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   10e42:	68fb      	ldr	r3, [r7, #12]
   10e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10e46:	429a      	cmp	r2, r3
   10e48:	d102      	bne.n	10e50 <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   10e4a:	68fb      	ldr	r3, [r7, #12]
   10e4c:	683a      	ldr	r2, [r7, #0]
   10e4e:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   10e50:	68fb      	ldr	r3, [r7, #12]
   10e52:	683a      	ldr	r2, [r7, #0]
   10e54:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   10e56:	68fb      	ldr	r3, [r7, #12]
   10e58:	699b      	ldr	r3, [r3, #24]
   10e5a:	2b00      	cmp	r3, #0
   10e5c:	db04      	blt.n	10e68 <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   10e5e:	683b      	ldr	r3, [r7, #0]
   10e60:	f1c3 0205 	rsb	r2, r3, #5
   10e64:	68fb      	ldr	r3, [r7, #12]
   10e66:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   10e68:	68fb      	ldr	r3, [r7, #12]
   10e6a:	6959      	ldr	r1, [r3, #20]
   10e6c:	697a      	ldr	r2, [r7, #20]
   10e6e:	4613      	mov	r3, r2
   10e70:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e74:	4413      	add	r3, r2
   10e76:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10e7a:	461a      	mov	r2, r3
   10e7c:	f243 0300 	movw	r3, #12288	; 0x3000
   10e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e84:	4413      	add	r3, r2
   10e86:	4299      	cmp	r1, r3
   10e88:	d142      	bne.n	10f10 <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10e8a:	68fb      	ldr	r3, [r7, #12]
   10e8c:	f103 0304 	add.w	r3, r3, #4
   10e90:	4618      	mov	r0, r3
   10e92:	f7fe f941 	bl	f118 <uxListRemove>
   10e96:	4603      	mov	r3, r0
   10e98:	2b00      	cmp	r3, #0
   10e9a:	d112      	bne.n	10ec2 <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   10e9c:	697b      	ldr	r3, [r7, #20]
   10e9e:	f04f 0201 	mov.w	r2, #1
   10ea2:	fa02 f303 	lsl.w	r3, r2, r3
   10ea6:	ea6f 0203 	mvn.w	r2, r3
   10eaa:	f243 03dc 	movw	r3, #12508	; 0x30dc
   10eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10eb2:	681b      	ldr	r3, [r3, #0]
   10eb4:	ea02 0203 	and.w	r2, r2, r3
   10eb8:	f243 03dc 	movw	r3, #12508	; 0x30dc
   10ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ec0:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   10ec2:	68fb      	ldr	r3, [r7, #12]
   10ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10ec6:	f04f 0201 	mov.w	r2, #1
   10eca:	fa02 f203 	lsl.w	r2, r2, r3
   10ece:	f243 03dc 	movw	r3, #12508	; 0x30dc
   10ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ed6:	681b      	ldr	r3, [r3, #0]
   10ed8:	ea42 0203 	orr.w	r2, r2, r3
   10edc:	f243 03dc 	movw	r3, #12508	; 0x30dc
   10ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ee4:	601a      	str	r2, [r3, #0]
   10ee6:	68fb      	ldr	r3, [r7, #12]
   10ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10eea:	4613      	mov	r3, r2
   10eec:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ef0:	4413      	add	r3, r2
   10ef2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10ef6:	461a      	mov	r2, r3
   10ef8:	f243 0300 	movw	r3, #12288	; 0x3000
   10efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f00:	441a      	add	r2, r3
   10f02:	68fb      	ldr	r3, [r7, #12]
   10f04:	f103 0304 	add.w	r3, r3, #4
   10f08:	4610      	mov	r0, r2
   10f0a:	4619      	mov	r1, r3
   10f0c:	f7fe f8a6 	bl	f05c <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   10f10:	69bb      	ldr	r3, [r7, #24]
   10f12:	2b00      	cmp	r3, #0
   10f14:	d00a      	beq.n	10f2c <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   10f16:	f64e 5304 	movw	r3, #60676	; 0xed04
   10f1a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10f22:	601a      	str	r2, [r3, #0]
   10f24:	f3bf 8f4f 	dsb	sy
   10f28:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   10f2c:	f003 f96c 	bl	14208 <vPortExitCritical>
	}
   10f30:	f107 0720 	add.w	r7, r7, #32
   10f34:	46bd      	mov	sp, r7
   10f36:	bd80      	pop	{r7, pc}

00010f38 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   10f38:	b580      	push	{r7, lr}
   10f3a:	b084      	sub	sp, #16
   10f3c:	af00      	add	r7, sp, #0
   10f3e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10f40:	f003 f92a 	bl	14198 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   10f44:	687b      	ldr	r3, [r7, #4]
   10f46:	2b00      	cmp	r3, #0
   10f48:	d105      	bne.n	10f56 <vTaskSuspend+0x1e>
   10f4a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   10f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f52:	681b      	ldr	r3, [r3, #0]
   10f54:	e000      	b.n	10f58 <vTaskSuspend+0x20>
   10f56:	687b      	ldr	r3, [r7, #4]
   10f58:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10f5a:	68bb      	ldr	r3, [r7, #8]
   10f5c:	f103 0304 	add.w	r3, r3, #4
   10f60:	4618      	mov	r0, r3
   10f62:	f7fe f8d9 	bl	f118 <uxListRemove>
   10f66:	4603      	mov	r3, r0
   10f68:	2b00      	cmp	r3, #0
   10f6a:	d124      	bne.n	10fb6 <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10f6c:	68bb      	ldr	r3, [r7, #8]
   10f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10f70:	4613      	mov	r3, r2
   10f72:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f76:	4413      	add	r3, r2
   10f78:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10f7c:	461a      	mov	r2, r3
   10f7e:	f243 0300 	movw	r3, #12288	; 0x3000
   10f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f86:	4413      	add	r3, r2
   10f88:	681b      	ldr	r3, [r3, #0]
   10f8a:	2b00      	cmp	r3, #0
   10f8c:	d113      	bne.n	10fb6 <vTaskSuspend+0x7e>
   10f8e:	68bb      	ldr	r3, [r7, #8]
   10f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10f92:	f04f 0201 	mov.w	r2, #1
   10f96:	fa02 f303 	lsl.w	r3, r2, r3
   10f9a:	ea6f 0203 	mvn.w	r2, r3
   10f9e:	f243 03dc 	movw	r3, #12508	; 0x30dc
   10fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fa6:	681b      	ldr	r3, [r3, #0]
   10fa8:	ea02 0203 	and.w	r2, r2, r3
   10fac:	f243 03dc 	movw	r3, #12508	; 0x30dc
   10fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10fb4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10fb6:	68bb      	ldr	r3, [r7, #8]
   10fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10fba:	2b00      	cmp	r3, #0
   10fbc:	d005      	beq.n	10fca <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10fbe:	68bb      	ldr	r3, [r7, #8]
   10fc0:	f103 0318 	add.w	r3, r3, #24
   10fc4:	4618      	mov	r0, r3
   10fc6:	f7fe f8a7 	bl	f118 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   10fca:	68bb      	ldr	r3, [r7, #8]
   10fcc:	f103 0304 	add.w	r3, r3, #4
   10fd0:	f243 00c0 	movw	r0, #12480	; 0x30c0
   10fd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10fd8:	4619      	mov	r1, r3
   10fda:	f7fe f83f 	bl	f05c <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10fde:	68bb      	ldr	r3, [r7, #8]
   10fe0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10fe4:	b2db      	uxtb	r3, r3
   10fe6:	2b01      	cmp	r3, #1
   10fe8:	d104      	bne.n	10ff4 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   10fea:	68bb      	ldr	r3, [r7, #8]
   10fec:	f04f 0200 	mov.w	r2, #0
   10ff0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   10ff4:	f003 f908 	bl	14208 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   10ff8:	f243 03e0 	movw	r3, #12512	; 0x30e0
   10ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11000:	681b      	ldr	r3, [r3, #0]
   11002:	2b00      	cmp	r3, #0
   11004:	d005      	beq.n	11012 <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   11006:	f003 f8c7 	bl	14198 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   1100a:	f001 f9a3 	bl	12354 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   1100e:	f003 f8fb 	bl	14208 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   11012:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11016:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1101a:	681b      	ldr	r3, [r3, #0]
   1101c:	68ba      	ldr	r2, [r7, #8]
   1101e:	429a      	cmp	r2, r3
   11020:	d139      	bne.n	11096 <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   11022:	f243 03e0 	movw	r3, #12512	; 0x30e0
   11026:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1102a:	681b      	ldr	r3, [r3, #0]
   1102c:	2b00      	cmp	r3, #0
   1102e:	d01c      	beq.n	1106a <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   11030:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11034:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11038:	681b      	ldr	r3, [r3, #0]
   1103a:	2b00      	cmp	r3, #0
   1103c:	d009      	beq.n	11052 <vTaskSuspend+0x11a>
   1103e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11042:	f383 8811 	msr	BASEPRI, r3
   11046:	f3bf 8f6f 	isb	sy
   1104a:	f3bf 8f4f 	dsb	sy
   1104e:	60fb      	str	r3, [r7, #12]
   11050:	e7fe      	b.n	11050 <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   11052:	f64e 5304 	movw	r3, #60676	; 0xed04
   11056:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1105a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1105e:	601a      	str	r2, [r3, #0]
   11060:	f3bf 8f4f 	dsb	sy
   11064:	f3bf 8f6f 	isb	sy
   11068:	e015      	b.n	11096 <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   1106a:	f243 03c0 	movw	r3, #12480	; 0x30c0
   1106e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11072:	681a      	ldr	r2, [r3, #0]
   11074:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11078:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1107c:	681b      	ldr	r3, [r3, #0]
   1107e:	429a      	cmp	r2, r3
   11080:	d107      	bne.n	11092 <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   11082:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11086:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1108a:	f04f 0200 	mov.w	r2, #0
   1108e:	601a      	str	r2, [r3, #0]
   11090:	e001      	b.n	11096 <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   11092:	f000 fc89 	bl	119a8 <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11096:	f107 0710 	add.w	r7, r7, #16
   1109a:	46bd      	mov	sp, r7
   1109c:	bd80      	pop	{r7, pc}
   1109e:	bf00      	nop

000110a0 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   110a0:	b480      	push	{r7}
   110a2:	b087      	sub	sp, #28
   110a4:	af00      	add	r7, sp, #0
   110a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   110a8:	f04f 0300 	mov.w	r3, #0
   110ac:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   110ae:	687b      	ldr	r3, [r7, #4]
   110b0:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   110b2:	687b      	ldr	r3, [r7, #4]
   110b4:	2b00      	cmp	r3, #0
   110b6:	d109      	bne.n	110cc <prvTaskIsTaskSuspended+0x2c>
   110b8:	f04f 0328 	mov.w	r3, #40	; 0x28
   110bc:	f383 8811 	msr	BASEPRI, r3
   110c0:	f3bf 8f6f 	isb	sy
   110c4:	f3bf 8f4f 	dsb	sy
   110c8:	617b      	str	r3, [r7, #20]
   110ca:	e7fe      	b.n	110ca <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   110cc:	693b      	ldr	r3, [r7, #16]
   110ce:	695a      	ldr	r2, [r3, #20]
   110d0:	f243 03c0 	movw	r3, #12480	; 0x30c0
   110d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110d8:	429a      	cmp	r2, r3
   110da:	d10e      	bne.n	110fa <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   110dc:	693b      	ldr	r3, [r7, #16]
   110de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   110e0:	f243 0394 	movw	r3, #12436	; 0x3094
   110e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110e8:	429a      	cmp	r2, r3
   110ea:	d006      	beq.n	110fa <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   110ec:	693b      	ldr	r3, [r7, #16]
   110ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   110f0:	2b00      	cmp	r3, #0
   110f2:	d102      	bne.n	110fa <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   110f4:	f04f 0301 	mov.w	r3, #1
   110f8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   110fa:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   110fc:	4618      	mov	r0, r3
   110fe:	f107 071c 	add.w	r7, r7, #28
   11102:	46bd      	mov	sp, r7
   11104:	bc80      	pop	{r7}
   11106:	4770      	bx	lr

00011108 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   11108:	b580      	push	{r7, lr}
   1110a:	b084      	sub	sp, #16
   1110c:	af00      	add	r7, sp, #0
   1110e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   11110:	687b      	ldr	r3, [r7, #4]
   11112:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   11114:	687b      	ldr	r3, [r7, #4]
   11116:	2b00      	cmp	r3, #0
   11118:	d109      	bne.n	1112e <vTaskResume+0x26>
   1111a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1111e:	f383 8811 	msr	BASEPRI, r3
   11122:	f3bf 8f6f 	isb	sy
   11126:	f3bf 8f4f 	dsb	sy
   1112a:	60fb      	str	r3, [r7, #12]
   1112c:	e7fe      	b.n	1112c <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   1112e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11132:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11136:	681b      	ldr	r3, [r3, #0]
   11138:	68ba      	ldr	r2, [r7, #8]
   1113a:	429a      	cmp	r2, r3
   1113c:	d04e      	beq.n	111dc <vTaskResume+0xd4>
   1113e:	68bb      	ldr	r3, [r7, #8]
   11140:	2b00      	cmp	r3, #0
   11142:	d04b      	beq.n	111dc <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   11144:	f003 f828 	bl	14198 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   11148:	68b8      	ldr	r0, [r7, #8]
   1114a:	f7ff ffa9 	bl	110a0 <prvTaskIsTaskSuspended>
   1114e:	4603      	mov	r3, r0
   11150:	2b00      	cmp	r3, #0
   11152:	d041      	beq.n	111d8 <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   11154:	68bb      	ldr	r3, [r7, #8]
   11156:	f103 0304 	add.w	r3, r3, #4
   1115a:	4618      	mov	r0, r3
   1115c:	f7fd ffdc 	bl	f118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11160:	68bb      	ldr	r3, [r7, #8]
   11162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11164:	f04f 0201 	mov.w	r2, #1
   11168:	fa02 f203 	lsl.w	r2, r2, r3
   1116c:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11170:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11174:	681b      	ldr	r3, [r3, #0]
   11176:	ea42 0203 	orr.w	r2, r2, r3
   1117a:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1117e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11182:	601a      	str	r2, [r3, #0]
   11184:	68bb      	ldr	r3, [r7, #8]
   11186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11188:	4613      	mov	r3, r2
   1118a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1118e:	4413      	add	r3, r2
   11190:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11194:	461a      	mov	r2, r3
   11196:	f243 0300 	movw	r3, #12288	; 0x3000
   1119a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1119e:	441a      	add	r2, r3
   111a0:	68bb      	ldr	r3, [r7, #8]
   111a2:	f103 0304 	add.w	r3, r3, #4
   111a6:	4610      	mov	r0, r2
   111a8:	4619      	mov	r1, r3
   111aa:	f7fd ff57 	bl	f05c <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   111ae:	68bb      	ldr	r3, [r7, #8]
   111b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   111b2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   111b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111ba:	681b      	ldr	r3, [r3, #0]
   111bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   111be:	429a      	cmp	r2, r3
   111c0:	d30a      	bcc.n	111d8 <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   111c2:	f64e 5304 	movw	r3, #60676	; 0xed04
   111c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   111ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   111ce:	601a      	str	r2, [r3, #0]
   111d0:	f3bf 8f4f 	dsb	sy
   111d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   111d8:	f003 f816 	bl	14208 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   111dc:	f107 0710 	add.w	r7, r7, #16
   111e0:	46bd      	mov	sp, r7
   111e2:	bd80      	pop	{r7, pc}

000111e4 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   111e4:	b580      	push	{r7, lr}
   111e6:	b08a      	sub	sp, #40	; 0x28
   111e8:	af00      	add	r7, sp, #0
   111ea:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   111ec:	f04f 0300 	mov.w	r3, #0
   111f0:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   111f2:	687b      	ldr	r3, [r7, #4]
   111f4:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   111f6:	687b      	ldr	r3, [r7, #4]
   111f8:	2b00      	cmp	r3, #0
   111fa:	d109      	bne.n	11210 <xTaskResumeFromISR+0x2c>
   111fc:	f04f 0328 	mov.w	r3, #40	; 0x28
   11200:	f383 8811 	msr	BASEPRI, r3
   11204:	f3bf 8f6f 	isb	sy
   11208:	f3bf 8f4f 	dsb	sy
   1120c:	61bb      	str	r3, [r7, #24]
   1120e:	e7fe      	b.n	1120e <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   11210:	f003 f8a6 	bl	14360 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   11214:	f3ef 8211 	mrs	r2, BASEPRI
   11218:	f04f 0328 	mov.w	r3, #40	; 0x28
   1121c:	f383 8811 	msr	BASEPRI, r3
   11220:	f3bf 8f6f 	isb	sy
   11224:	f3bf 8f4f 	dsb	sy
   11228:	623a      	str	r2, [r7, #32]
   1122a:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1122c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1122e:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   11230:	6938      	ldr	r0, [r7, #16]
   11232:	f7ff ff35 	bl	110a0 <prvTaskIsTaskSuspended>
   11236:	4603      	mov	r3, r0
   11238:	2b00      	cmp	r3, #0
   1123a:	d04b      	beq.n	112d4 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1123c:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11240:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11244:	681b      	ldr	r3, [r3, #0]
   11246:	2b00      	cmp	r3, #0
   11248:	d13a      	bne.n	112c0 <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1124a:	693b      	ldr	r3, [r7, #16]
   1124c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1124e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11252:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11256:	681b      	ldr	r3, [r3, #0]
   11258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1125a:	429a      	cmp	r2, r3
   1125c:	d302      	bcc.n	11264 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   1125e:	f04f 0301 	mov.w	r3, #1
   11262:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11264:	693b      	ldr	r3, [r7, #16]
   11266:	f103 0304 	add.w	r3, r3, #4
   1126a:	4618      	mov	r0, r3
   1126c:	f7fd ff54 	bl	f118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11270:	693b      	ldr	r3, [r7, #16]
   11272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11274:	f04f 0201 	mov.w	r2, #1
   11278:	fa02 f203 	lsl.w	r2, r2, r3
   1127c:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11280:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11284:	681b      	ldr	r3, [r3, #0]
   11286:	ea42 0203 	orr.w	r2, r2, r3
   1128a:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1128e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11292:	601a      	str	r2, [r3, #0]
   11294:	693b      	ldr	r3, [r7, #16]
   11296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11298:	4613      	mov	r3, r2
   1129a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1129e:	4413      	add	r3, r2
   112a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   112a4:	461a      	mov	r2, r3
   112a6:	f243 0300 	movw	r3, #12288	; 0x3000
   112aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112ae:	441a      	add	r2, r3
   112b0:	693b      	ldr	r3, [r7, #16]
   112b2:	f103 0304 	add.w	r3, r3, #4
   112b6:	4610      	mov	r0, r2
   112b8:	4619      	mov	r1, r3
   112ba:	f7fd fecf 	bl	f05c <vListInsertEnd>
   112be:	e009      	b.n	112d4 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   112c0:	693b      	ldr	r3, [r7, #16]
   112c2:	f103 0318 	add.w	r3, r3, #24
   112c6:	f243 0094 	movw	r0, #12436	; 0x3094
   112ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
   112ce:	4619      	mov	r1, r3
   112d0:	f7fd fec4 	bl	f05c <vListInsertEnd>
   112d4:	697b      	ldr	r3, [r7, #20]
   112d6:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   112d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   112da:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   112de:	68fb      	ldr	r3, [r7, #12]
	}
   112e0:	4618      	mov	r0, r3
   112e2:	f107 0728 	add.w	r7, r7, #40	; 0x28
   112e6:	46bd      	mov	sp, r7
   112e8:	bd80      	pop	{r7, pc}
   112ea:	bf00      	nop

000112ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   112ec:	b580      	push	{r7, lr}
   112ee:	b086      	sub	sp, #24
   112f0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   112f2:	f04f 0300 	mov.w	r3, #0
   112f6:	9300      	str	r3, [sp, #0]
   112f8:	f243 03f8 	movw	r3, #12536	; 0x30f8
   112fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11300:	9301      	str	r3, [sp, #4]
   11302:	f242 0009 	movw	r0, #8201	; 0x2009
   11306:	f2c0 0001 	movt	r0, #1
   1130a:	f643 5188 	movw	r1, #15752	; 0x3d88
   1130e:	f2c0 0102 	movt	r1, #2
   11312:	f04f 025a 	mov.w	r2, #90	; 0x5a
   11316:	f04f 0300 	mov.w	r3, #0
   1131a:	f7ff f977 	bl	1060c <xTaskCreate>
   1131e:	4603      	mov	r3, r0
   11320:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   11322:	687b      	ldr	r3, [r7, #4]
   11324:	2b01      	cmp	r3, #1
   11326:	d103      	bne.n	11330 <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   11328:	f002 f826 	bl	13378 <xTimerCreateTimerTask>
   1132c:	4603      	mov	r3, r0
   1132e:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   11330:	687b      	ldr	r3, [r7, #4]
   11332:	2b01      	cmp	r3, #1
   11334:	d122      	bne.n	1137c <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11336:	f04f 0328 	mov.w	r3, #40	; 0x28
   1133a:	f383 8811 	msr	BASEPRI, r3
   1133e:	f3bf 8f6f 	isb	sy
   11342:	f3bf 8f4f 	dsb	sy
   11346:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   11348:	f243 03f4 	movw	r3, #12532	; 0x30f4
   1134c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11350:	f04f 32ff 	mov.w	r2, #4294967295
   11354:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   11356:	f243 03e0 	movw	r3, #12512	; 0x30e0
   1135a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1135e:	f04f 0201 	mov.w	r2, #1
   11362:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   11364:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11368:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1136c:	f04f 0200 	mov.w	r2, #0
   11370:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   11372:	f7ef fc3b 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   11376:	f002 fe5b 	bl	14030 <xPortStartScheduler>
   1137a:	e00d      	b.n	11398 <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   1137c:	687b      	ldr	r3, [r7, #4]
   1137e:	f1b3 3fff 	cmp.w	r3, #4294967295
   11382:	d109      	bne.n	11398 <vTaskStartScheduler+0xac>
   11384:	f04f 0328 	mov.w	r3, #40	; 0x28
   11388:	f383 8811 	msr	BASEPRI, r3
   1138c:	f3bf 8f6f 	isb	sy
   11390:	f3bf 8f4f 	dsb	sy
   11394:	60fb      	str	r3, [r7, #12]
   11396:	e7fe      	b.n	11396 <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   11398:	f107 0710 	add.w	r7, r7, #16
   1139c:	46bd      	mov	sp, r7
   1139e:	bd80      	pop	{r7, pc}

000113a0 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   113a0:	b580      	push	{r7, lr}
   113a2:	b082      	sub	sp, #8
   113a4:	af00      	add	r7, sp, #0
   113a6:	f04f 0328 	mov.w	r3, #40	; 0x28
   113aa:	f383 8811 	msr	BASEPRI, r3
   113ae:	f3bf 8f6f 	isb	sy
   113b2:	f3bf 8f4f 	dsb	sy
   113b6:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   113b8:	f243 03e0 	movw	r3, #12512	; 0x30e0
   113bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113c0:	f04f 0200 	mov.w	r2, #0
   113c4:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   113c6:	f002 fecd 	bl	14164 <vPortEndScheduler>
}
   113ca:	f107 0708 	add.w	r7, r7, #8
   113ce:	46bd      	mov	sp, r7
   113d0:	bd80      	pop	{r7, pc}
   113d2:	bf00      	nop

000113d4 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   113d4:	b480      	push	{r7}
   113d6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   113d8:	f243 03fc 	movw	r3, #12540	; 0x30fc
   113dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113e0:	681b      	ldr	r3, [r3, #0]
   113e2:	f103 0201 	add.w	r2, r3, #1
   113e6:	f243 03fc 	movw	r3, #12540	; 0x30fc
   113ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ee:	601a      	str	r2, [r3, #0]
}
   113f0:	46bd      	mov	sp, r7
   113f2:	bc80      	pop	{r7}
   113f4:	4770      	bx	lr
   113f6:	bf00      	nop

000113f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   113f8:	b580      	push	{r7, lr}
   113fa:	b084      	sub	sp, #16
   113fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   113fe:	f04f 0300 	mov.w	r3, #0
   11402:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   11404:	f04f 0300 	mov.w	r3, #0
   11408:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   1140a:	f243 03fc 	movw	r3, #12540	; 0x30fc
   1140e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11412:	681b      	ldr	r3, [r3, #0]
   11414:	2b00      	cmp	r3, #0
   11416:	d109      	bne.n	1142c <xTaskResumeAll+0x34>
   11418:	f04f 0328 	mov.w	r3, #40	; 0x28
   1141c:	f383 8811 	msr	BASEPRI, r3
   11420:	f3bf 8f6f 	isb	sy
   11424:	f3bf 8f4f 	dsb	sy
   11428:	60fb      	str	r3, [r7, #12]
   1142a:	e7fe      	b.n	1142a <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   1142c:	f002 feb4 	bl	14198 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   11430:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11434:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11438:	681b      	ldr	r3, [r3, #0]
   1143a:	f103 32ff 	add.w	r2, r3, #4294967295
   1143e:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11442:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11446:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11448:	f243 03fc 	movw	r3, #12540	; 0x30fc
   1144c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11450:	681b      	ldr	r3, [r3, #0]
   11452:	2b00      	cmp	r3, #0
   11454:	f040 8098 	bne.w	11588 <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   11458:	f243 03d4 	movw	r3, #12500	; 0x30d4
   1145c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11460:	681b      	ldr	r3, [r3, #0]
   11462:	2b00      	cmp	r3, #0
   11464:	f000 8090 	beq.w	11588 <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   11468:	e04a      	b.n	11500 <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1146a:	f243 0394 	movw	r3, #12436	; 0x3094
   1146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11472:	68db      	ldr	r3, [r3, #12]
   11474:	68db      	ldr	r3, [r3, #12]
   11476:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11478:	683b      	ldr	r3, [r7, #0]
   1147a:	f103 0318 	add.w	r3, r3, #24
   1147e:	4618      	mov	r0, r3
   11480:	f7fd fe4a 	bl	f118 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11484:	683b      	ldr	r3, [r7, #0]
   11486:	f103 0304 	add.w	r3, r3, #4
   1148a:	4618      	mov	r0, r3
   1148c:	f7fd fe44 	bl	f118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   11490:	683b      	ldr	r3, [r7, #0]
   11492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11494:	f04f 0201 	mov.w	r2, #1
   11498:	fa02 f203 	lsl.w	r2, r2, r3
   1149c:	f243 03dc 	movw	r3, #12508	; 0x30dc
   114a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114a4:	681b      	ldr	r3, [r3, #0]
   114a6:	ea42 0203 	orr.w	r2, r2, r3
   114aa:	f243 03dc 	movw	r3, #12508	; 0x30dc
   114ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114b2:	601a      	str	r2, [r3, #0]
   114b4:	683b      	ldr	r3, [r7, #0]
   114b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   114b8:	4613      	mov	r3, r2
   114ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
   114be:	4413      	add	r3, r2
   114c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   114c4:	461a      	mov	r2, r3
   114c6:	f243 0300 	movw	r3, #12288	; 0x3000
   114ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ce:	441a      	add	r2, r3
   114d0:	683b      	ldr	r3, [r7, #0]
   114d2:	f103 0304 	add.w	r3, r3, #4
   114d6:	4610      	mov	r0, r2
   114d8:	4619      	mov	r1, r3
   114da:	f7fd fdbf 	bl	f05c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   114de:	683b      	ldr	r3, [r7, #0]
   114e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   114e2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   114e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114ea:	681b      	ldr	r3, [r3, #0]
   114ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   114ee:	429a      	cmp	r2, r3
   114f0:	d306      	bcc.n	11500 <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   114f2:	f243 03e8 	movw	r3, #12520	; 0x30e8
   114f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114fa:	f04f 0201 	mov.w	r2, #1
   114fe:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   11500:	f243 0394 	movw	r3, #12436	; 0x3094
   11504:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11508:	681b      	ldr	r3, [r3, #0]
   1150a:	2b00      	cmp	r3, #0
   1150c:	d1ad      	bne.n	1146a <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   1150e:	683b      	ldr	r3, [r7, #0]
   11510:	2b00      	cmp	r3, #0
   11512:	d001      	beq.n	11518 <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   11514:	f000 ff1e 	bl	12354 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   11518:	f243 03e4 	movw	r3, #12516	; 0x30e4
   1151c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11520:	681b      	ldr	r3, [r3, #0]
   11522:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   11524:	68bb      	ldr	r3, [r7, #8]
   11526:	2b00      	cmp	r3, #0
   11528:	d019      	beq.n	1155e <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   1152a:	f000 f93b 	bl	117a4 <xTaskIncrementTick>
   1152e:	4603      	mov	r3, r0
   11530:	2b00      	cmp	r3, #0
   11532:	d006      	beq.n	11542 <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   11534:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11538:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1153c:	f04f 0201 	mov.w	r2, #1
   11540:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   11542:	68bb      	ldr	r3, [r7, #8]
   11544:	f103 33ff 	add.w	r3, r3, #4294967295
   11548:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   1154a:	68bb      	ldr	r3, [r7, #8]
   1154c:	2b00      	cmp	r3, #0
   1154e:	d1ec      	bne.n	1152a <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   11550:	f243 03e4 	movw	r3, #12516	; 0x30e4
   11554:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11558:	f04f 0200 	mov.w	r2, #0
   1155c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   1155e:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11562:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11566:	681b      	ldr	r3, [r3, #0]
   11568:	2b00      	cmp	r3, #0
   1156a:	d00d      	beq.n	11588 <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   1156c:	f04f 0301 	mov.w	r3, #1
   11570:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   11572:	f64e 5304 	movw	r3, #60676	; 0xed04
   11576:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1157a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1157e:	601a      	str	r2, [r3, #0]
   11580:	f3bf 8f4f 	dsb	sy
   11584:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   11588:	f002 fe3e 	bl	14208 <vPortExitCritical>

	return xAlreadyYielded;
   1158c:	687b      	ldr	r3, [r7, #4]
}
   1158e:	4618      	mov	r0, r3
   11590:	f107 0710 	add.w	r7, r7, #16
   11594:	46bd      	mov	sp, r7
   11596:	bd80      	pop	{r7, pc}

00011598 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   11598:	b480      	push	{r7}
   1159a:	b083      	sub	sp, #12
   1159c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   1159e:	f243 03d8 	movw	r3, #12504	; 0x30d8
   115a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115a6:	681b      	ldr	r3, [r3, #0]
   115a8:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   115aa:	687b      	ldr	r3, [r7, #4]
}
   115ac:	4618      	mov	r0, r3
   115ae:	f107 070c 	add.w	r7, r7, #12
   115b2:	46bd      	mov	sp, r7
   115b4:	bc80      	pop	{r7}
   115b6:	4770      	bx	lr

000115b8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   115b8:	b580      	push	{r7, lr}
   115ba:	b082      	sub	sp, #8
   115bc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   115be:	f002 fecf 	bl	14360 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   115c2:	f04f 0300 	mov.w	r3, #0
   115c6:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   115c8:	f243 03d8 	movw	r3, #12504	; 0x30d8
   115cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115d0:	681b      	ldr	r3, [r3, #0]
   115d2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   115d4:	683b      	ldr	r3, [r7, #0]
}
   115d6:	4618      	mov	r0, r3
   115d8:	f107 0708 	add.w	r7, r7, #8
   115dc:	46bd      	mov	sp, r7
   115de:	bd80      	pop	{r7, pc}

000115e0 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   115e0:	b480      	push	{r7}
   115e2:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   115e4:	f243 03d4 	movw	r3, #12500	; 0x30d4
   115e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115ec:	681b      	ldr	r3, [r3, #0]
}
   115ee:	4618      	mov	r0, r3
   115f0:	46bd      	mov	sp, r7
   115f2:	bc80      	pop	{r7}
   115f4:	4770      	bx	lr
   115f6:	bf00      	nop

000115f8 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   115f8:	b480      	push	{r7}
   115fa:	b085      	sub	sp, #20
   115fc:	af00      	add	r7, sp, #0
   115fe:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   11600:	687b      	ldr	r3, [r7, #4]
   11602:	2b00      	cmp	r3, #0
   11604:	d105      	bne.n	11612 <pcTaskGetName+0x1a>
   11606:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1160e:	681b      	ldr	r3, [r3, #0]
   11610:	e000      	b.n	11614 <pcTaskGetName+0x1c>
   11612:	687b      	ldr	r3, [r7, #4]
   11614:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   11616:	68bb      	ldr	r3, [r7, #8]
   11618:	2b00      	cmp	r3, #0
   1161a:	d109      	bne.n	11630 <pcTaskGetName+0x38>
   1161c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11620:	f383 8811 	msr	BASEPRI, r3
   11624:	f3bf 8f6f 	isb	sy
   11628:	f3bf 8f4f 	dsb	sy
   1162c:	60fb      	str	r3, [r7, #12]
   1162e:	e7fe      	b.n	1162e <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   11630:	68bb      	ldr	r3, [r7, #8]
   11632:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   11636:	4618      	mov	r0, r3
   11638:	f107 0714 	add.w	r7, r7, #20
   1163c:	46bd      	mov	sp, r7
   1163e:	bc80      	pop	{r7}
   11640:	4770      	bx	lr
   11642:	bf00      	nop

00011644 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   11644:	b580      	push	{r7, lr}
   11646:	b086      	sub	sp, #24
   11648:	af00      	add	r7, sp, #0
   1164a:	60f8      	str	r0, [r7, #12]
   1164c:	60b9      	str	r1, [r7, #8]
   1164e:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   11650:	f04f 0300 	mov.w	r3, #0
   11654:	613b      	str	r3, [r7, #16]
   11656:	f04f 0305 	mov.w	r3, #5
   1165a:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   1165c:	f7ff feba 	bl	113d4 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   11660:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11664:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11668:	681b      	ldr	r3, [r3, #0]
   1166a:	68ba      	ldr	r2, [r7, #8]
   1166c:	429a      	cmp	r2, r3
   1166e:	f0c0 8091 	bcc.w	11794 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   11672:	697b      	ldr	r3, [r7, #20]
   11674:	f103 33ff 	add.w	r3, r3, #4294967295
   11678:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   1167a:	693a      	ldr	r2, [r7, #16]
   1167c:	4613      	mov	r3, r2
   1167e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11682:	4413      	add	r3, r2
   11684:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11688:	461a      	mov	r2, r3
   1168a:	68fb      	ldr	r3, [r7, #12]
   1168c:	eb02 0103 	add.w	r1, r2, r3
   11690:	697a      	ldr	r2, [r7, #20]
   11692:	4613      	mov	r3, r2
   11694:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11698:	4413      	add	r3, r2
   1169a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1169e:	461a      	mov	r2, r3
   116a0:	f243 0300 	movw	r3, #12288	; 0x3000
   116a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116a8:	4413      	add	r3, r2
   116aa:	4608      	mov	r0, r1
   116ac:	4619      	mov	r1, r3
   116ae:	f04f 0201 	mov.w	r2, #1
   116b2:	f000 fdc3 	bl	1223c <prvListTasksWithinSingleList>
   116b6:	4603      	mov	r3, r0
   116b8:	693a      	ldr	r2, [r7, #16]
   116ba:	4413      	add	r3, r2
   116bc:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   116be:	697b      	ldr	r3, [r7, #20]
   116c0:	2b00      	cmp	r3, #0
   116c2:	d1d6      	bne.n	11672 <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   116c4:	693a      	ldr	r2, [r7, #16]
   116c6:	4613      	mov	r3, r2
   116c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   116cc:	4413      	add	r3, r2
   116ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   116d2:	461a      	mov	r2, r3
   116d4:	68fb      	ldr	r3, [r7, #12]
   116d6:	441a      	add	r2, r3
   116d8:	f243 038c 	movw	r3, #12428	; 0x308c
   116dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116e0:	681b      	ldr	r3, [r3, #0]
   116e2:	4610      	mov	r0, r2
   116e4:	4619      	mov	r1, r3
   116e6:	f04f 0202 	mov.w	r2, #2
   116ea:	f000 fda7 	bl	1223c <prvListTasksWithinSingleList>
   116ee:	4603      	mov	r3, r0
   116f0:	693a      	ldr	r2, [r7, #16]
   116f2:	4413      	add	r3, r2
   116f4:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   116f6:	693a      	ldr	r2, [r7, #16]
   116f8:	4613      	mov	r3, r2
   116fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   116fe:	4413      	add	r3, r2
   11700:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11704:	461a      	mov	r2, r3
   11706:	68fb      	ldr	r3, [r7, #12]
   11708:	441a      	add	r2, r3
   1170a:	f243 0390 	movw	r3, #12432	; 0x3090
   1170e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11712:	681b      	ldr	r3, [r3, #0]
   11714:	4610      	mov	r0, r2
   11716:	4619      	mov	r1, r3
   11718:	f04f 0202 	mov.w	r2, #2
   1171c:	f000 fd8e 	bl	1223c <prvListTasksWithinSingleList>
   11720:	4603      	mov	r3, r0
   11722:	693a      	ldr	r2, [r7, #16]
   11724:	4413      	add	r3, r2
   11726:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   11728:	693a      	ldr	r2, [r7, #16]
   1172a:	4613      	mov	r3, r2
   1172c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   11730:	4413      	add	r3, r2
   11732:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11736:	461a      	mov	r2, r3
   11738:	68fb      	ldr	r3, [r7, #12]
   1173a:	4413      	add	r3, r2
   1173c:	4618      	mov	r0, r3
   1173e:	f243 01a8 	movw	r1, #12456	; 0x30a8
   11742:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11746:	f04f 0204 	mov.w	r2, #4
   1174a:	f000 fd77 	bl	1223c <prvListTasksWithinSingleList>
   1174e:	4603      	mov	r3, r0
   11750:	693a      	ldr	r2, [r7, #16]
   11752:	4413      	add	r3, r2
   11754:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   11756:	693a      	ldr	r2, [r7, #16]
   11758:	4613      	mov	r3, r2
   1175a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1175e:	4413      	add	r3, r2
   11760:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11764:	461a      	mov	r2, r3
   11766:	68fb      	ldr	r3, [r7, #12]
   11768:	4413      	add	r3, r2
   1176a:	4618      	mov	r0, r3
   1176c:	f243 01c0 	movw	r1, #12480	; 0x30c0
   11770:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11774:	f04f 0203 	mov.w	r2, #3
   11778:	f000 fd60 	bl	1223c <prvListTasksWithinSingleList>
   1177c:	4603      	mov	r3, r0
   1177e:	693a      	ldr	r2, [r7, #16]
   11780:	4413      	add	r3, r2
   11782:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   11784:	687b      	ldr	r3, [r7, #4]
   11786:	2b00      	cmp	r3, #0
   11788:	d004      	beq.n	11794 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   1178a:	f7ef fa43 	bl	c14 <ulGetRunTimeCounterValue>
   1178e:	4602      	mov	r2, r0
   11790:	687b      	ldr	r3, [r7, #4]
   11792:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   11794:	f7ff fe30 	bl	113f8 <xTaskResumeAll>

		return uxTask;
   11798:	693b      	ldr	r3, [r7, #16]
	}
   1179a:	4618      	mov	r0, r3
   1179c:	f107 0718 	add.w	r7, r7, #24
   117a0:	46bd      	mov	sp, r7
   117a2:	bd80      	pop	{r7, pc}

000117a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   117a4:	b580      	push	{r7, lr}
   117a6:	b086      	sub	sp, #24
   117a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   117aa:	f04f 0300 	mov.w	r3, #0
   117ae:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   117b0:	f243 03fc 	movw	r3, #12540	; 0x30fc
   117b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117b8:	681b      	ldr	r3, [r3, #0]
   117ba:	2b00      	cmp	r3, #0
   117bc:	f040 80d5 	bne.w	1196a <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   117c0:	f243 03d8 	movw	r3, #12504	; 0x30d8
   117c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117c8:	681b      	ldr	r3, [r3, #0]
   117ca:	f103 0301 	add.w	r3, r3, #1
   117ce:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   117d0:	f243 03d8 	movw	r3, #12504	; 0x30d8
   117d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117d8:	68fa      	ldr	r2, [r7, #12]
   117da:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   117dc:	68fb      	ldr	r3, [r7, #12]
   117de:	2b00      	cmp	r3, #0
   117e0:	d135      	bne.n	1184e <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   117e2:	f243 038c 	movw	r3, #12428	; 0x308c
   117e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117ea:	681b      	ldr	r3, [r3, #0]
   117ec:	681b      	ldr	r3, [r3, #0]
   117ee:	2b00      	cmp	r3, #0
   117f0:	d009      	beq.n	11806 <xTaskIncrementTick+0x62>
   117f2:	f04f 0328 	mov.w	r3, #40	; 0x28
   117f6:	f383 8811 	msr	BASEPRI, r3
   117fa:	f3bf 8f6f 	isb	sy
   117fe:	f3bf 8f4f 	dsb	sy
   11802:	617b      	str	r3, [r7, #20]
   11804:	e7fe      	b.n	11804 <xTaskIncrementTick+0x60>
   11806:	f243 038c 	movw	r3, #12428	; 0x308c
   1180a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1180e:	681b      	ldr	r3, [r3, #0]
   11810:	613b      	str	r3, [r7, #16]
   11812:	f243 0390 	movw	r3, #12432	; 0x3090
   11816:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1181a:	681a      	ldr	r2, [r3, #0]
   1181c:	f243 038c 	movw	r3, #12428	; 0x308c
   11820:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11824:	601a      	str	r2, [r3, #0]
   11826:	f243 0390 	movw	r3, #12432	; 0x3090
   1182a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1182e:	693a      	ldr	r2, [r7, #16]
   11830:	601a      	str	r2, [r3, #0]
   11832:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11836:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1183a:	681b      	ldr	r3, [r3, #0]
   1183c:	f103 0201 	add.w	r2, r3, #1
   11840:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11844:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11848:	601a      	str	r2, [r3, #0]
   1184a:	f000 fd83 	bl	12354 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   1184e:	f243 03f4 	movw	r3, #12532	; 0x30f4
   11852:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11856:	681b      	ldr	r3, [r3, #0]
   11858:	68fa      	ldr	r2, [r7, #12]
   1185a:	429a      	cmp	r2, r3
   1185c:	d36c      	bcc.n	11938 <xTaskIncrementTick+0x194>
   1185e:	e000      	b.n	11862 <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11860:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   11862:	f243 038c 	movw	r3, #12428	; 0x308c
   11866:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1186a:	681b      	ldr	r3, [r3, #0]
   1186c:	681b      	ldr	r3, [r3, #0]
   1186e:	2b00      	cmp	r3, #0
   11870:	d107      	bne.n	11882 <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11872:	f243 03f4 	movw	r3, #12532	; 0x30f4
   11876:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1187a:	f04f 32ff 	mov.w	r2, #4294967295
   1187e:	601a      	str	r2, [r3, #0]
					break;
   11880:	e05a      	b.n	11938 <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11882:	f243 038c 	movw	r3, #12428	; 0x308c
   11886:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1188a:	681b      	ldr	r3, [r3, #0]
   1188c:	68db      	ldr	r3, [r3, #12]
   1188e:	68db      	ldr	r3, [r3, #12]
   11890:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   11892:	683b      	ldr	r3, [r7, #0]
   11894:	685b      	ldr	r3, [r3, #4]
   11896:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11898:	68fa      	ldr	r2, [r7, #12]
   1189a:	687b      	ldr	r3, [r7, #4]
   1189c:	429a      	cmp	r2, r3
   1189e:	d206      	bcs.n	118ae <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   118a0:	f243 03f4 	movw	r3, #12532	; 0x30f4
   118a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118a8:	687a      	ldr	r2, [r7, #4]
   118aa:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   118ac:	e044      	b.n	11938 <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   118ae:	683b      	ldr	r3, [r7, #0]
   118b0:	f103 0304 	add.w	r3, r3, #4
   118b4:	4618      	mov	r0, r3
   118b6:	f7fd fc2f 	bl	f118 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   118ba:	683b      	ldr	r3, [r7, #0]
   118bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   118be:	2b00      	cmp	r3, #0
   118c0:	d005      	beq.n	118ce <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   118c2:	683b      	ldr	r3, [r7, #0]
   118c4:	f103 0318 	add.w	r3, r3, #24
   118c8:	4618      	mov	r0, r3
   118ca:	f7fd fc25 	bl	f118 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   118ce:	683b      	ldr	r3, [r7, #0]
   118d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   118d2:	f04f 0201 	mov.w	r2, #1
   118d6:	fa02 f203 	lsl.w	r2, r2, r3
   118da:	f243 03dc 	movw	r3, #12508	; 0x30dc
   118de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118e2:	681b      	ldr	r3, [r3, #0]
   118e4:	ea42 0203 	orr.w	r2, r2, r3
   118e8:	f243 03dc 	movw	r3, #12508	; 0x30dc
   118ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118f0:	601a      	str	r2, [r3, #0]
   118f2:	683b      	ldr	r3, [r7, #0]
   118f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   118f6:	4613      	mov	r3, r2
   118f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118fc:	4413      	add	r3, r2
   118fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11902:	461a      	mov	r2, r3
   11904:	f243 0300 	movw	r3, #12288	; 0x3000
   11908:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1190c:	441a      	add	r2, r3
   1190e:	683b      	ldr	r3, [r7, #0]
   11910:	f103 0304 	add.w	r3, r3, #4
   11914:	4610      	mov	r0, r2
   11916:	4619      	mov	r1, r3
   11918:	f7fd fba0 	bl	f05c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1191c:	683b      	ldr	r3, [r7, #0]
   1191e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11920:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11924:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11928:	681b      	ldr	r3, [r3, #0]
   1192a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1192c:	429a      	cmp	r2, r3
   1192e:	d397      	bcc.n	11860 <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   11930:	f04f 0301 	mov.w	r3, #1
   11934:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11936:	e794      	b.n	11862 <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   11938:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1193c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11940:	681b      	ldr	r3, [r3, #0]
   11942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11944:	4613      	mov	r3, r2
   11946:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1194a:	4413      	add	r3, r2
   1194c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11950:	461a      	mov	r2, r3
   11952:	f243 0300 	movw	r3, #12288	; 0x3000
   11956:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1195a:	4413      	add	r3, r2
   1195c:	681b      	ldr	r3, [r3, #0]
   1195e:	2b01      	cmp	r3, #1
   11960:	d910      	bls.n	11984 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   11962:	f04f 0301 	mov.w	r3, #1
   11966:	60bb      	str	r3, [r7, #8]
   11968:	e00d      	b.n	11986 <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   1196a:	f243 03e4 	movw	r3, #12516	; 0x30e4
   1196e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11972:	681b      	ldr	r3, [r3, #0]
   11974:	f103 0201 	add.w	r2, r3, #1
   11978:	f243 03e4 	movw	r3, #12516	; 0x30e4
   1197c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11980:	601a      	str	r2, [r3, #0]
   11982:	e000      	b.n	11986 <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11984:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11986:	f243 03e8 	movw	r3, #12520	; 0x30e8
   1198a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1198e:	681b      	ldr	r3, [r3, #0]
   11990:	2b00      	cmp	r3, #0
   11992:	d002      	beq.n	1199a <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11994:	f04f 0301 	mov.w	r3, #1
   11998:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   1199a:	68bb      	ldr	r3, [r7, #8]
}
   1199c:	4618      	mov	r0, r3
   1199e:	f107 0718 	add.w	r7, r7, #24
   119a2:	46bd      	mov	sp, r7
   119a4:	bd80      	pop	{r7, pc}
   119a6:	bf00      	nop

000119a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   119a8:	b580      	push	{r7, lr}
   119aa:	b088      	sub	sp, #32
   119ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   119ae:	f243 03fc 	movw	r3, #12540	; 0x30fc
   119b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119b6:	681b      	ldr	r3, [r3, #0]
   119b8:	2b00      	cmp	r3, #0
   119ba:	d007      	beq.n	119cc <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   119bc:	f243 03e8 	movw	r3, #12520	; 0x30e8
   119c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119c4:	f04f 0201 	mov.w	r2, #1
   119c8:	601a      	str	r2, [r3, #0]
   119ca:	e0bc      	b.n	11b46 <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   119cc:	f243 03e8 	movw	r3, #12520	; 0x30e8
   119d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119d4:	f04f 0200 	mov.w	r2, #0
   119d8:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   119da:	f7ef f91b 	bl	c14 <ulGetRunTimeCounterValue>
   119de:	4602      	mov	r2, r0
   119e0:	f243 1304 	movw	r3, #12548	; 0x3104
   119e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119e8:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   119ea:	f243 1304 	movw	r3, #12548	; 0x3104
   119ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119f2:	681a      	ldr	r2, [r3, #0]
   119f4:	f243 1300 	movw	r3, #12544	; 0x3100
   119f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119fc:	681b      	ldr	r3, [r3, #0]
   119fe:	429a      	cmp	r2, r3
   11a00:	d913      	bls.n	11a2a <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   11a02:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a0a:	681a      	ldr	r2, [r3, #0]
   11a0c:	6d11      	ldr	r1, [r2, #80]	; 0x50
   11a0e:	f243 1304 	movw	r3, #12548	; 0x3104
   11a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a16:	6818      	ldr	r0, [r3, #0]
   11a18:	f243 1300 	movw	r3, #12544	; 0x3100
   11a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a20:	681b      	ldr	r3, [r3, #0]
   11a22:	ebc3 0300 	rsb	r3, r3, r0
   11a26:	440b      	add	r3, r1
   11a28:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   11a2a:	f243 1304 	movw	r3, #12548	; 0x3104
   11a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a32:	681a      	ldr	r2, [r3, #0]
   11a34:	f243 1300 	movw	r3, #12544	; 0x3100
   11a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   11a3e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a46:	681b      	ldr	r3, [r3, #0]
   11a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   11a4a:	607b      	str	r3, [r7, #4]
   11a4c:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   11a50:	60bb      	str	r3, [r7, #8]
   11a52:	687b      	ldr	r3, [r7, #4]
   11a54:	681a      	ldr	r2, [r3, #0]
   11a56:	68bb      	ldr	r3, [r7, #8]
   11a58:	429a      	cmp	r2, r3
   11a5a:	d114      	bne.n	11a86 <vTaskSwitchContext+0xde>
   11a5c:	687b      	ldr	r3, [r7, #4]
   11a5e:	f103 0304 	add.w	r3, r3, #4
   11a62:	681a      	ldr	r2, [r3, #0]
   11a64:	68bb      	ldr	r3, [r7, #8]
   11a66:	429a      	cmp	r2, r3
   11a68:	d10d      	bne.n	11a86 <vTaskSwitchContext+0xde>
   11a6a:	687b      	ldr	r3, [r7, #4]
   11a6c:	f103 0308 	add.w	r3, r3, #8
   11a70:	681a      	ldr	r2, [r3, #0]
   11a72:	68bb      	ldr	r3, [r7, #8]
   11a74:	429a      	cmp	r2, r3
   11a76:	d106      	bne.n	11a86 <vTaskSwitchContext+0xde>
   11a78:	687b      	ldr	r3, [r7, #4]
   11a7a:	f103 030c 	add.w	r3, r3, #12
   11a7e:	681a      	ldr	r2, [r3, #0]
   11a80:	68bb      	ldr	r3, [r7, #8]
   11a82:	429a      	cmp	r2, r3
   11a84:	d00f      	beq.n	11aa6 <vTaskSwitchContext+0xfe>
   11a86:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a8e:	681a      	ldr	r2, [r3, #0]
   11a90:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a98:	681b      	ldr	r3, [r3, #0]
   11a9a:	f103 0334 	add.w	r3, r3, #52	; 0x34
   11a9e:	4610      	mov	r0, r2
   11aa0:	4619      	mov	r1, r3
   11aa2:	f7ef f86f 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11aa6:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11aae:	681b      	ldr	r3, [r3, #0]
   11ab0:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   11ab2:	697b      	ldr	r3, [r7, #20]
   11ab4:	fab3 f383 	clz	r3, r3
   11ab8:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11aba:	7efb      	ldrb	r3, [r7, #27]
   11abc:	f1c3 031f 	rsb	r3, r3, #31
   11ac0:	60fb      	str	r3, [r7, #12]
   11ac2:	68fa      	ldr	r2, [r7, #12]
   11ac4:	4613      	mov	r3, r2
   11ac6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11aca:	4413      	add	r3, r2
   11acc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11ad0:	461a      	mov	r2, r3
   11ad2:	f243 0300 	movw	r3, #12288	; 0x3000
   11ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ada:	4413      	add	r3, r2
   11adc:	681b      	ldr	r3, [r3, #0]
   11ade:	2b00      	cmp	r3, #0
   11ae0:	d109      	bne.n	11af6 <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11ae2:	f04f 0328 	mov.w	r3, #40	; 0x28
   11ae6:	f383 8811 	msr	BASEPRI, r3
   11aea:	f3bf 8f6f 	isb	sy
   11aee:	f3bf 8f4f 	dsb	sy
   11af2:	61fb      	str	r3, [r7, #28]
   11af4:	e7fe      	b.n	11af4 <vTaskSwitchContext+0x14c>
   11af6:	68fa      	ldr	r2, [r7, #12]
   11af8:	4613      	mov	r3, r2
   11afa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11afe:	4413      	add	r3, r2
   11b00:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b04:	461a      	mov	r2, r3
   11b06:	f243 0300 	movw	r3, #12288	; 0x3000
   11b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b0e:	4413      	add	r3, r2
   11b10:	613b      	str	r3, [r7, #16]
   11b12:	693b      	ldr	r3, [r7, #16]
   11b14:	685b      	ldr	r3, [r3, #4]
   11b16:	685a      	ldr	r2, [r3, #4]
   11b18:	693b      	ldr	r3, [r7, #16]
   11b1a:	605a      	str	r2, [r3, #4]
   11b1c:	693b      	ldr	r3, [r7, #16]
   11b1e:	685a      	ldr	r2, [r3, #4]
   11b20:	693b      	ldr	r3, [r7, #16]
   11b22:	f103 0308 	add.w	r3, r3, #8
   11b26:	429a      	cmp	r2, r3
   11b28:	d104      	bne.n	11b34 <vTaskSwitchContext+0x18c>
   11b2a:	693b      	ldr	r3, [r7, #16]
   11b2c:	685b      	ldr	r3, [r3, #4]
   11b2e:	685a      	ldr	r2, [r3, #4]
   11b30:	693b      	ldr	r3, [r7, #16]
   11b32:	605a      	str	r2, [r3, #4]
   11b34:	693b      	ldr	r3, [r7, #16]
   11b36:	685b      	ldr	r3, [r3, #4]
   11b38:	68db      	ldr	r3, [r3, #12]
   11b3a:	461a      	mov	r2, r3
   11b3c:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b44:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11b46:	f107 0720 	add.w	r7, r7, #32
   11b4a:	46bd      	mov	sp, r7
   11b4c:	bd80      	pop	{r7, pc}
   11b4e:	bf00      	nop

00011b50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   11b50:	b580      	push	{r7, lr}
   11b52:	b084      	sub	sp, #16
   11b54:	af00      	add	r7, sp, #0
   11b56:	6078      	str	r0, [r7, #4]
   11b58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11b5a:	687b      	ldr	r3, [r7, #4]
   11b5c:	2b00      	cmp	r3, #0
   11b5e:	d109      	bne.n	11b74 <vTaskPlaceOnEventList+0x24>
   11b60:	f04f 0328 	mov.w	r3, #40	; 0x28
   11b64:	f383 8811 	msr	BASEPRI, r3
   11b68:	f3bf 8f6f 	isb	sy
   11b6c:	f3bf 8f4f 	dsb	sy
   11b70:	60fb      	str	r3, [r7, #12]
   11b72:	e7fe      	b.n	11b72 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11b74:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b7c:	681b      	ldr	r3, [r3, #0]
   11b7e:	f103 0318 	add.w	r3, r3, #24
   11b82:	6878      	ldr	r0, [r7, #4]
   11b84:	4619      	mov	r1, r3
   11b86:	f7fd fa8d 	bl	f0a4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11b8a:	6838      	ldr	r0, [r7, #0]
   11b8c:	f04f 0101 	mov.w	r1, #1
   11b90:	f001 fb6a 	bl	13268 <prvAddCurrentTaskToDelayedList>
}
   11b94:	f107 0710 	add.w	r7, r7, #16
   11b98:	46bd      	mov	sp, r7
   11b9a:	bd80      	pop	{r7, pc}

00011b9c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11b9c:	b580      	push	{r7, lr}
   11b9e:	b086      	sub	sp, #24
   11ba0:	af00      	add	r7, sp, #0
   11ba2:	60f8      	str	r0, [r7, #12]
   11ba4:	60b9      	str	r1, [r7, #8]
   11ba6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11ba8:	68fb      	ldr	r3, [r7, #12]
   11baa:	2b00      	cmp	r3, #0
   11bac:	d109      	bne.n	11bc2 <vTaskPlaceOnUnorderedEventList+0x26>
   11bae:	f04f 0328 	mov.w	r3, #40	; 0x28
   11bb2:	f383 8811 	msr	BASEPRI, r3
   11bb6:	f3bf 8f6f 	isb	sy
   11bba:	f3bf 8f4f 	dsb	sy
   11bbe:	613b      	str	r3, [r7, #16]
   11bc0:	e7fe      	b.n	11bc0 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11bc2:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bca:	681b      	ldr	r3, [r3, #0]
   11bcc:	2b00      	cmp	r3, #0
   11bce:	d109      	bne.n	11be4 <vTaskPlaceOnUnorderedEventList+0x48>
   11bd0:	f04f 0328 	mov.w	r3, #40	; 0x28
   11bd4:	f383 8811 	msr	BASEPRI, r3
   11bd8:	f3bf 8f6f 	isb	sy
   11bdc:	f3bf 8f4f 	dsb	sy
   11be0:	617b      	str	r3, [r7, #20]
   11be2:	e7fe      	b.n	11be2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11be4:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bec:	681b      	ldr	r3, [r3, #0]
   11bee:	68ba      	ldr	r2, [r7, #8]
   11bf0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11bf4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11bf6:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bfe:	681b      	ldr	r3, [r3, #0]
   11c00:	f103 0318 	add.w	r3, r3, #24
   11c04:	68f8      	ldr	r0, [r7, #12]
   11c06:	4619      	mov	r1, r3
   11c08:	f7fd fa28 	bl	f05c <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11c0c:	6878      	ldr	r0, [r7, #4]
   11c0e:	f04f 0101 	mov.w	r1, #1
   11c12:	f001 fb29 	bl	13268 <prvAddCurrentTaskToDelayedList>
}
   11c16:	f107 0718 	add.w	r7, r7, #24
   11c1a:	46bd      	mov	sp, r7
   11c1c:	bd80      	pop	{r7, pc}
   11c1e:	bf00      	nop

00011c20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11c20:	b580      	push	{r7, lr}
   11c22:	b086      	sub	sp, #24
   11c24:	af00      	add	r7, sp, #0
   11c26:	60f8      	str	r0, [r7, #12]
   11c28:	60b9      	str	r1, [r7, #8]
   11c2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11c2c:	68fb      	ldr	r3, [r7, #12]
   11c2e:	2b00      	cmp	r3, #0
   11c30:	d109      	bne.n	11c46 <vTaskPlaceOnEventListRestricted+0x26>
   11c32:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c36:	f383 8811 	msr	BASEPRI, r3
   11c3a:	f3bf 8f6f 	isb	sy
   11c3e:	f3bf 8f4f 	dsb	sy
   11c42:	617b      	str	r3, [r7, #20]
   11c44:	e7fe      	b.n	11c44 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11c46:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c4e:	681b      	ldr	r3, [r3, #0]
   11c50:	f103 0318 	add.w	r3, r3, #24
   11c54:	68f8      	ldr	r0, [r7, #12]
   11c56:	4619      	mov	r1, r3
   11c58:	f7fd fa00 	bl	f05c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   11c5c:	687b      	ldr	r3, [r7, #4]
   11c5e:	2b00      	cmp	r3, #0
   11c60:	d002      	beq.n	11c68 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   11c62:	f04f 33ff 	mov.w	r3, #4294967295
   11c66:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   11c68:	68b8      	ldr	r0, [r7, #8]
   11c6a:	6879      	ldr	r1, [r7, #4]
   11c6c:	f001 fafc 	bl	13268 <prvAddCurrentTaskToDelayedList>
	}
   11c70:	f107 0718 	add.w	r7, r7, #24
   11c74:	46bd      	mov	sp, r7
   11c76:	bd80      	pop	{r7, pc}

00011c78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   11c78:	b580      	push	{r7, lr}
   11c7a:	b086      	sub	sp, #24
   11c7c:	af00      	add	r7, sp, #0
   11c7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11c80:	687b      	ldr	r3, [r7, #4]
   11c82:	68db      	ldr	r3, [r3, #12]
   11c84:	68db      	ldr	r3, [r3, #12]
   11c86:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11c88:	68fb      	ldr	r3, [r7, #12]
   11c8a:	2b00      	cmp	r3, #0
   11c8c:	d109      	bne.n	11ca2 <xTaskRemoveFromEventList+0x2a>
   11c8e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11c92:	f383 8811 	msr	BASEPRI, r3
   11c96:	f3bf 8f6f 	isb	sy
   11c9a:	f3bf 8f4f 	dsb	sy
   11c9e:	617b      	str	r3, [r7, #20]
   11ca0:	e7fe      	b.n	11ca0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   11ca2:	68fb      	ldr	r3, [r7, #12]
   11ca4:	f103 0318 	add.w	r3, r3, #24
   11ca8:	4618      	mov	r0, r3
   11caa:	f7fd fa35 	bl	f118 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11cae:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cb6:	681b      	ldr	r3, [r3, #0]
   11cb8:	2b00      	cmp	r3, #0
   11cba:	d12d      	bne.n	11d18 <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11cbc:	68fb      	ldr	r3, [r7, #12]
   11cbe:	f103 0304 	add.w	r3, r3, #4
   11cc2:	4618      	mov	r0, r3
   11cc4:	f7fd fa28 	bl	f118 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   11cc8:	68fb      	ldr	r3, [r7, #12]
   11cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11ccc:	f04f 0201 	mov.w	r2, #1
   11cd0:	fa02 f203 	lsl.w	r2, r2, r3
   11cd4:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11cd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cdc:	681b      	ldr	r3, [r3, #0]
   11cde:	ea42 0203 	orr.w	r2, r2, r3
   11ce2:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cea:	601a      	str	r2, [r3, #0]
   11cec:	68fb      	ldr	r3, [r7, #12]
   11cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11cf0:	4613      	mov	r3, r2
   11cf2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cf6:	4413      	add	r3, r2
   11cf8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cfc:	461a      	mov	r2, r3
   11cfe:	f243 0300 	movw	r3, #12288	; 0x3000
   11d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d06:	441a      	add	r2, r3
   11d08:	68fb      	ldr	r3, [r7, #12]
   11d0a:	f103 0304 	add.w	r3, r3, #4
   11d0e:	4610      	mov	r0, r2
   11d10:	4619      	mov	r1, r3
   11d12:	f7fd f9a3 	bl	f05c <vListInsertEnd>
   11d16:	e009      	b.n	11d2c <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   11d18:	68fb      	ldr	r3, [r7, #12]
   11d1a:	f103 0318 	add.w	r3, r3, #24
   11d1e:	f243 0094 	movw	r0, #12436	; 0x3094
   11d22:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11d26:	4619      	mov	r1, r3
   11d28:	f7fd f998 	bl	f05c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11d2c:	68fb      	ldr	r3, [r7, #12]
   11d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11d30:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d38:	681b      	ldr	r3, [r3, #0]
   11d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11d3c:	429a      	cmp	r2, r3
   11d3e:	d90a      	bls.n	11d56 <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   11d40:	f04f 0301 	mov.w	r3, #1
   11d44:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   11d46:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d4e:	f04f 0201 	mov.w	r2, #1
   11d52:	601a      	str	r2, [r3, #0]
   11d54:	e002      	b.n	11d5c <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   11d56:	f04f 0300 	mov.w	r3, #0
   11d5a:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   11d5c:	693b      	ldr	r3, [r7, #16]
}
   11d5e:	4618      	mov	r0, r3
   11d60:	f107 0718 	add.w	r7, r7, #24
   11d64:	46bd      	mov	sp, r7
   11d66:	bd80      	pop	{r7, pc}

00011d68 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   11d68:	b580      	push	{r7, lr}
   11d6a:	b086      	sub	sp, #24
   11d6c:	af00      	add	r7, sp, #0
   11d6e:	6078      	str	r0, [r7, #4]
   11d70:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   11d72:	f243 03fc 	movw	r3, #12540	; 0x30fc
   11d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d7a:	681b      	ldr	r3, [r3, #0]
   11d7c:	2b00      	cmp	r3, #0
   11d7e:	d109      	bne.n	11d94 <vTaskRemoveFromUnorderedEventList+0x2c>
   11d80:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d84:	f383 8811 	msr	BASEPRI, r3
   11d88:	f3bf 8f6f 	isb	sy
   11d8c:	f3bf 8f4f 	dsb	sy
   11d90:	613b      	str	r3, [r7, #16]
   11d92:	e7fe      	b.n	11d92 <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11d94:	683b      	ldr	r3, [r7, #0]
   11d96:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   11d9a:	687b      	ldr	r3, [r7, #4]
   11d9c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11d9e:	687b      	ldr	r3, [r7, #4]
   11da0:	68db      	ldr	r3, [r3, #12]
   11da2:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11da4:	68fb      	ldr	r3, [r7, #12]
   11da6:	2b00      	cmp	r3, #0
   11da8:	d109      	bne.n	11dbe <vTaskRemoveFromUnorderedEventList+0x56>
   11daa:	f04f 0328 	mov.w	r3, #40	; 0x28
   11dae:	f383 8811 	msr	BASEPRI, r3
   11db2:	f3bf 8f6f 	isb	sy
   11db6:	f3bf 8f4f 	dsb	sy
   11dba:	617b      	str	r3, [r7, #20]
   11dbc:	e7fe      	b.n	11dbc <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   11dbe:	6878      	ldr	r0, [r7, #4]
   11dc0:	f7fd f9aa 	bl	f118 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11dc4:	68fb      	ldr	r3, [r7, #12]
   11dc6:	f103 0304 	add.w	r3, r3, #4
   11dca:	4618      	mov	r0, r3
   11dcc:	f7fd f9a4 	bl	f118 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   11dd0:	68fb      	ldr	r3, [r7, #12]
   11dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11dd4:	f04f 0201 	mov.w	r2, #1
   11dd8:	fa02 f203 	lsl.w	r2, r2, r3
   11ddc:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11de4:	681b      	ldr	r3, [r3, #0]
   11de6:	ea42 0203 	orr.w	r2, r2, r3
   11dea:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11df2:	601a      	str	r2, [r3, #0]
   11df4:	68fb      	ldr	r3, [r7, #12]
   11df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11df8:	4613      	mov	r3, r2
   11dfa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11dfe:	4413      	add	r3, r2
   11e00:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11e04:	461a      	mov	r2, r3
   11e06:	f243 0300 	movw	r3, #12288	; 0x3000
   11e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e0e:	441a      	add	r2, r3
   11e10:	68fb      	ldr	r3, [r7, #12]
   11e12:	f103 0304 	add.w	r3, r3, #4
   11e16:	4610      	mov	r0, r2
   11e18:	4619      	mov	r1, r3
   11e1a:	f7fd f91f 	bl	f05c <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11e1e:	68fb      	ldr	r3, [r7, #12]
   11e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11e22:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   11e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e2a:	681b      	ldr	r3, [r3, #0]
   11e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11e2e:	429a      	cmp	r2, r3
   11e30:	d906      	bls.n	11e40 <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   11e32:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e3a:	f04f 0201 	mov.w	r2, #1
   11e3e:	601a      	str	r2, [r3, #0]
	}
}
   11e40:	f107 0718 	add.w	r7, r7, #24
   11e44:	46bd      	mov	sp, r7
   11e46:	bd80      	pop	{r7, pc}

00011e48 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11e48:	b580      	push	{r7, lr}
   11e4a:	b084      	sub	sp, #16
   11e4c:	af00      	add	r7, sp, #0
   11e4e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   11e50:	687b      	ldr	r3, [r7, #4]
   11e52:	2b00      	cmp	r3, #0
   11e54:	d109      	bne.n	11e6a <vTaskSetTimeOutState+0x22>
   11e56:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e5a:	f383 8811 	msr	BASEPRI, r3
   11e5e:	f3bf 8f6f 	isb	sy
   11e62:	f3bf 8f4f 	dsb	sy
   11e66:	60fb      	str	r3, [r7, #12]
   11e68:	e7fe      	b.n	11e68 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   11e6a:	f002 f995 	bl	14198 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   11e6e:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e76:	681a      	ldr	r2, [r3, #0]
   11e78:	687b      	ldr	r3, [r7, #4]
   11e7a:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   11e7c:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e84:	681a      	ldr	r2, [r3, #0]
   11e86:	687b      	ldr	r3, [r7, #4]
   11e88:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   11e8a:	f002 f9bd 	bl	14208 <vPortExitCritical>
}
   11e8e:	f107 0710 	add.w	r7, r7, #16
   11e92:	46bd      	mov	sp, r7
   11e94:	bd80      	pop	{r7, pc}
   11e96:	bf00      	nop

00011e98 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   11e98:	b480      	push	{r7}
   11e9a:	b083      	sub	sp, #12
   11e9c:	af00      	add	r7, sp, #0
   11e9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   11ea0:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ea8:	681a      	ldr	r2, [r3, #0]
   11eaa:	687b      	ldr	r3, [r7, #4]
   11eac:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   11eae:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11eb6:	681a      	ldr	r2, [r3, #0]
   11eb8:	687b      	ldr	r3, [r7, #4]
   11eba:	605a      	str	r2, [r3, #4]
}
   11ebc:	f107 070c 	add.w	r7, r7, #12
   11ec0:	46bd      	mov	sp, r7
   11ec2:	bc80      	pop	{r7}
   11ec4:	4770      	bx	lr
   11ec6:	bf00      	nop

00011ec8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   11ec8:	b580      	push	{r7, lr}
   11eca:	b088      	sub	sp, #32
   11ecc:	af00      	add	r7, sp, #0
   11ece:	6078      	str	r0, [r7, #4]
   11ed0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   11ed2:	687b      	ldr	r3, [r7, #4]
   11ed4:	2b00      	cmp	r3, #0
   11ed6:	d109      	bne.n	11eec <xTaskCheckForTimeOut+0x24>
   11ed8:	f04f 0328 	mov.w	r3, #40	; 0x28
   11edc:	f383 8811 	msr	BASEPRI, r3
   11ee0:	f3bf 8f6f 	isb	sy
   11ee4:	f3bf 8f4f 	dsb	sy
   11ee8:	61bb      	str	r3, [r7, #24]
   11eea:	e7fe      	b.n	11eea <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   11eec:	683b      	ldr	r3, [r7, #0]
   11eee:	2b00      	cmp	r3, #0
   11ef0:	d109      	bne.n	11f06 <xTaskCheckForTimeOut+0x3e>
   11ef2:	f04f 0328 	mov.w	r3, #40	; 0x28
   11ef6:	f383 8811 	msr	BASEPRI, r3
   11efa:	f3bf 8f6f 	isb	sy
   11efe:	f3bf 8f4f 	dsb	sy
   11f02:	61fb      	str	r3, [r7, #28]
   11f04:	e7fe      	b.n	11f04 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   11f06:	f002 f947 	bl	14198 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   11f0a:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f12:	681b      	ldr	r3, [r3, #0]
   11f14:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   11f16:	687b      	ldr	r3, [r7, #4]
   11f18:	685b      	ldr	r3, [r3, #4]
   11f1a:	693a      	ldr	r2, [r7, #16]
   11f1c:	ebc3 0302 	rsb	r3, r3, r2
   11f20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   11f22:	683b      	ldr	r3, [r7, #0]
   11f24:	681b      	ldr	r3, [r3, #0]
   11f26:	f1b3 3fff 	cmp.w	r3, #4294967295
   11f2a:	d103      	bne.n	11f34 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   11f2c:	f04f 0300 	mov.w	r3, #0
   11f30:	60fb      	str	r3, [r7, #12]
   11f32:	e02b      	b.n	11f8c <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11f34:	687b      	ldr	r3, [r7, #4]
   11f36:	681a      	ldr	r2, [r3, #0]
   11f38:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f40:	681b      	ldr	r3, [r3, #0]
   11f42:	429a      	cmp	r2, r3
   11f44:	d008      	beq.n	11f58 <xTaskCheckForTimeOut+0x90>
   11f46:	687b      	ldr	r3, [r7, #4]
   11f48:	685a      	ldr	r2, [r3, #4]
   11f4a:	693b      	ldr	r3, [r7, #16]
   11f4c:	429a      	cmp	r2, r3
   11f4e:	d803      	bhi.n	11f58 <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   11f50:	f04f 0301 	mov.w	r3, #1
   11f54:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   11f56:	e019      	b.n	11f8c <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   11f58:	683b      	ldr	r3, [r7, #0]
   11f5a:	681a      	ldr	r2, [r3, #0]
   11f5c:	697b      	ldr	r3, [r7, #20]
   11f5e:	429a      	cmp	r2, r3
   11f60:	d90d      	bls.n	11f7e <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   11f62:	683b      	ldr	r3, [r7, #0]
   11f64:	681a      	ldr	r2, [r3, #0]
   11f66:	697b      	ldr	r3, [r7, #20]
   11f68:	ebc3 0202 	rsb	r2, r3, r2
   11f6c:	683b      	ldr	r3, [r7, #0]
   11f6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   11f70:	6878      	ldr	r0, [r7, #4]
   11f72:	f7ff ff91 	bl	11e98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   11f76:	f04f 0300 	mov.w	r3, #0
   11f7a:	60fb      	str	r3, [r7, #12]
   11f7c:	e006      	b.n	11f8c <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   11f7e:	683b      	ldr	r3, [r7, #0]
   11f80:	f04f 0200 	mov.w	r2, #0
   11f84:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   11f86:	f04f 0301 	mov.w	r3, #1
   11f8a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   11f8c:	f002 f93c 	bl	14208 <vPortExitCritical>

	return xReturn;
   11f90:	68fb      	ldr	r3, [r7, #12]
}
   11f92:	4618      	mov	r0, r3
   11f94:	f107 0720 	add.w	r7, r7, #32
   11f98:	46bd      	mov	sp, r7
   11f9a:	bd80      	pop	{r7, pc}

00011f9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   11f9c:	b480      	push	{r7}
   11f9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   11fa0:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fa8:	f04f 0201 	mov.w	r2, #1
   11fac:	601a      	str	r2, [r3, #0]
}
   11fae:	46bd      	mov	sp, r7
   11fb0:	bc80      	pop	{r7}
   11fb2:	4770      	bx	lr

00011fb4 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   11fb4:	b480      	push	{r7}
   11fb6:	b085      	sub	sp, #20
   11fb8:	af00      	add	r7, sp, #0
   11fba:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   11fbc:	687b      	ldr	r3, [r7, #4]
   11fbe:	2b00      	cmp	r3, #0
   11fc0:	d005      	beq.n	11fce <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11fc2:	687b      	ldr	r3, [r7, #4]
   11fc4:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   11fc6:	68fb      	ldr	r3, [r7, #12]
   11fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   11fca:	60bb      	str	r3, [r7, #8]
   11fcc:	e002      	b.n	11fd4 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   11fce:	f04f 0300 	mov.w	r3, #0
   11fd2:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   11fd4:	68bb      	ldr	r3, [r7, #8]
	}
   11fd6:	4618      	mov	r0, r3
   11fd8:	f107 0714 	add.w	r7, r7, #20
   11fdc:	46bd      	mov	sp, r7
   11fde:	bc80      	pop	{r7}
   11fe0:	4770      	bx	lr
   11fe2:	bf00      	nop

00011fe4 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   11fe4:	b480      	push	{r7}
   11fe6:	b085      	sub	sp, #20
   11fe8:	af00      	add	r7, sp, #0
   11fea:	6078      	str	r0, [r7, #4]
   11fec:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   11fee:	687b      	ldr	r3, [r7, #4]
   11ff0:	2b00      	cmp	r3, #0
   11ff2:	d004      	beq.n	11ffe <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   11ff4:	687b      	ldr	r3, [r7, #4]
   11ff6:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   11ff8:	68fb      	ldr	r3, [r7, #12]
   11ffa:	683a      	ldr	r2, [r7, #0]
   11ffc:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   11ffe:	f107 0714 	add.w	r7, r7, #20
   12002:	46bd      	mov	sp, r7
   12004:	bc80      	pop	{r7}
   12006:	4770      	bx	lr

00012008 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   12008:	b580      	push	{r7, lr}
   1200a:	b082      	sub	sp, #8
   1200c:	af00      	add	r7, sp, #0
   1200e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   12010:	f000 f868 	bl	120e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   12014:	f243 0300 	movw	r3, #12288	; 0x3000
   12018:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1201c:	681b      	ldr	r3, [r3, #0]
   1201e:	2b01      	cmp	r3, #1
   12020:	d90a      	bls.n	12038 <prvIdleTask+0x30>
			{
				taskYIELD();
   12022:	f64e 5304 	movw	r3, #60676	; 0xed04
   12026:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1202a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1202e:	601a      	str	r2, [r3, #0]
   12030:	f3bf 8f4f 	dsb	sy
   12034:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   12038:	f7ee fdb4 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   1203c:	e7e8      	b.n	12010 <prvIdleTask+0x8>
   1203e:	bf00      	nop

00012040 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   12040:	b580      	push	{r7, lr}
   12042:	b082      	sub	sp, #8
   12044:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   12046:	f04f 0300 	mov.w	r3, #0
   1204a:	607b      	str	r3, [r7, #4]
   1204c:	e013      	b.n	12076 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   1204e:	687a      	ldr	r2, [r7, #4]
   12050:	4613      	mov	r3, r2
   12052:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12056:	4413      	add	r3, r2
   12058:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1205c:	461a      	mov	r2, r3
   1205e:	f243 0300 	movw	r3, #12288	; 0x3000
   12062:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12066:	4413      	add	r3, r2
   12068:	4618      	mov	r0, r3
   1206a:	f7fc ffc5 	bl	eff8 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   1206e:	687b      	ldr	r3, [r7, #4]
   12070:	f103 0301 	add.w	r3, r3, #1
   12074:	607b      	str	r3, [r7, #4]
   12076:	687b      	ldr	r3, [r7, #4]
   12078:	2b04      	cmp	r3, #4
   1207a:	d9e8      	bls.n	1204e <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   1207c:	f243 0064 	movw	r0, #12388	; 0x3064
   12080:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12084:	f7fc ffb8 	bl	eff8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   12088:	f243 0078 	movw	r0, #12408	; 0x3078
   1208c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   12090:	f7fc ffb2 	bl	eff8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
   12094:	f243 0094 	movw	r0, #12436	; 0x3094
   12098:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1209c:	f7fc ffac 	bl	eff8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   120a0:	f243 00a8 	movw	r0, #12456	; 0x30a8
   120a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   120a8:	f7fc ffa6 	bl	eff8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   120ac:	f243 00c0 	movw	r0, #12480	; 0x30c0
   120b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   120b4:	f7fc ffa0 	bl	eff8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   120b8:	f243 038c 	movw	r3, #12428	; 0x308c
   120bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120c0:	f243 0264 	movw	r2, #12388	; 0x3064
   120c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
   120c8:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   120ca:	f243 0390 	movw	r3, #12432	; 0x3090
   120ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120d2:	f243 0278 	movw	r2, #12408	; 0x3078
   120d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
   120da:	601a      	str	r2, [r3, #0]
}
   120dc:	f107 0708 	add.w	r7, r7, #8
   120e0:	46bd      	mov	sp, r7
   120e2:	bd80      	pop	{r7, pc}

000120e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   120e4:	b580      	push	{r7, lr}
   120e6:	b082      	sub	sp, #8
   120e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   120ea:	e02b      	b.n	12144 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   120ec:	f002 f854 	bl	14198 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   120f0:	f243 03a8 	movw	r3, #12456	; 0x30a8
   120f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120f8:	68db      	ldr	r3, [r3, #12]
   120fa:	68db      	ldr	r3, [r3, #12]
   120fc:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   120fe:	687b      	ldr	r3, [r7, #4]
   12100:	f103 0304 	add.w	r3, r3, #4
   12104:	4618      	mov	r0, r3
   12106:	f7fd f807 	bl	f118 <uxListRemove>
				--uxCurrentNumberOfTasks;
   1210a:	f243 03d4 	movw	r3, #12500	; 0x30d4
   1210e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12112:	681b      	ldr	r3, [r3, #0]
   12114:	f103 32ff 	add.w	r2, r3, #4294967295
   12118:	f243 03d4 	movw	r3, #12500	; 0x30d4
   1211c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12120:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   12122:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12126:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1212a:	681b      	ldr	r3, [r3, #0]
   1212c:	f103 32ff 	add.w	r2, r3, #4294967295
   12130:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12134:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12138:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   1213a:	f002 f865 	bl	14208 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   1213e:	6878      	ldr	r0, [r7, #4]
   12140:	f000 f8f8 	bl	12334 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   12144:	f243 03bc 	movw	r3, #12476	; 0x30bc
   12148:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1214c:	681b      	ldr	r3, [r3, #0]
   1214e:	2b00      	cmp	r3, #0
   12150:	d1cc      	bne.n	120ec <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   12152:	f107 0708 	add.w	r7, r7, #8
   12156:	46bd      	mov	sp, r7
   12158:	bd80      	pop	{r7, pc}
   1215a:	bf00      	nop

0001215c <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   1215c:	b580      	push	{r7, lr}
   1215e:	b086      	sub	sp, #24
   12160:	af00      	add	r7, sp, #0
   12162:	60f8      	str	r0, [r7, #12]
   12164:	60b9      	str	r1, [r7, #8]
   12166:	607a      	str	r2, [r7, #4]
   12168:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   1216a:	68fb      	ldr	r3, [r7, #12]
   1216c:	2b00      	cmp	r3, #0
   1216e:	d105      	bne.n	1217c <vTaskGetInfo+0x20>
   12170:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12174:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12178:	681b      	ldr	r3, [r3, #0]
   1217a:	e000      	b.n	1217e <vTaskGetInfo+0x22>
   1217c:	68fb      	ldr	r3, [r7, #12]
   1217e:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   12180:	68bb      	ldr	r3, [r7, #8]
   12182:	697a      	ldr	r2, [r7, #20]
   12184:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   12186:	697b      	ldr	r3, [r7, #20]
   12188:	f103 0234 	add.w	r2, r3, #52	; 0x34
   1218c:	68bb      	ldr	r3, [r7, #8]
   1218e:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   12190:	697b      	ldr	r3, [r7, #20]
   12192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12194:	68bb      	ldr	r3, [r7, #8]
   12196:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   12198:	697b      	ldr	r3, [r7, #20]
   1219a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1219c:	68bb      	ldr	r3, [r7, #8]
   1219e:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   121a0:	697b      	ldr	r3, [r7, #20]
   121a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   121a4:	68bb      	ldr	r3, [r7, #8]
   121a6:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   121a8:	697b      	ldr	r3, [r7, #20]
   121aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   121ac:	68bb      	ldr	r3, [r7, #8]
   121ae:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   121b0:	697b      	ldr	r3, [r7, #20]
   121b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   121b4:	68bb      	ldr	r3, [r7, #8]
   121b6:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   121b8:	78fb      	ldrb	r3, [r7, #3]
   121ba:	2b05      	cmp	r3, #5
   121bc:	d01f      	beq.n	121fe <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   121be:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   121c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121c6:	681b      	ldr	r3, [r3, #0]
   121c8:	697a      	ldr	r2, [r7, #20]
   121ca:	429a      	cmp	r2, r3
   121cc:	d104      	bne.n	121d8 <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   121ce:	68bb      	ldr	r3, [r7, #8]
   121d0:	f04f 0200 	mov.w	r2, #0
   121d4:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   121d6:	e01b      	b.n	12210 <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   121d8:	68bb      	ldr	r3, [r7, #8]
   121da:	78fa      	ldrb	r2, [r7, #3]
   121dc:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   121de:	78fb      	ldrb	r3, [r7, #3]
   121e0:	2b03      	cmp	r3, #3
   121e2:	d114      	bne.n	1220e <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   121e4:	f7ff f8f6 	bl	113d4 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   121e8:	697b      	ldr	r3, [r7, #20]
   121ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   121ec:	2b00      	cmp	r3, #0
   121ee:	d003      	beq.n	121f8 <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   121f0:	68bb      	ldr	r3, [r7, #8]
   121f2:	f04f 0202 	mov.w	r2, #2
   121f6:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   121f8:	f7ff f8fe 	bl	113f8 <xTaskResumeAll>
   121fc:	e008      	b.n	12210 <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   121fe:	6978      	ldr	r0, [r7, #20]
   12200:	f7fe fd06 	bl	10c10 <eTaskGetState>
   12204:	4603      	mov	r3, r0
   12206:	461a      	mov	r2, r3
   12208:	68bb      	ldr	r3, [r7, #8]
   1220a:	731a      	strb	r2, [r3, #12]
   1220c:	e000      	b.n	12210 <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   1220e:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   12210:	687b      	ldr	r3, [r7, #4]
   12212:	2b00      	cmp	r3, #0
   12214:	d009      	beq.n	1222a <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   12216:	697b      	ldr	r3, [r7, #20]
   12218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1221a:	4618      	mov	r0, r3
   1221c:	f000 f86a 	bl	122f4 <prvTaskCheckFreeStackSpace>
   12220:	4603      	mov	r3, r0
   12222:	461a      	mov	r2, r3
   12224:	68bb      	ldr	r3, [r7, #8]
   12226:	841a      	strh	r2, [r3, #32]
   12228:	e003      	b.n	12232 <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   1222a:	68bb      	ldr	r3, [r7, #8]
   1222c:	f04f 0200 	mov.w	r2, #0
   12230:	841a      	strh	r2, [r3, #32]
		}
	}
   12232:	f107 0718 	add.w	r7, r7, #24
   12236:	46bd      	mov	sp, r7
   12238:	bd80      	pop	{r7, pc}
   1223a:	bf00      	nop

0001223c <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   1223c:	b580      	push	{r7, lr}
   1223e:	b08a      	sub	sp, #40	; 0x28
   12240:	af00      	add	r7, sp, #0
   12242:	60f8      	str	r0, [r7, #12]
   12244:	60b9      	str	r1, [r7, #8]
   12246:	4613      	mov	r3, r2
   12248:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   1224a:	f04f 0300 	mov.w	r3, #0
   1224e:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   12250:	68bb      	ldr	r3, [r7, #8]
   12252:	681b      	ldr	r3, [r3, #0]
   12254:	2b00      	cmp	r3, #0
   12256:	d046      	beq.n	122e6 <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12258:	68bb      	ldr	r3, [r7, #8]
   1225a:	623b      	str	r3, [r7, #32]
   1225c:	6a3b      	ldr	r3, [r7, #32]
   1225e:	685b      	ldr	r3, [r3, #4]
   12260:	685a      	ldr	r2, [r3, #4]
   12262:	6a3b      	ldr	r3, [r7, #32]
   12264:	605a      	str	r2, [r3, #4]
   12266:	6a3b      	ldr	r3, [r7, #32]
   12268:	685a      	ldr	r2, [r3, #4]
   1226a:	6a3b      	ldr	r3, [r7, #32]
   1226c:	f103 0308 	add.w	r3, r3, #8
   12270:	429a      	cmp	r2, r3
   12272:	d104      	bne.n	1227e <prvListTasksWithinSingleList+0x42>
   12274:	6a3b      	ldr	r3, [r7, #32]
   12276:	685b      	ldr	r3, [r3, #4]
   12278:	685a      	ldr	r2, [r3, #4]
   1227a:	6a3b      	ldr	r3, [r7, #32]
   1227c:	605a      	str	r2, [r3, #4]
   1227e:	6a3b      	ldr	r3, [r7, #32]
   12280:	685b      	ldr	r3, [r3, #4]
   12282:	68db      	ldr	r3, [r3, #12]
   12284:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12286:	68bb      	ldr	r3, [r7, #8]
   12288:	627b      	str	r3, [r7, #36]	; 0x24
   1228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1228c:	685b      	ldr	r3, [r3, #4]
   1228e:	685a      	ldr	r2, [r3, #4]
   12290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12292:	605a      	str	r2, [r3, #4]
   12294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   12296:	685a      	ldr	r2, [r3, #4]
   12298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1229a:	f103 0308 	add.w	r3, r3, #8
   1229e:	429a      	cmp	r2, r3
   122a0:	d104      	bne.n	122ac <prvListTasksWithinSingleList+0x70>
   122a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   122a4:	685b      	ldr	r3, [r3, #4]
   122a6:	685a      	ldr	r2, [r3, #4]
   122a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   122aa:	605a      	str	r2, [r3, #4]
   122ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   122ae:	685b      	ldr	r3, [r3, #4]
   122b0:	68db      	ldr	r3, [r3, #12]
   122b2:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   122b4:	69fa      	ldr	r2, [r7, #28]
   122b6:	4613      	mov	r3, r2
   122b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   122bc:	4413      	add	r3, r2
   122be:	ea4f 0383 	mov.w	r3, r3, lsl #2
   122c2:	461a      	mov	r2, r3
   122c4:	68fb      	ldr	r3, [r7, #12]
   122c6:	441a      	add	r2, r3
   122c8:	79fb      	ldrb	r3, [r7, #7]
   122ca:	6978      	ldr	r0, [r7, #20]
   122cc:	4611      	mov	r1, r2
   122ce:	f04f 0201 	mov.w	r2, #1
   122d2:	f7ff ff43 	bl	1215c <vTaskGetInfo>
				uxTask++;
   122d6:	69fb      	ldr	r3, [r7, #28]
   122d8:	f103 0301 	add.w	r3, r3, #1
   122dc:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   122de:	697a      	ldr	r2, [r7, #20]
   122e0:	69bb      	ldr	r3, [r7, #24]
   122e2:	429a      	cmp	r2, r3
   122e4:	d1cf      	bne.n	12286 <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   122e6:	69fb      	ldr	r3, [r7, #28]
	}
   122e8:	4618      	mov	r0, r3
   122ea:	f107 0728 	add.w	r7, r7, #40	; 0x28
   122ee:	46bd      	mov	sp, r7
   122f0:	bd80      	pop	{r7, pc}
   122f2:	bf00      	nop

000122f4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   122f4:	b480      	push	{r7}
   122f6:	b085      	sub	sp, #20
   122f8:	af00      	add	r7, sp, #0
   122fa:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   122fc:	f04f 0300 	mov.w	r3, #0
   12300:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12302:	e007      	b.n	12314 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   12304:	687b      	ldr	r3, [r7, #4]
   12306:	f103 0301 	add.w	r3, r3, #1
   1230a:	607b      	str	r3, [r7, #4]
			ulCount++;
   1230c:	68fb      	ldr	r3, [r7, #12]
   1230e:	f103 0301 	add.w	r3, r3, #1
   12312:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12314:	687b      	ldr	r3, [r7, #4]
   12316:	781b      	ldrb	r3, [r3, #0]
   12318:	2ba5      	cmp	r3, #165	; 0xa5
   1231a:	d0f3      	beq.n	12304 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   1231c:	68fb      	ldr	r3, [r7, #12]
   1231e:	ea4f 0393 	mov.w	r3, r3, lsr #2
   12322:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   12324:	68fb      	ldr	r3, [r7, #12]
   12326:	b29b      	uxth	r3, r3
	}
   12328:	4618      	mov	r0, r3
   1232a:	f107 0714 	add.w	r7, r7, #20
   1232e:	46bd      	mov	sp, r7
   12330:	bc80      	pop	{r7}
   12332:	4770      	bx	lr

00012334 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   12334:	b580      	push	{r7, lr}
   12336:	b082      	sub	sp, #8
   12338:	af00      	add	r7, sp, #0
   1233a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   1233c:	687b      	ldr	r3, [r7, #4]
   1233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   12340:	4618      	mov	r0, r3
   12342:	f001 fd61 	bl	13e08 <vPortFree>
			vPortFree( pxTCB );
   12346:	6878      	ldr	r0, [r7, #4]
   12348:	f001 fd5e 	bl	13e08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   1234c:	f107 0708 	add.w	r7, r7, #8
   12350:	46bd      	mov	sp, r7
   12352:	bd80      	pop	{r7, pc}

00012354 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   12354:	b480      	push	{r7}
   12356:	b083      	sub	sp, #12
   12358:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   1235a:	f243 038c 	movw	r3, #12428	; 0x308c
   1235e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12362:	681b      	ldr	r3, [r3, #0]
   12364:	681b      	ldr	r3, [r3, #0]
   12366:	2b00      	cmp	r3, #0
   12368:	d107      	bne.n	1237a <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   1236a:	f243 03f4 	movw	r3, #12532	; 0x30f4
   1236e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12372:	f04f 32ff 	mov.w	r2, #4294967295
   12376:	601a      	str	r2, [r3, #0]
   12378:	e00e      	b.n	12398 <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1237a:	f243 038c 	movw	r3, #12428	; 0x308c
   1237e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12382:	681b      	ldr	r3, [r3, #0]
   12384:	68db      	ldr	r3, [r3, #12]
   12386:	68db      	ldr	r3, [r3, #12]
   12388:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   1238a:	687b      	ldr	r3, [r7, #4]
   1238c:	685a      	ldr	r2, [r3, #4]
   1238e:	f243 03f4 	movw	r3, #12532	; 0x30f4
   12392:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12396:	601a      	str	r2, [r3, #0]
	}
}
   12398:	f107 070c 	add.w	r7, r7, #12
   1239c:	46bd      	mov	sp, r7
   1239e:	bc80      	pop	{r7}
   123a0:	4770      	bx	lr
   123a2:	bf00      	nop

000123a4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   123a4:	b480      	push	{r7}
   123a6:	b083      	sub	sp, #12
   123a8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   123aa:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   123ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123b2:	681b      	ldr	r3, [r3, #0]
   123b4:	607b      	str	r3, [r7, #4]

		return xReturn;
   123b6:	687b      	ldr	r3, [r7, #4]
	}
   123b8:	4618      	mov	r0, r3
   123ba:	f107 070c 	add.w	r7, r7, #12
   123be:	46bd      	mov	sp, r7
   123c0:	bc80      	pop	{r7}
   123c2:	4770      	bx	lr

000123c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   123c4:	b480      	push	{r7}
   123c6:	b083      	sub	sp, #12
   123c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   123ca:	f243 03e0 	movw	r3, #12512	; 0x30e0
   123ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123d2:	681b      	ldr	r3, [r3, #0]
   123d4:	2b00      	cmp	r3, #0
   123d6:	d103      	bne.n	123e0 <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   123d8:	f04f 0301 	mov.w	r3, #1
   123dc:	607b      	str	r3, [r7, #4]
   123de:	e00d      	b.n	123fc <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   123e0:	f243 03fc 	movw	r3, #12540	; 0x30fc
   123e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123e8:	681b      	ldr	r3, [r3, #0]
   123ea:	2b00      	cmp	r3, #0
   123ec:	d103      	bne.n	123f6 <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   123ee:	f04f 0302 	mov.w	r3, #2
   123f2:	607b      	str	r3, [r7, #4]
   123f4:	e002      	b.n	123fc <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   123f6:	f04f 0300 	mov.w	r3, #0
   123fa:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   123fc:	687b      	ldr	r3, [r7, #4]
	}
   123fe:	4618      	mov	r0, r3
   12400:	f107 070c 	add.w	r7, r7, #12
   12404:	46bd      	mov	sp, r7
   12406:	bc80      	pop	{r7}
   12408:	4770      	bx	lr
   1240a:	bf00      	nop

0001240c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   1240c:	b580      	push	{r7, lr}
   1240e:	b084      	sub	sp, #16
   12410:	af00      	add	r7, sp, #0
   12412:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   12414:	687b      	ldr	r3, [r7, #4]
   12416:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12418:	f04f 0300 	mov.w	r3, #0
   1241c:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   1241e:	687b      	ldr	r3, [r7, #4]
   12420:	2b00      	cmp	r3, #0
   12422:	f000 80a2 	beq.w	1256a <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   12426:	68bb      	ldr	r3, [r7, #8]
   12428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1242a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1242e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12432:	681b      	ldr	r3, [r3, #0]
   12434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12436:	429a      	cmp	r2, r3
   12438:	f080 808a 	bcs.w	12550 <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   1243c:	68bb      	ldr	r3, [r7, #8]
   1243e:	699b      	ldr	r3, [r3, #24]
   12440:	2b00      	cmp	r3, #0
   12442:	db09      	blt.n	12458 <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12444:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12448:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1244c:	681b      	ldr	r3, [r3, #0]
   1244e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12450:	f1c3 0205 	rsb	r2, r3, #5
   12454:	68bb      	ldr	r3, [r7, #8]
   12456:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   12458:	68bb      	ldr	r3, [r7, #8]
   1245a:	6959      	ldr	r1, [r3, #20]
   1245c:	68bb      	ldr	r3, [r7, #8]
   1245e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12460:	4613      	mov	r3, r2
   12462:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12466:	4413      	add	r3, r2
   12468:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1246c:	461a      	mov	r2, r3
   1246e:	f243 0300 	movw	r3, #12288	; 0x3000
   12472:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12476:	4413      	add	r3, r2
   12478:	4299      	cmp	r1, r3
   1247a:	d15d      	bne.n	12538 <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1247c:	68bb      	ldr	r3, [r7, #8]
   1247e:	f103 0304 	add.w	r3, r3, #4
   12482:	4618      	mov	r0, r3
   12484:	f7fc fe48 	bl	f118 <uxListRemove>
   12488:	4603      	mov	r3, r0
   1248a:	2b00      	cmp	r3, #0
   1248c:	d124      	bne.n	124d8 <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   1248e:	68bb      	ldr	r3, [r7, #8]
   12490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12492:	4613      	mov	r3, r2
   12494:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12498:	4413      	add	r3, r2
   1249a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1249e:	461a      	mov	r2, r3
   124a0:	f243 0300 	movw	r3, #12288	; 0x3000
   124a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124a8:	4413      	add	r3, r2
   124aa:	681b      	ldr	r3, [r3, #0]
   124ac:	2b00      	cmp	r3, #0
   124ae:	d113      	bne.n	124d8 <xTaskPriorityInherit+0xcc>
   124b0:	68bb      	ldr	r3, [r7, #8]
   124b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124b4:	f04f 0201 	mov.w	r2, #1
   124b8:	fa02 f303 	lsl.w	r3, r2, r3
   124bc:	ea6f 0203 	mvn.w	r2, r3
   124c0:	f243 03dc 	movw	r3, #12508	; 0x30dc
   124c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124c8:	681b      	ldr	r3, [r3, #0]
   124ca:	ea02 0203 	and.w	r2, r2, r3
   124ce:	f243 03dc 	movw	r3, #12508	; 0x30dc
   124d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124d6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   124d8:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   124dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124e0:	681b      	ldr	r3, [r3, #0]
   124e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   124e4:	68bb      	ldr	r3, [r7, #8]
   124e6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   124e8:	68bb      	ldr	r3, [r7, #8]
   124ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   124ec:	f04f 0201 	mov.w	r2, #1
   124f0:	fa02 f203 	lsl.w	r2, r2, r3
   124f4:	f243 03dc 	movw	r3, #12508	; 0x30dc
   124f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   124fc:	681b      	ldr	r3, [r3, #0]
   124fe:	ea42 0203 	orr.w	r2, r2, r3
   12502:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12506:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1250a:	601a      	str	r2, [r3, #0]
   1250c:	68bb      	ldr	r3, [r7, #8]
   1250e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12510:	4613      	mov	r3, r2
   12512:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12516:	4413      	add	r3, r2
   12518:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1251c:	461a      	mov	r2, r3
   1251e:	f243 0300 	movw	r3, #12288	; 0x3000
   12522:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12526:	441a      	add	r2, r3
   12528:	68bb      	ldr	r3, [r7, #8]
   1252a:	f103 0304 	add.w	r3, r3, #4
   1252e:	4610      	mov	r0, r2
   12530:	4619      	mov	r1, r3
   12532:	f7fc fd93 	bl	f05c <vListInsertEnd>
   12536:	e007      	b.n	12548 <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   12538:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1253c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12540:	681b      	ldr	r3, [r3, #0]
   12542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12544:	68bb      	ldr	r3, [r7, #8]
   12546:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   12548:	f04f 0301 	mov.w	r3, #1
   1254c:	60fb      	str	r3, [r7, #12]
   1254e:	e00c      	b.n	1256a <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   12550:	68bb      	ldr	r3, [r7, #8]
   12552:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12554:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12558:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1255c:	681b      	ldr	r3, [r3, #0]
   1255e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12560:	429a      	cmp	r2, r3
   12562:	d202      	bcs.n	1256a <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   12564:	f04f 0301 	mov.w	r3, #1
   12568:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   1256a:	68fb      	ldr	r3, [r7, #12]
	}
   1256c:	4618      	mov	r0, r3
   1256e:	f107 0710 	add.w	r7, r7, #16
   12572:	46bd      	mov	sp, r7
   12574:	bd80      	pop	{r7, pc}
   12576:	bf00      	nop

00012578 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   12578:	b580      	push	{r7, lr}
   1257a:	b086      	sub	sp, #24
   1257c:	af00      	add	r7, sp, #0
   1257e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   12580:	687b      	ldr	r3, [r7, #4]
   12582:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12584:	f04f 0300 	mov.w	r3, #0
   12588:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   1258a:	687b      	ldr	r3, [r7, #4]
   1258c:	2b00      	cmp	r3, #0
   1258e:	f000 8092 	beq.w	126b6 <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   12592:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12596:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1259a:	681b      	ldr	r3, [r3, #0]
   1259c:	68ba      	ldr	r2, [r7, #8]
   1259e:	429a      	cmp	r2, r3
   125a0:	d009      	beq.n	125b6 <xTaskPriorityDisinherit+0x3e>
   125a2:	f04f 0328 	mov.w	r3, #40	; 0x28
   125a6:	f383 8811 	msr	BASEPRI, r3
   125aa:	f3bf 8f6f 	isb	sy
   125ae:	f3bf 8f4f 	dsb	sy
   125b2:	613b      	str	r3, [r7, #16]
   125b4:	e7fe      	b.n	125b4 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   125b6:	68bb      	ldr	r3, [r7, #8]
   125b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   125ba:	2b00      	cmp	r3, #0
   125bc:	d109      	bne.n	125d2 <xTaskPriorityDisinherit+0x5a>
   125be:	f04f 0328 	mov.w	r3, #40	; 0x28
   125c2:	f383 8811 	msr	BASEPRI, r3
   125c6:	f3bf 8f6f 	isb	sy
   125ca:	f3bf 8f4f 	dsb	sy
   125ce:	617b      	str	r3, [r7, #20]
   125d0:	e7fe      	b.n	125d0 <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   125d2:	68bb      	ldr	r3, [r7, #8]
   125d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   125d6:	f103 32ff 	add.w	r2, r3, #4294967295
   125da:	68bb      	ldr	r3, [r7, #8]
   125dc:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   125de:	68bb      	ldr	r3, [r7, #8]
   125e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   125e2:	68bb      	ldr	r3, [r7, #8]
   125e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   125e6:	429a      	cmp	r2, r3
   125e8:	d065      	beq.n	126b6 <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   125ea:	68bb      	ldr	r3, [r7, #8]
   125ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   125ee:	2b00      	cmp	r3, #0
   125f0:	d161      	bne.n	126b6 <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   125f2:	68bb      	ldr	r3, [r7, #8]
   125f4:	f103 0304 	add.w	r3, r3, #4
   125f8:	4618      	mov	r0, r3
   125fa:	f7fc fd8d 	bl	f118 <uxListRemove>
   125fe:	4603      	mov	r3, r0
   12600:	2b00      	cmp	r3, #0
   12602:	d124      	bne.n	1264e <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12604:	68bb      	ldr	r3, [r7, #8]
   12606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12608:	4613      	mov	r3, r2
   1260a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1260e:	4413      	add	r3, r2
   12610:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12614:	461a      	mov	r2, r3
   12616:	f243 0300 	movw	r3, #12288	; 0x3000
   1261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1261e:	4413      	add	r3, r2
   12620:	681b      	ldr	r3, [r3, #0]
   12622:	2b00      	cmp	r3, #0
   12624:	d113      	bne.n	1264e <xTaskPriorityDisinherit+0xd6>
   12626:	68bb      	ldr	r3, [r7, #8]
   12628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1262a:	f04f 0201 	mov.w	r2, #1
   1262e:	fa02 f303 	lsl.w	r3, r2, r3
   12632:	ea6f 0203 	mvn.w	r2, r3
   12636:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1263e:	681b      	ldr	r3, [r3, #0]
   12640:	ea02 0203 	and.w	r2, r2, r3
   12644:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12648:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1264c:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   1264e:	68bb      	ldr	r3, [r7, #8]
   12650:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12652:	68bb      	ldr	r3, [r7, #8]
   12654:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12656:	68bb      	ldr	r3, [r7, #8]
   12658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1265a:	f1c3 0205 	rsb	r2, r3, #5
   1265e:	68bb      	ldr	r3, [r7, #8]
   12660:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   12662:	68bb      	ldr	r3, [r7, #8]
   12664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12666:	f04f 0201 	mov.w	r2, #1
   1266a:	fa02 f203 	lsl.w	r2, r2, r3
   1266e:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12672:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12676:	681b      	ldr	r3, [r3, #0]
   12678:	ea42 0203 	orr.w	r2, r2, r3
   1267c:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12680:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12684:	601a      	str	r2, [r3, #0]
   12686:	68bb      	ldr	r3, [r7, #8]
   12688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1268a:	4613      	mov	r3, r2
   1268c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12690:	4413      	add	r3, r2
   12692:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12696:	461a      	mov	r2, r3
   12698:	f243 0300 	movw	r3, #12288	; 0x3000
   1269c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126a0:	441a      	add	r2, r3
   126a2:	68bb      	ldr	r3, [r7, #8]
   126a4:	f103 0304 	add.w	r3, r3, #4
   126a8:	4610      	mov	r0, r2
   126aa:	4619      	mov	r1, r3
   126ac:	f7fc fcd6 	bl	f05c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   126b0:	f04f 0301 	mov.w	r3, #1
   126b4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   126b6:	68fb      	ldr	r3, [r7, #12]
	}
   126b8:	4618      	mov	r0, r3
   126ba:	f107 0718 	add.w	r7, r7, #24
   126be:	46bd      	mov	sp, r7
   126c0:	bd80      	pop	{r7, pc}
   126c2:	bf00      	nop

000126c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   126c4:	b580      	push	{r7, lr}
   126c6:	b088      	sub	sp, #32
   126c8:	af00      	add	r7, sp, #0
   126ca:	6078      	str	r0, [r7, #4]
   126cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   126ce:	687b      	ldr	r3, [r7, #4]
   126d0:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   126d2:	f04f 0301 	mov.w	r3, #1
   126d6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   126d8:	687b      	ldr	r3, [r7, #4]
   126da:	2b00      	cmp	r3, #0
   126dc:	f000 80ac 	beq.w	12838 <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   126e0:	68bb      	ldr	r3, [r7, #8]
   126e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   126e4:	2b00      	cmp	r3, #0
   126e6:	d109      	bne.n	126fc <vTaskPriorityDisinheritAfterTimeout+0x38>
   126e8:	f04f 0328 	mov.w	r3, #40	; 0x28
   126ec:	f383 8811 	msr	BASEPRI, r3
   126f0:	f3bf 8f6f 	isb	sy
   126f4:	f3bf 8f4f 	dsb	sy
   126f8:	61bb      	str	r3, [r7, #24]
   126fa:	e7fe      	b.n	126fa <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   126fc:	68bb      	ldr	r3, [r7, #8]
   126fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12700:	683b      	ldr	r3, [r7, #0]
   12702:	429a      	cmp	r2, r3
   12704:	d202      	bcs.n	1270c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   12706:	683b      	ldr	r3, [r7, #0]
   12708:	613b      	str	r3, [r7, #16]
   1270a:	e002      	b.n	12712 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   1270c:	68bb      	ldr	r3, [r7, #8]
   1270e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12710:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   12712:	68bb      	ldr	r3, [r7, #8]
   12714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12716:	693b      	ldr	r3, [r7, #16]
   12718:	429a      	cmp	r2, r3
   1271a:	f000 808d 	beq.w	12838 <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   1271e:	68bb      	ldr	r3, [r7, #8]
   12720:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12722:	697b      	ldr	r3, [r7, #20]
   12724:	429a      	cmp	r2, r3
   12726:	f040 8087 	bne.w	12838 <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   1272a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1272e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12732:	681b      	ldr	r3, [r3, #0]
   12734:	68ba      	ldr	r2, [r7, #8]
   12736:	429a      	cmp	r2, r3
   12738:	d109      	bne.n	1274e <vTaskPriorityDisinheritAfterTimeout+0x8a>
   1273a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1273e:	f383 8811 	msr	BASEPRI, r3
   12742:	f3bf 8f6f 	isb	sy
   12746:	f3bf 8f4f 	dsb	sy
   1274a:	61fb      	str	r3, [r7, #28]
   1274c:	e7fe      	b.n	1274c <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   1274e:	68bb      	ldr	r3, [r7, #8]
   12750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12752:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   12754:	68bb      	ldr	r3, [r7, #8]
   12756:	693a      	ldr	r2, [r7, #16]
   12758:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   1275a:	68bb      	ldr	r3, [r7, #8]
   1275c:	699b      	ldr	r3, [r3, #24]
   1275e:	2b00      	cmp	r3, #0
   12760:	db04      	blt.n	1276c <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12762:	693b      	ldr	r3, [r7, #16]
   12764:	f1c3 0205 	rsb	r2, r3, #5
   12768:	68bb      	ldr	r3, [r7, #8]
   1276a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   1276c:	68bb      	ldr	r3, [r7, #8]
   1276e:	6959      	ldr	r1, [r3, #20]
   12770:	68fa      	ldr	r2, [r7, #12]
   12772:	4613      	mov	r3, r2
   12774:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12778:	4413      	add	r3, r2
   1277a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1277e:	461a      	mov	r2, r3
   12780:	f243 0300 	movw	r3, #12288	; 0x3000
   12784:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12788:	4413      	add	r3, r2
   1278a:	4299      	cmp	r1, r3
   1278c:	d154      	bne.n	12838 <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1278e:	68bb      	ldr	r3, [r7, #8]
   12790:	f103 0304 	add.w	r3, r3, #4
   12794:	4618      	mov	r0, r3
   12796:	f7fc fcbf 	bl	f118 <uxListRemove>
   1279a:	4603      	mov	r3, r0
   1279c:	2b00      	cmp	r3, #0
   1279e:	d124      	bne.n	127ea <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   127a0:	68bb      	ldr	r3, [r7, #8]
   127a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   127a4:	4613      	mov	r3, r2
   127a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   127aa:	4413      	add	r3, r2
   127ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
   127b0:	461a      	mov	r2, r3
   127b2:	f243 0300 	movw	r3, #12288	; 0x3000
   127b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127ba:	4413      	add	r3, r2
   127bc:	681b      	ldr	r3, [r3, #0]
   127be:	2b00      	cmp	r3, #0
   127c0:	d113      	bne.n	127ea <vTaskPriorityDisinheritAfterTimeout+0x126>
   127c2:	68bb      	ldr	r3, [r7, #8]
   127c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   127c6:	f04f 0201 	mov.w	r2, #1
   127ca:	fa02 f303 	lsl.w	r3, r2, r3
   127ce:	ea6f 0203 	mvn.w	r2, r3
   127d2:	f243 03dc 	movw	r3, #12508	; 0x30dc
   127d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127da:	681b      	ldr	r3, [r3, #0]
   127dc:	ea02 0203 	and.w	r2, r2, r3
   127e0:	f243 03dc 	movw	r3, #12508	; 0x30dc
   127e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127e8:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   127ea:	68bb      	ldr	r3, [r7, #8]
   127ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   127ee:	f04f 0201 	mov.w	r2, #1
   127f2:	fa02 f203 	lsl.w	r2, r2, r3
   127f6:	f243 03dc 	movw	r3, #12508	; 0x30dc
   127fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127fe:	681b      	ldr	r3, [r3, #0]
   12800:	ea42 0203 	orr.w	r2, r2, r3
   12804:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12808:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1280c:	601a      	str	r2, [r3, #0]
   1280e:	68bb      	ldr	r3, [r7, #8]
   12810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12812:	4613      	mov	r3, r2
   12814:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12818:	4413      	add	r3, r2
   1281a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1281e:	461a      	mov	r2, r3
   12820:	f243 0300 	movw	r3, #12288	; 0x3000
   12824:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12828:	441a      	add	r2, r3
   1282a:	68bb      	ldr	r3, [r7, #8]
   1282c:	f103 0304 	add.w	r3, r3, #4
   12830:	4610      	mov	r0, r2
   12832:	4619      	mov	r1, r3
   12834:	f7fc fc12 	bl	f05c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12838:	f107 0720 	add.w	r7, r7, #32
   1283c:	46bd      	mov	sp, r7
   1283e:	bd80      	pop	{r7, pc}

00012840 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   12840:	b580      	push	{r7, lr}
   12842:	b084      	sub	sp, #16
   12844:	af00      	add	r7, sp, #0
   12846:	6078      	str	r0, [r7, #4]
   12848:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   1284a:	6878      	ldr	r0, [r7, #4]
   1284c:	6839      	ldr	r1, [r7, #0]
   1284e:	f002 f859 	bl	14904 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12852:	6878      	ldr	r0, [r7, #4]
   12854:	f002 f8b4 	bl	149c0 <strlen>
   12858:	4603      	mov	r3, r0
   1285a:	60fb      	str	r3, [r7, #12]
   1285c:	e009      	b.n	12872 <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   1285e:	687a      	ldr	r2, [r7, #4]
   12860:	68fb      	ldr	r3, [r7, #12]
   12862:	4413      	add	r3, r2
   12864:	f04f 0220 	mov.w	r2, #32
   12868:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   1286a:	68fb      	ldr	r3, [r7, #12]
   1286c:	f103 0301 	add.w	r3, r3, #1
   12870:	60fb      	str	r3, [r7, #12]
   12872:	68fb      	ldr	r3, [r7, #12]
   12874:	2b08      	cmp	r3, #8
   12876:	d9f2      	bls.n	1285e <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   12878:	687a      	ldr	r2, [r7, #4]
   1287a:	68fb      	ldr	r3, [r7, #12]
   1287c:	4413      	add	r3, r2
   1287e:	f04f 0200 	mov.w	r2, #0
   12882:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12884:	687a      	ldr	r2, [r7, #4]
   12886:	68fb      	ldr	r3, [r7, #12]
   12888:	4413      	add	r3, r2
	}
   1288a:	4618      	mov	r0, r3
   1288c:	f107 0710 	add.w	r7, r7, #16
   12890:	46bd      	mov	sp, r7
   12892:	bd80      	pop	{r7, pc}

00012894 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12894:	b580      	push	{r7, lr}
   12896:	b088      	sub	sp, #32
   12898:	af02      	add	r7, sp, #8
   1289a:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   1289c:	687b      	ldr	r3, [r7, #4]
   1289e:	f04f 0200 	mov.w	r2, #0
   128a2:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   128a4:	f243 03d4 	movw	r3, #12500	; 0x30d4
   128a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128ac:	681b      	ldr	r3, [r3, #0]
   128ae:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   128b0:	f243 03d4 	movw	r3, #12500	; 0x30d4
   128b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128b8:	681a      	ldr	r2, [r3, #0]
   128ba:	4613      	mov	r3, r2
   128bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128c0:	4413      	add	r3, r2
   128c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128c6:	4618      	mov	r0, r3
   128c8:	f001 f9e8 	bl	13c9c <pvPortMalloc>
   128cc:	4603      	mov	r3, r0
   128ce:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   128d0:	68bb      	ldr	r3, [r7, #8]
   128d2:	2b00      	cmp	r3, #0
   128d4:	f000 8091 	beq.w	129fa <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   128d8:	68b8      	ldr	r0, [r7, #8]
   128da:	68f9      	ldr	r1, [r7, #12]
   128dc:	f04f 0200 	mov.w	r2, #0
   128e0:	f7fe feb0 	bl	11644 <uxTaskGetSystemState>
   128e4:	4603      	mov	r3, r0
   128e6:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   128e8:	f04f 0300 	mov.w	r3, #0
   128ec:	613b      	str	r3, [r7, #16]
   128ee:	e07c      	b.n	129ea <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   128f0:	693a      	ldr	r2, [r7, #16]
   128f2:	4613      	mov	r3, r2
   128f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   128f8:	4413      	add	r3, r2
   128fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128fe:	461a      	mov	r2, r3
   12900:	68bb      	ldr	r3, [r7, #8]
   12902:	4413      	add	r3, r2
   12904:	7b1b      	ldrb	r3, [r3, #12]
   12906:	2b04      	cmp	r3, #4
   12908:	d820      	bhi.n	1294c <vTaskList+0xb8>
   1290a:	a201      	add	r2, pc, #4	; (adr r2, 12910 <vTaskList+0x7c>)
   1290c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12910:	00012925 	.word	0x00012925
   12914:	0001292d 	.word	0x0001292d
   12918:	00012935 	.word	0x00012935
   1291c:	0001293d 	.word	0x0001293d
   12920:	00012945 	.word	0x00012945
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   12924:	f04f 0358 	mov.w	r3, #88	; 0x58
   12928:	75fb      	strb	r3, [r7, #23]
										break;
   1292a:	e012      	b.n	12952 <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   1292c:	f04f 0352 	mov.w	r3, #82	; 0x52
   12930:	75fb      	strb	r3, [r7, #23]
										break;
   12932:	e00e      	b.n	12952 <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   12934:	f04f 0342 	mov.w	r3, #66	; 0x42
   12938:	75fb      	strb	r3, [r7, #23]
										break;
   1293a:	e00a      	b.n	12952 <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   1293c:	f04f 0353 	mov.w	r3, #83	; 0x53
   12940:	75fb      	strb	r3, [r7, #23]
										break;
   12942:	e006      	b.n	12952 <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   12944:	f04f 0344 	mov.w	r3, #68	; 0x44
   12948:	75fb      	strb	r3, [r7, #23]
										break;
   1294a:	e002      	b.n	12952 <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   1294c:	f04f 0300 	mov.w	r3, #0
   12950:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12952:	693a      	ldr	r2, [r7, #16]
   12954:	4613      	mov	r3, r2
   12956:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1295a:	4413      	add	r3, r2
   1295c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12960:	461a      	mov	r2, r3
   12962:	68bb      	ldr	r3, [r7, #8]
   12964:	4413      	add	r3, r2
   12966:	685b      	ldr	r3, [r3, #4]
   12968:	6878      	ldr	r0, [r7, #4]
   1296a:	4619      	mov	r1, r3
   1296c:	f7ff ff68 	bl	12840 <prvWriteNameToBuffer>
   12970:	4603      	mov	r3, r0
   12972:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12974:	f897 e017 	ldrb.w	lr, [r7, #23]
   12978:	693a      	ldr	r2, [r7, #16]
   1297a:	4613      	mov	r3, r2
   1297c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12980:	4413      	add	r3, r2
   12982:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12986:	461a      	mov	r2, r3
   12988:	68bb      	ldr	r3, [r7, #8]
   1298a:	4413      	add	r3, r2
   1298c:	f8d3 c010 	ldr.w	ip, [r3, #16]
   12990:	693a      	ldr	r2, [r7, #16]
   12992:	4613      	mov	r3, r2
   12994:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12998:	4413      	add	r3, r2
   1299a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1299e:	461a      	mov	r2, r3
   129a0:	68bb      	ldr	r3, [r7, #8]
   129a2:	4413      	add	r3, r2
   129a4:	8c1b      	ldrh	r3, [r3, #32]
   129a6:	4619      	mov	r1, r3
   129a8:	693a      	ldr	r2, [r7, #16]
   129aa:	4613      	mov	r3, r2
   129ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   129b0:	4413      	add	r3, r2
   129b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129b6:	461a      	mov	r2, r3
   129b8:	68bb      	ldr	r3, [r7, #8]
   129ba:	4413      	add	r3, r2
   129bc:	689b      	ldr	r3, [r3, #8]
   129be:	9100      	str	r1, [sp, #0]
   129c0:	9301      	str	r3, [sp, #4]
   129c2:	6878      	ldr	r0, [r7, #4]
   129c4:	f643 5190 	movw	r1, #15760	; 0x3d90
   129c8:	f2c0 0102 	movt	r1, #2
   129cc:	4672      	mov	r2, lr
   129ce:	4663      	mov	r3, ip
   129d0:	f001 feca 	bl	14768 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   129d4:	6878      	ldr	r0, [r7, #4]
   129d6:	f001 fff3 	bl	149c0 <strlen>
   129da:	4603      	mov	r3, r0
   129dc:	687a      	ldr	r2, [r7, #4]
   129de:	4413      	add	r3, r2
   129e0:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   129e2:	693b      	ldr	r3, [r7, #16]
   129e4:	f103 0301 	add.w	r3, r3, #1
   129e8:	613b      	str	r3, [r7, #16]
   129ea:	693a      	ldr	r2, [r7, #16]
   129ec:	68fb      	ldr	r3, [r7, #12]
   129ee:	429a      	cmp	r2, r3
   129f0:	f4ff af7e 	bcc.w	128f0 <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   129f4:	68b8      	ldr	r0, [r7, #8]
   129f6:	f001 fa07 	bl	13e08 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   129fa:	f107 0718 	add.w	r7, r7, #24
   129fe:	46bd      	mov	sp, r7
   12a00:	bd80      	pop	{r7, pc}
   12a02:	bf00      	nop

00012a04 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12a04:	b580      	push	{r7, lr}
   12a06:	b088      	sub	sp, #32
   12a08:	af00      	add	r7, sp, #0
   12a0a:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12a0c:	687b      	ldr	r3, [r7, #4]
   12a0e:	f04f 0200 	mov.w	r2, #0
   12a12:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12a14:	f243 03d4 	movw	r3, #12500	; 0x30d4
   12a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a1c:	681b      	ldr	r3, [r3, #0]
   12a1e:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12a20:	f243 03d4 	movw	r3, #12500	; 0x30d4
   12a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a28:	681a      	ldr	r2, [r3, #0]
   12a2a:	4613      	mov	r3, r2
   12a2c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a30:	4413      	add	r3, r2
   12a32:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a36:	4618      	mov	r0, r3
   12a38:	f001 f930 	bl	13c9c <pvPortMalloc>
   12a3c:	4603      	mov	r3, r0
   12a3e:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   12a40:	693b      	ldr	r3, [r7, #16]
   12a42:	2b00      	cmp	r3, #0
   12a44:	d076      	beq.n	12b34 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   12a46:	f107 030c 	add.w	r3, r7, #12
   12a4a:	6938      	ldr	r0, [r7, #16]
   12a4c:	6979      	ldr	r1, [r7, #20]
   12a4e:	461a      	mov	r2, r3
   12a50:	f7fe fdf8 	bl	11644 <uxTaskGetSystemState>
   12a54:	4603      	mov	r3, r0
   12a56:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   12a58:	68fa      	ldr	r2, [r7, #12]
   12a5a:	f248 531f 	movw	r3, #34079	; 0x851f
   12a5e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   12a62:	fba3 1302 	umull	r1, r3, r3, r2
   12a66:	ea4f 1353 	mov.w	r3, r3, lsr #5
   12a6a:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   12a6c:	68fb      	ldr	r3, [r7, #12]
   12a6e:	2b00      	cmp	r3, #0
   12a70:	d05d      	beq.n	12b2e <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12a72:	f04f 0300 	mov.w	r3, #0
   12a76:	61bb      	str	r3, [r7, #24]
   12a78:	e055      	b.n	12b26 <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   12a7a:	69ba      	ldr	r2, [r7, #24]
   12a7c:	4613      	mov	r3, r2
   12a7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12a82:	4413      	add	r3, r2
   12a84:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a88:	461a      	mov	r2, r3
   12a8a:	693b      	ldr	r3, [r7, #16]
   12a8c:	4413      	add	r3, r2
   12a8e:	699a      	ldr	r2, [r3, #24]
   12a90:	68fb      	ldr	r3, [r7, #12]
   12a92:	fbb2 f3f3 	udiv	r3, r2, r3
   12a96:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12a98:	69ba      	ldr	r2, [r7, #24]
   12a9a:	4613      	mov	r3, r2
   12a9c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12aa0:	4413      	add	r3, r2
   12aa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12aa6:	461a      	mov	r2, r3
   12aa8:	693b      	ldr	r3, [r7, #16]
   12aaa:	4413      	add	r3, r2
   12aac:	685b      	ldr	r3, [r3, #4]
   12aae:	6878      	ldr	r0, [r7, #4]
   12ab0:	4619      	mov	r1, r3
   12ab2:	f7ff fec5 	bl	12840 <prvWriteNameToBuffer>
   12ab6:	4603      	mov	r3, r0
   12ab8:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12aba:	69fb      	ldr	r3, [r7, #28]
   12abc:	2b00      	cmp	r3, #0
   12abe:	d014      	beq.n	12aea <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12ac0:	69ba      	ldr	r2, [r7, #24]
   12ac2:	4613      	mov	r3, r2
   12ac4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12ac8:	4413      	add	r3, r2
   12aca:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12ace:	461a      	mov	r2, r3
   12ad0:	693b      	ldr	r3, [r7, #16]
   12ad2:	4413      	add	r3, r2
   12ad4:	699b      	ldr	r3, [r3, #24]
   12ad6:	6878      	ldr	r0, [r7, #4]
   12ad8:	f643 51a0 	movw	r1, #15776	; 0x3da0
   12adc:	f2c0 0102 	movt	r1, #2
   12ae0:	461a      	mov	r2, r3
   12ae2:	69fb      	ldr	r3, [r7, #28]
   12ae4:	f001 fe40 	bl	14768 <sprintf>
   12ae8:	e012      	b.n	12b10 <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12aea:	69ba      	ldr	r2, [r7, #24]
   12aec:	4613      	mov	r3, r2
   12aee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12af2:	4413      	add	r3, r2
   12af4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12af8:	461a      	mov	r2, r3
   12afa:	693b      	ldr	r3, [r7, #16]
   12afc:	4413      	add	r3, r2
   12afe:	699b      	ldr	r3, [r3, #24]
   12b00:	6878      	ldr	r0, [r7, #4]
   12b02:	f643 51ac 	movw	r1, #15788	; 0x3dac
   12b06:	f2c0 0102 	movt	r1, #2
   12b0a:	461a      	mov	r2, r3
   12b0c:	f001 fe2c 	bl	14768 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12b10:	6878      	ldr	r0, [r7, #4]
   12b12:	f001 ff55 	bl	149c0 <strlen>
   12b16:	4603      	mov	r3, r0
   12b18:	687a      	ldr	r2, [r7, #4]
   12b1a:	4413      	add	r3, r2
   12b1c:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12b1e:	69bb      	ldr	r3, [r7, #24]
   12b20:	f103 0301 	add.w	r3, r3, #1
   12b24:	61bb      	str	r3, [r7, #24]
   12b26:	69ba      	ldr	r2, [r7, #24]
   12b28:	697b      	ldr	r3, [r7, #20]
   12b2a:	429a      	cmp	r2, r3
   12b2c:	d3a5      	bcc.n	12a7a <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12b2e:	6938      	ldr	r0, [r7, #16]
   12b30:	f001 f96a 	bl	13e08 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12b34:	f107 0720 	add.w	r7, r7, #32
   12b38:	46bd      	mov	sp, r7
   12b3a:	bd80      	pop	{r7, pc}

00012b3c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12b3c:	b480      	push	{r7}
   12b3e:	b083      	sub	sp, #12
   12b40:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   12b42:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b4a:	681b      	ldr	r3, [r3, #0]
   12b4c:	699b      	ldr	r3, [r3, #24]
   12b4e:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12b50:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b58:	681a      	ldr	r2, [r3, #0]
   12b5a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b62:	681b      	ldr	r3, [r3, #0]
   12b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12b66:	f1c3 0305 	rsb	r3, r3, #5
   12b6a:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12b6c:	687b      	ldr	r3, [r7, #4]
}
   12b6e:	4618      	mov	r0, r3
   12b70:	f107 070c 	add.w	r7, r7, #12
   12b74:	46bd      	mov	sp, r7
   12b76:	bc80      	pop	{r7}
   12b78:	4770      	bx	lr
   12b7a:	bf00      	nop

00012b7c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12b7c:	b480      	push	{r7}
   12b7e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   12b80:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b88:	681b      	ldr	r3, [r3, #0]
   12b8a:	2b00      	cmp	r3, #0
   12b8c:	d008      	beq.n	12ba0 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12b8e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12b96:	681b      	ldr	r3, [r3, #0]
   12b98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12b9a:	f102 0201 	add.w	r2, r2, #1
   12b9e:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12ba0:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ba8:	681b      	ldr	r3, [r3, #0]
	}
   12baa:	4618      	mov	r0, r3
   12bac:	46bd      	mov	sp, r7
   12bae:	bc80      	pop	{r7}
   12bb0:	4770      	bx	lr
   12bb2:	bf00      	nop

00012bb4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12bb4:	b580      	push	{r7, lr}
   12bb6:	b084      	sub	sp, #16
   12bb8:	af00      	add	r7, sp, #0
   12bba:	6078      	str	r0, [r7, #4]
   12bbc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12bbe:	f001 faeb 	bl	14198 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12bc2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bca:	681b      	ldr	r3, [r3, #0]
   12bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12bce:	2b00      	cmp	r3, #0
   12bd0:	d11b      	bne.n	12c0a <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12bd2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12bda:	681b      	ldr	r3, [r3, #0]
   12bdc:	f04f 0201 	mov.w	r2, #1
   12be0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12be4:	683b      	ldr	r3, [r7, #0]
   12be6:	2b00      	cmp	r3, #0
   12be8:	d00f      	beq.n	12c0a <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12bea:	6838      	ldr	r0, [r7, #0]
   12bec:	f04f 0101 	mov.w	r1, #1
   12bf0:	f000 fb3a 	bl	13268 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12bf4:	f64e 5304 	movw	r3, #60676	; 0xed04
   12bf8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12c00:	601a      	str	r2, [r3, #0]
   12c02:	f3bf 8f4f 	dsb	sy
   12c06:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12c0a:	f001 fafd 	bl	14208 <vPortExitCritical>

		taskENTER_CRITICAL();
   12c0e:	f001 fac3 	bl	14198 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12c12:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c1a:	681b      	ldr	r3, [r3, #0]
   12c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12c1e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12c20:	68fb      	ldr	r3, [r7, #12]
   12c22:	2b00      	cmp	r3, #0
   12c24:	d014      	beq.n	12c50 <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12c26:	687b      	ldr	r3, [r7, #4]
   12c28:	2b00      	cmp	r3, #0
   12c2a:	d008      	beq.n	12c3e <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12c2c:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c34:	681b      	ldr	r3, [r3, #0]
   12c36:	f04f 0200 	mov.w	r2, #0
   12c3a:	655a      	str	r2, [r3, #84]	; 0x54
   12c3c:	e008      	b.n	12c50 <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12c3e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c46:	681b      	ldr	r3, [r3, #0]
   12c48:	68fa      	ldr	r2, [r7, #12]
   12c4a:	f102 32ff 	add.w	r2, r2, #4294967295
   12c4e:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12c50:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c58:	681b      	ldr	r3, [r3, #0]
   12c5a:	f04f 0200 	mov.w	r2, #0
   12c5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12c62:	f001 fad1 	bl	14208 <vPortExitCritical>

		return ulReturn;
   12c66:	68fb      	ldr	r3, [r7, #12]
	}
   12c68:	4618      	mov	r0, r3
   12c6a:	f107 0710 	add.w	r7, r7, #16
   12c6e:	46bd      	mov	sp, r7
   12c70:	bd80      	pop	{r7, pc}
   12c72:	bf00      	nop

00012c74 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   12c74:	b580      	push	{r7, lr}
   12c76:	b086      	sub	sp, #24
   12c78:	af00      	add	r7, sp, #0
   12c7a:	60f8      	str	r0, [r7, #12]
   12c7c:	60b9      	str	r1, [r7, #8]
   12c7e:	607a      	str	r2, [r7, #4]
   12c80:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   12c82:	f001 fa89 	bl	14198 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12c86:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c8e:	681b      	ldr	r3, [r3, #0]
   12c90:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12c94:	b2db      	uxtb	r3, r3
   12c96:	2b02      	cmp	r3, #2
   12c98:	d027      	beq.n	12cea <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   12c9a:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ca2:	681b      	ldr	r3, [r3, #0]
   12ca4:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12ca6:	68fa      	ldr	r2, [r7, #12]
   12ca8:	ea6f 0202 	mvn.w	r2, r2
   12cac:	ea01 0202 	and.w	r2, r1, r2
   12cb0:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12cb2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12cba:	681b      	ldr	r3, [r3, #0]
   12cbc:	f04f 0201 	mov.w	r2, #1
   12cc0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12cc4:	683b      	ldr	r3, [r7, #0]
   12cc6:	2b00      	cmp	r3, #0
   12cc8:	d00f      	beq.n	12cea <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12cca:	6838      	ldr	r0, [r7, #0]
   12ccc:	f04f 0101 	mov.w	r1, #1
   12cd0:	f000 faca 	bl	13268 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12cd4:	f64e 5304 	movw	r3, #60676	; 0xed04
   12cd8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12cdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12ce0:	601a      	str	r2, [r3, #0]
   12ce2:	f3bf 8f4f 	dsb	sy
   12ce6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12cea:	f001 fa8d 	bl	14208 <vPortExitCritical>

		taskENTER_CRITICAL();
   12cee:	f001 fa53 	bl	14198 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   12cf2:	687b      	ldr	r3, [r7, #4]
   12cf4:	2b00      	cmp	r3, #0
   12cf6:	d007      	beq.n	12d08 <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   12cf8:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d00:	681b      	ldr	r3, [r3, #0]
   12d02:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12d04:	687b      	ldr	r3, [r7, #4]
   12d06:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12d08:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d10:	681b      	ldr	r3, [r3, #0]
   12d12:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12d16:	b2db      	uxtb	r3, r3
   12d18:	2b02      	cmp	r3, #2
   12d1a:	d003      	beq.n	12d24 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   12d1c:	f04f 0300 	mov.w	r3, #0
   12d20:	617b      	str	r3, [r7, #20]
   12d22:	e00e      	b.n	12d42 <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   12d24:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d2c:	681b      	ldr	r3, [r3, #0]
   12d2e:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12d30:	68ba      	ldr	r2, [r7, #8]
   12d32:	ea6f 0202 	mvn.w	r2, r2
   12d36:	ea01 0202 	and.w	r2, r1, r2
   12d3a:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   12d3c:	f04f 0301 	mov.w	r3, #1
   12d40:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12d42:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d4a:	681b      	ldr	r3, [r3, #0]
   12d4c:	f04f 0200 	mov.w	r2, #0
   12d50:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12d54:	f001 fa58 	bl	14208 <vPortExitCritical>

		return xReturn;
   12d58:	697b      	ldr	r3, [r7, #20]
	}
   12d5a:	4618      	mov	r0, r3
   12d5c:	f107 0718 	add.w	r7, r7, #24
   12d60:	46bd      	mov	sp, r7
   12d62:	bd80      	pop	{r7, pc}

00012d64 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   12d64:	b580      	push	{r7, lr}
   12d66:	b08a      	sub	sp, #40	; 0x28
   12d68:	af00      	add	r7, sp, #0
   12d6a:	60f8      	str	r0, [r7, #12]
   12d6c:	60b9      	str	r1, [r7, #8]
   12d6e:	603b      	str	r3, [r7, #0]
   12d70:	4613      	mov	r3, r2
   12d72:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   12d74:	f04f 0301 	mov.w	r3, #1
   12d78:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   12d7a:	68fb      	ldr	r3, [r7, #12]
   12d7c:	2b00      	cmp	r3, #0
   12d7e:	d109      	bne.n	12d94 <xTaskGenericNotify+0x30>
   12d80:	f04f 0328 	mov.w	r3, #40	; 0x28
   12d84:	f383 8811 	msr	BASEPRI, r3
   12d88:	f3bf 8f6f 	isb	sy
   12d8c:	f3bf 8f4f 	dsb	sy
   12d90:	61fb      	str	r3, [r7, #28]
   12d92:	e7fe      	b.n	12d92 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   12d94:	68fb      	ldr	r3, [r7, #12]
   12d96:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   12d98:	f001 f9fe 	bl	14198 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   12d9c:	683b      	ldr	r3, [r7, #0]
   12d9e:	2b00      	cmp	r3, #0
   12da0:	d003      	beq.n	12daa <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12da2:	693b      	ldr	r3, [r7, #16]
   12da4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12da6:	683b      	ldr	r3, [r7, #0]
   12da8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12daa:	693b      	ldr	r3, [r7, #16]
   12dac:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12db0:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12db2:	693b      	ldr	r3, [r7, #16]
   12db4:	f04f 0202 	mov.w	r2, #2
   12db8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12dbc:	79fb      	ldrb	r3, [r7, #7]
   12dbe:	2b04      	cmp	r3, #4
   12dc0:	d82a      	bhi.n	12e18 <xTaskGenericNotify+0xb4>
   12dc2:	a201      	add	r2, pc, #4	; (adr r2, 12dc8 <xTaskGenericNotify+0x64>)
   12dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12dc8:	00012e37 	.word	0x00012e37
   12dcc:	00012ddd 	.word	0x00012ddd
   12dd0:	00012ded 	.word	0x00012ded
   12dd4:	00012dfb 	.word	0x00012dfb
   12dd8:	00012e03 	.word	0x00012e03
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12ddc:	693b      	ldr	r3, [r7, #16]
   12dde:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12de0:	68bb      	ldr	r3, [r7, #8]
   12de2:	ea42 0203 	orr.w	r2, r2, r3
   12de6:	693b      	ldr	r3, [r7, #16]
   12de8:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12dea:	e025      	b.n	12e38 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12dec:	693b      	ldr	r3, [r7, #16]
   12dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12df0:	f103 0201 	add.w	r2, r3, #1
   12df4:	693b      	ldr	r3, [r7, #16]
   12df6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12df8:	e01e      	b.n	12e38 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12dfa:	693b      	ldr	r3, [r7, #16]
   12dfc:	68ba      	ldr	r2, [r7, #8]
   12dfe:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12e00:	e01a      	b.n	12e38 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12e02:	7efb      	ldrb	r3, [r7, #27]
   12e04:	2b02      	cmp	r3, #2
   12e06:	d003      	beq.n	12e10 <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12e08:	693b      	ldr	r3, [r7, #16]
   12e0a:	68ba      	ldr	r2, [r7, #8]
   12e0c:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12e0e:	e013      	b.n	12e38 <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12e10:	f04f 0300 	mov.w	r3, #0
   12e14:	617b      	str	r3, [r7, #20]
					}
					break;
   12e16:	e00f      	b.n	12e38 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12e18:	693b      	ldr	r3, [r7, #16]
   12e1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
   12e20:	d00a      	beq.n	12e38 <xTaskGenericNotify+0xd4>
   12e22:	f04f 0328 	mov.w	r3, #40	; 0x28
   12e26:	f383 8811 	msr	BASEPRI, r3
   12e2a:	f3bf 8f6f 	isb	sy
   12e2e:	f3bf 8f4f 	dsb	sy
   12e32:	623b      	str	r3, [r7, #32]
   12e34:	e7fe      	b.n	12e34 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   12e36:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12e38:	7efb      	ldrb	r3, [r7, #27]
   12e3a:	2b01      	cmp	r3, #1
   12e3c:	d14f      	bne.n	12ede <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   12e3e:	693b      	ldr	r3, [r7, #16]
   12e40:	f103 0304 	add.w	r3, r3, #4
   12e44:	4618      	mov	r0, r3
   12e46:	f7fc f967 	bl	f118 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   12e4a:	693b      	ldr	r3, [r7, #16]
   12e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12e4e:	f04f 0201 	mov.w	r2, #1
   12e52:	fa02 f203 	lsl.w	r2, r2, r3
   12e56:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e5e:	681b      	ldr	r3, [r3, #0]
   12e60:	ea42 0203 	orr.w	r2, r2, r3
   12e64:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e6c:	601a      	str	r2, [r3, #0]
   12e6e:	693b      	ldr	r3, [r7, #16]
   12e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12e72:	4613      	mov	r3, r2
   12e74:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e78:	4413      	add	r3, r2
   12e7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12e7e:	461a      	mov	r2, r3
   12e80:	f243 0300 	movw	r3, #12288	; 0x3000
   12e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e88:	441a      	add	r2, r3
   12e8a:	693b      	ldr	r3, [r7, #16]
   12e8c:	f103 0304 	add.w	r3, r3, #4
   12e90:	4610      	mov	r0, r2
   12e92:	4619      	mov	r1, r3
   12e94:	f7fc f8e2 	bl	f05c <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12e98:	693b      	ldr	r3, [r7, #16]
   12e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12e9c:	2b00      	cmp	r3, #0
   12e9e:	d009      	beq.n	12eb4 <xTaskGenericNotify+0x150>
   12ea0:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ea4:	f383 8811 	msr	BASEPRI, r3
   12ea8:	f3bf 8f6f 	isb	sy
   12eac:	f3bf 8f4f 	dsb	sy
   12eb0:	627b      	str	r3, [r7, #36]	; 0x24
   12eb2:	e7fe      	b.n	12eb2 <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   12eb4:	693b      	ldr	r3, [r7, #16]
   12eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12eb8:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   12ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ec0:	681b      	ldr	r3, [r3, #0]
   12ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12ec4:	429a      	cmp	r2, r3
   12ec6:	d90a      	bls.n	12ede <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   12ec8:	f64e 5304 	movw	r3, #60676	; 0xed04
   12ecc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12ed4:	601a      	str	r2, [r3, #0]
   12ed6:	f3bf 8f4f 	dsb	sy
   12eda:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12ede:	f001 f993 	bl	14208 <vPortExitCritical>

		return xReturn;
   12ee2:	697b      	ldr	r3, [r7, #20]
	}
   12ee4:	4618      	mov	r0, r3
   12ee6:	f107 0728 	add.w	r7, r7, #40	; 0x28
   12eea:	46bd      	mov	sp, r7
   12eec:	bd80      	pop	{r7, pc}
   12eee:	bf00      	nop

00012ef0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   12ef0:	b580      	push	{r7, lr}
   12ef2:	b08e      	sub	sp, #56	; 0x38
   12ef4:	af00      	add	r7, sp, #0
   12ef6:	60f8      	str	r0, [r7, #12]
   12ef8:	60b9      	str	r1, [r7, #8]
   12efa:	603b      	str	r3, [r7, #0]
   12efc:	4613      	mov	r3, r2
   12efe:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   12f00:	f04f 0301 	mov.w	r3, #1
   12f04:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   12f06:	68fb      	ldr	r3, [r7, #12]
   12f08:	2b00      	cmp	r3, #0
   12f0a:	d109      	bne.n	12f20 <xTaskGenericNotifyFromISR+0x30>
   12f0c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f10:	f383 8811 	msr	BASEPRI, r3
   12f14:	f3bf 8f6f 	isb	sy
   12f18:	f3bf 8f4f 	dsb	sy
   12f1c:	623b      	str	r3, [r7, #32]
   12f1e:	e7fe      	b.n	12f1e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   12f20:	f001 fa1e 	bl	14360 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   12f24:	68fb      	ldr	r3, [r7, #12]
   12f26:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   12f28:	f3ef 8211 	mrs	r2, BASEPRI
   12f2c:	f04f 0328 	mov.w	r3, #40	; 0x28
   12f30:	f383 8811 	msr	BASEPRI, r3
   12f34:	f3bf 8f6f 	isb	sy
   12f38:	f3bf 8f4f 	dsb	sy
   12f3c:	62ba      	str	r2, [r7, #40]	; 0x28
   12f3e:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   12f40:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   12f42:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   12f44:	683b      	ldr	r3, [r7, #0]
   12f46:	2b00      	cmp	r3, #0
   12f48:	d003      	beq.n	12f52 <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12f4a:	693b      	ldr	r3, [r7, #16]
   12f4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12f4e:	683b      	ldr	r3, [r7, #0]
   12f50:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12f52:	693b      	ldr	r3, [r7, #16]
   12f54:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12f58:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12f5a:	693b      	ldr	r3, [r7, #16]
   12f5c:	f04f 0202 	mov.w	r2, #2
   12f60:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12f64:	79fb      	ldrb	r3, [r7, #7]
   12f66:	2b04      	cmp	r3, #4
   12f68:	d82a      	bhi.n	12fc0 <xTaskGenericNotifyFromISR+0xd0>
   12f6a:	a201      	add	r2, pc, #4	; (adr r2, 12f70 <xTaskGenericNotifyFromISR+0x80>)
   12f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12f70:	00012fdf 	.word	0x00012fdf
   12f74:	00012f85 	.word	0x00012f85
   12f78:	00012f95 	.word	0x00012f95
   12f7c:	00012fa3 	.word	0x00012fa3
   12f80:	00012fab 	.word	0x00012fab
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   12f84:	693b      	ldr	r3, [r7, #16]
   12f86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12f88:	68bb      	ldr	r3, [r7, #8]
   12f8a:	ea42 0203 	orr.w	r2, r2, r3
   12f8e:	693b      	ldr	r3, [r7, #16]
   12f90:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12f92:	e025      	b.n	12fe0 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   12f94:	693b      	ldr	r3, [r7, #16]
   12f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12f98:	f103 0201 	add.w	r2, r3, #1
   12f9c:	693b      	ldr	r3, [r7, #16]
   12f9e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12fa0:	e01e      	b.n	12fe0 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   12fa2:	693b      	ldr	r3, [r7, #16]
   12fa4:	68ba      	ldr	r2, [r7, #8]
   12fa6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   12fa8:	e01a      	b.n	12fe0 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   12faa:	7dfb      	ldrb	r3, [r7, #23]
   12fac:	2b02      	cmp	r3, #2
   12fae:	d003      	beq.n	12fb8 <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   12fb0:	693b      	ldr	r3, [r7, #16]
   12fb2:	68ba      	ldr	r2, [r7, #8]
   12fb4:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   12fb6:	e013      	b.n	12fe0 <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   12fb8:	f04f 0300 	mov.w	r3, #0
   12fbc:	61bb      	str	r3, [r7, #24]
					}
					break;
   12fbe:	e00f      	b.n	12fe0 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   12fc0:	693b      	ldr	r3, [r7, #16]
   12fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
   12fc8:	d00a      	beq.n	12fe0 <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   12fca:	f04f 0328 	mov.w	r3, #40	; 0x28
   12fce:	f383 8811 	msr	BASEPRI, r3
   12fd2:	f3bf 8f6f 	isb	sy
   12fd6:	f3bf 8f4f 	dsb	sy
   12fda:	62fb      	str	r3, [r7, #44]	; 0x2c
   12fdc:	e7fe      	b.n	12fdc <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   12fde:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   12fe0:	7dfb      	ldrb	r3, [r7, #23]
   12fe2:	2b01      	cmp	r3, #1
   12fe4:	d164      	bne.n	130b0 <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   12fe6:	693b      	ldr	r3, [r7, #16]
   12fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12fea:	2b00      	cmp	r3, #0
   12fec:	d009      	beq.n	13002 <xTaskGenericNotifyFromISR+0x112>
   12fee:	f04f 0328 	mov.w	r3, #40	; 0x28
   12ff2:	f383 8811 	msr	BASEPRI, r3
   12ff6:	f3bf 8f6f 	isb	sy
   12ffa:	f3bf 8f4f 	dsb	sy
   12ffe:	633b      	str	r3, [r7, #48]	; 0x30
   13000:	e7fe      	b.n	13000 <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   13002:	f243 03fc 	movw	r3, #12540	; 0x30fc
   13006:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1300a:	681b      	ldr	r3, [r3, #0]
   1300c:	2b00      	cmp	r3, #0
   1300e:	d12d      	bne.n	1306c <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   13010:	693b      	ldr	r3, [r7, #16]
   13012:	f103 0304 	add.w	r3, r3, #4
   13016:	4618      	mov	r0, r3
   13018:	f7fc f87e 	bl	f118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1301c:	693b      	ldr	r3, [r7, #16]
   1301e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13020:	f04f 0201 	mov.w	r2, #1
   13024:	fa02 f203 	lsl.w	r2, r2, r3
   13028:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1302c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13030:	681b      	ldr	r3, [r3, #0]
   13032:	ea42 0203 	orr.w	r2, r2, r3
   13036:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1303a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1303e:	601a      	str	r2, [r3, #0]
   13040:	693b      	ldr	r3, [r7, #16]
   13042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13044:	4613      	mov	r3, r2
   13046:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1304a:	4413      	add	r3, r2
   1304c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13050:	461a      	mov	r2, r3
   13052:	f243 0300 	movw	r3, #12288	; 0x3000
   13056:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1305a:	441a      	add	r2, r3
   1305c:	693b      	ldr	r3, [r7, #16]
   1305e:	f103 0304 	add.w	r3, r3, #4
   13062:	4610      	mov	r0, r2
   13064:	4619      	mov	r1, r3
   13066:	f7fb fff9 	bl	f05c <vListInsertEnd>
   1306a:	e009      	b.n	13080 <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   1306c:	693b      	ldr	r3, [r7, #16]
   1306e:	f103 0318 	add.w	r3, r3, #24
   13072:	f243 0094 	movw	r0, #12436	; 0x3094
   13076:	f2c2 0000 	movt	r0, #8192	; 0x2000
   1307a:	4619      	mov	r1, r3
   1307c:	f7fb ffee 	bl	f05c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   13080:	693b      	ldr	r3, [r7, #16]
   13082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13084:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   13088:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1308c:	681b      	ldr	r3, [r3, #0]
   1308e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   13090:	429a      	cmp	r2, r3
   13092:	d90d      	bls.n	130b0 <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   13094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   13096:	2b00      	cmp	r3, #0
   13098:	d003      	beq.n	130a2 <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   1309a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   1309c:	f04f 0201 	mov.w	r2, #1
   130a0:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   130a2:	f243 03e8 	movw	r3, #12520	; 0x30e8
   130a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130aa:	f04f 0201 	mov.w	r2, #1
   130ae:	601a      	str	r2, [r3, #0]
   130b0:	69fb      	ldr	r3, [r7, #28]
   130b2:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   130b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   130b6:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   130ba:	69bb      	ldr	r3, [r7, #24]
	}
   130bc:	4618      	mov	r0, r3
   130be:	f107 0738 	add.w	r7, r7, #56	; 0x38
   130c2:	46bd      	mov	sp, r7
   130c4:	bd80      	pop	{r7, pc}
   130c6:	bf00      	nop

000130c8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   130c8:	b580      	push	{r7, lr}
   130ca:	b08a      	sub	sp, #40	; 0x28
   130cc:	af00      	add	r7, sp, #0
   130ce:	6078      	str	r0, [r7, #4]
   130d0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   130d2:	687b      	ldr	r3, [r7, #4]
   130d4:	2b00      	cmp	r3, #0
   130d6:	d109      	bne.n	130ec <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   130d8:	f04f 0328 	mov.w	r3, #40	; 0x28
   130dc:	f383 8811 	msr	BASEPRI, r3
   130e0:	f3bf 8f6f 	isb	sy
   130e4:	f3bf 8f4f 	dsb	sy
   130e8:	617b      	str	r3, [r7, #20]
   130ea:	e7fe      	b.n	130ea <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   130ec:	f001 f938 	bl	14360 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   130f0:	687b      	ldr	r3, [r7, #4]
   130f2:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   130f4:	f3ef 8211 	mrs	r2, BASEPRI
   130f8:	f04f 0328 	mov.w	r3, #40	; 0x28
   130fc:	f383 8811 	msr	BASEPRI, r3
   13100:	f3bf 8f6f 	isb	sy
   13104:	f3bf 8f4f 	dsb	sy
   13108:	61fa      	str	r2, [r7, #28]
   1310a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1310c:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1310e:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   13110:	68bb      	ldr	r3, [r7, #8]
   13112:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13116:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   13118:	68bb      	ldr	r3, [r7, #8]
   1311a:	f04f 0202 	mov.w	r2, #2
   1311e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   13122:	68bb      	ldr	r3, [r7, #8]
   13124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13126:	f103 0201 	add.w	r2, r3, #1
   1312a:	68bb      	ldr	r3, [r7, #8]
   1312c:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   1312e:	7bfb      	ldrb	r3, [r7, #15]
   13130:	2b01      	cmp	r3, #1
   13132:	d164      	bne.n	131fe <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   13134:	68bb      	ldr	r3, [r7, #8]
   13136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13138:	2b00      	cmp	r3, #0
   1313a:	d009      	beq.n	13150 <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   1313c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13140:	f383 8811 	msr	BASEPRI, r3
   13144:	f3bf 8f6f 	isb	sy
   13148:	f3bf 8f4f 	dsb	sy
   1314c:	623b      	str	r3, [r7, #32]
   1314e:	e7fe      	b.n	1314e <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   13150:	f243 03fc 	movw	r3, #12540	; 0x30fc
   13154:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13158:	681b      	ldr	r3, [r3, #0]
   1315a:	2b00      	cmp	r3, #0
   1315c:	d12d      	bne.n	131ba <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1315e:	68bb      	ldr	r3, [r7, #8]
   13160:	f103 0304 	add.w	r3, r3, #4
   13164:	4618      	mov	r0, r3
   13166:	f7fb ffd7 	bl	f118 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1316a:	68bb      	ldr	r3, [r7, #8]
   1316c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1316e:	f04f 0201 	mov.w	r2, #1
   13172:	fa02 f203 	lsl.w	r2, r2, r3
   13176:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1317a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1317e:	681b      	ldr	r3, [r3, #0]
   13180:	ea42 0203 	orr.w	r2, r2, r3
   13184:	f243 03dc 	movw	r3, #12508	; 0x30dc
   13188:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1318c:	601a      	str	r2, [r3, #0]
   1318e:	68bb      	ldr	r3, [r7, #8]
   13190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13192:	4613      	mov	r3, r2
   13194:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13198:	4413      	add	r3, r2
   1319a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1319e:	461a      	mov	r2, r3
   131a0:	f243 0300 	movw	r3, #12288	; 0x3000
   131a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131a8:	441a      	add	r2, r3
   131aa:	68bb      	ldr	r3, [r7, #8]
   131ac:	f103 0304 	add.w	r3, r3, #4
   131b0:	4610      	mov	r0, r2
   131b2:	4619      	mov	r1, r3
   131b4:	f7fb ff52 	bl	f05c <vListInsertEnd>
   131b8:	e009      	b.n	131ce <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   131ba:	68bb      	ldr	r3, [r7, #8]
   131bc:	f103 0318 	add.w	r3, r3, #24
   131c0:	f243 0094 	movw	r0, #12436	; 0x3094
   131c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   131c8:	4619      	mov	r1, r3
   131ca:	f7fb ff47 	bl	f05c <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   131ce:	68bb      	ldr	r3, [r7, #8]
   131d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   131d2:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   131d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131da:	681b      	ldr	r3, [r3, #0]
   131dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   131de:	429a      	cmp	r2, r3
   131e0:	d90d      	bls.n	131fe <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   131e2:	683b      	ldr	r3, [r7, #0]
   131e4:	2b00      	cmp	r3, #0
   131e6:	d003      	beq.n	131f0 <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   131e8:	683b      	ldr	r3, [r7, #0]
   131ea:	f04f 0201 	mov.w	r2, #1
   131ee:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   131f0:	f243 03e8 	movw	r3, #12520	; 0x30e8
   131f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   131f8:	f04f 0201 	mov.w	r2, #1
   131fc:	601a      	str	r2, [r3, #0]
   131fe:	693b      	ldr	r3, [r7, #16]
   13200:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   13202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13204:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   13208:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1320c:	46bd      	mov	sp, r7
   1320e:	bd80      	pop	{r7, pc}

00013210 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   13210:	b580      	push	{r7, lr}
   13212:	b084      	sub	sp, #16
   13214:	af00      	add	r7, sp, #0
   13216:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   13218:	687b      	ldr	r3, [r7, #4]
   1321a:	2b00      	cmp	r3, #0
   1321c:	d105      	bne.n	1322a <xTaskNotifyStateClear+0x1a>
   1321e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   13222:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13226:	681b      	ldr	r3, [r3, #0]
   13228:	e000      	b.n	1322c <xTaskNotifyStateClear+0x1c>
   1322a:	687b      	ldr	r3, [r7, #4]
   1322c:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   1322e:	f000 ffb3 	bl	14198 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   13232:	68bb      	ldr	r3, [r7, #8]
   13234:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13238:	b2db      	uxtb	r3, r3
   1323a:	2b02      	cmp	r3, #2
   1323c:	d108      	bne.n	13250 <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   1323e:	68bb      	ldr	r3, [r7, #8]
   13240:	f04f 0200 	mov.w	r2, #0
   13244:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   13248:	f04f 0301 	mov.w	r3, #1
   1324c:	60fb      	str	r3, [r7, #12]
   1324e:	e002      	b.n	13256 <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   13250:	f04f 0300 	mov.w	r3, #0
   13254:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   13256:	f000 ffd7 	bl	14208 <vPortExitCritical>

		return xReturn;
   1325a:	68fb      	ldr	r3, [r7, #12]
	}
   1325c:	4618      	mov	r0, r3
   1325e:	f107 0710 	add.w	r7, r7, #16
   13262:	46bd      	mov	sp, r7
   13264:	bd80      	pop	{r7, pc}
   13266:	bf00      	nop

00013268 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   13268:	b580      	push	{r7, lr}
   1326a:	b084      	sub	sp, #16
   1326c:	af00      	add	r7, sp, #0
   1326e:	6078      	str	r0, [r7, #4]
   13270:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   13272:	f243 03d8 	movw	r3, #12504	; 0x30d8
   13276:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1327a:	681b      	ldr	r3, [r3, #0]
   1327c:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1327e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   13282:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13286:	681b      	ldr	r3, [r3, #0]
   13288:	f103 0304 	add.w	r3, r3, #4
   1328c:	4618      	mov	r0, r3
   1328e:	f7fb ff43 	bl	f118 <uxListRemove>
   13292:	4603      	mov	r3, r0
   13294:	2b00      	cmp	r3, #0
   13296:	d117      	bne.n	132c8 <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   13298:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   1329c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132a0:	681b      	ldr	r3, [r3, #0]
   132a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   132a4:	f04f 0201 	mov.w	r2, #1
   132a8:	fa02 f303 	lsl.w	r3, r2, r3
   132ac:	ea6f 0203 	mvn.w	r2, r3
   132b0:	f243 03dc 	movw	r3, #12508	; 0x30dc
   132b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132b8:	681b      	ldr	r3, [r3, #0]
   132ba:	ea02 0203 	and.w	r2, r2, r3
   132be:	f243 03dc 	movw	r3, #12508	; 0x30dc
   132c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132c6:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   132c8:	687b      	ldr	r3, [r7, #4]
   132ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   132ce:	d111      	bne.n	132f4 <prvAddCurrentTaskToDelayedList+0x8c>
   132d0:	683b      	ldr	r3, [r7, #0]
   132d2:	2b00      	cmp	r3, #0
   132d4:	d00e      	beq.n	132f4 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   132d6:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   132da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132de:	681b      	ldr	r3, [r3, #0]
   132e0:	f103 0304 	add.w	r3, r3, #4
   132e4:	f243 00c0 	movw	r0, #12480	; 0x30c0
   132e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   132ec:	4619      	mov	r1, r3
   132ee:	f7fb feb5 	bl	f05c <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   132f2:	e03d      	b.n	13370 <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   132f4:	68fa      	ldr	r2, [r7, #12]
   132f6:	687b      	ldr	r3, [r7, #4]
   132f8:	4413      	add	r3, r2
   132fa:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   132fc:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   13300:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13304:	681b      	ldr	r3, [r3, #0]
   13306:	68ba      	ldr	r2, [r7, #8]
   13308:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   1330a:	68ba      	ldr	r2, [r7, #8]
   1330c:	68fb      	ldr	r3, [r7, #12]
   1330e:	429a      	cmp	r2, r3
   13310:	d210      	bcs.n	13334 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13312:	f243 0390 	movw	r3, #12432	; 0x3090
   13316:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1331a:	681a      	ldr	r2, [r3, #0]
   1331c:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   13320:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13324:	681b      	ldr	r3, [r3, #0]
   13326:	f103 0304 	add.w	r3, r3, #4
   1332a:	4610      	mov	r0, r2
   1332c:	4619      	mov	r1, r3
   1332e:	f7fb feb9 	bl	f0a4 <vListInsert>
   13332:	e01d      	b.n	13370 <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13334:	f243 038c 	movw	r3, #12428	; 0x308c
   13338:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1333c:	681a      	ldr	r2, [r3, #0]
   1333e:	f642 73fc 	movw	r3, #12284	; 0x2ffc
   13342:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13346:	681b      	ldr	r3, [r3, #0]
   13348:	f103 0304 	add.w	r3, r3, #4
   1334c:	4610      	mov	r0, r2
   1334e:	4619      	mov	r1, r3
   13350:	f7fb fea8 	bl	f0a4 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   13354:	f243 03f4 	movw	r3, #12532	; 0x30f4
   13358:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1335c:	681b      	ldr	r3, [r3, #0]
   1335e:	68ba      	ldr	r2, [r7, #8]
   13360:	429a      	cmp	r2, r3
   13362:	d205      	bcs.n	13370 <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   13364:	f243 03f4 	movw	r3, #12532	; 0x30f4
   13368:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1336c:	68ba      	ldr	r2, [r7, #8]
   1336e:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   13370:	f107 0710 	add.w	r7, r7, #16
   13374:	46bd      	mov	sp, r7
   13376:	bd80      	pop	{r7, pc}

00013378 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   13378:	b580      	push	{r7, lr}
   1337a:	b084      	sub	sp, #16
   1337c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   1337e:	f04f 0300 	mov.w	r3, #0
   13382:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   13384:	f000 fbce 	bl	13b24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   13388:	f243 1338 	movw	r3, #12600	; 0x3138
   1338c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13390:	681b      	ldr	r3, [r3, #0]
   13392:	2b00      	cmp	r3, #0
   13394:	d017      	beq.n	133c6 <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   13396:	f04f 0302 	mov.w	r3, #2
   1339a:	9300      	str	r3, [sp, #0]
   1339c:	f243 133c 	movw	r3, #12604	; 0x313c
   133a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133a4:	9301      	str	r3, [sp, #4]
   133a6:	f243 60d5 	movw	r0, #14037	; 0x36d5
   133aa:	f2c0 0001 	movt	r0, #1
   133ae:	f643 51b8 	movw	r1, #15800	; 0x3db8
   133b2:	f2c0 0102 	movt	r1, #2
   133b6:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   133ba:	f04f 0300 	mov.w	r3, #0
   133be:	f7fd f925 	bl	1060c <xTaskCreate>
   133c2:	4603      	mov	r3, r0
   133c4:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   133c6:	683b      	ldr	r3, [r7, #0]
   133c8:	2b00      	cmp	r3, #0
   133ca:	d109      	bne.n	133e0 <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   133cc:	f04f 0328 	mov.w	r3, #40	; 0x28
   133d0:	f383 8811 	msr	BASEPRI, r3
   133d4:	f3bf 8f6f 	isb	sy
   133d8:	f3bf 8f4f 	dsb	sy
   133dc:	607b      	str	r3, [r7, #4]
   133de:	e7fe      	b.n	133de <xTimerCreateTimerTask+0x66>
	return xReturn;
   133e0:	683b      	ldr	r3, [r7, #0]
}
   133e2:	4618      	mov	r0, r3
   133e4:	f107 0708 	add.w	r7, r7, #8
   133e8:	46bd      	mov	sp, r7
   133ea:	bd80      	pop	{r7, pc}

000133ec <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   133ec:	b580      	push	{r7, lr}
   133ee:	b088      	sub	sp, #32
   133f0:	af02      	add	r7, sp, #8
   133f2:	60f8      	str	r0, [r7, #12]
   133f4:	60b9      	str	r1, [r7, #8]
   133f6:	607a      	str	r2, [r7, #4]
   133f8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   133fa:	f04f 002c 	mov.w	r0, #44	; 0x2c
   133fe:	f000 fc4d 	bl	13c9c <pvPortMalloc>
   13402:	4603      	mov	r3, r0
   13404:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   13406:	697b      	ldr	r3, [r7, #20]
   13408:	2b00      	cmp	r3, #0
   1340a:	d009      	beq.n	13420 <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   1340c:	6a3b      	ldr	r3, [r7, #32]
   1340e:	9300      	str	r3, [sp, #0]
   13410:	697b      	ldr	r3, [r7, #20]
   13412:	9301      	str	r3, [sp, #4]
   13414:	68f8      	ldr	r0, [r7, #12]
   13416:	68b9      	ldr	r1, [r7, #8]
   13418:	687a      	ldr	r2, [r7, #4]
   1341a:	683b      	ldr	r3, [r7, #0]
   1341c:	f000 f806 	bl	1342c <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   13420:	697b      	ldr	r3, [r7, #20]
	}
   13422:	4618      	mov	r0, r3
   13424:	f107 0718 	add.w	r7, r7, #24
   13428:	46bd      	mov	sp, r7
   1342a:	bd80      	pop	{r7, pc}

0001342c <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   1342c:	b580      	push	{r7, lr}
   1342e:	b086      	sub	sp, #24
   13430:	af00      	add	r7, sp, #0
   13432:	60f8      	str	r0, [r7, #12]
   13434:	60b9      	str	r1, [r7, #8]
   13436:	607a      	str	r2, [r7, #4]
   13438:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   1343a:	68bb      	ldr	r3, [r7, #8]
   1343c:	2b00      	cmp	r3, #0
   1343e:	d109      	bne.n	13454 <prvInitialiseNewTimer+0x28>
   13440:	f04f 0328 	mov.w	r3, #40	; 0x28
   13444:	f383 8811 	msr	BASEPRI, r3
   13448:	f3bf 8f6f 	isb	sy
   1344c:	f3bf 8f4f 	dsb	sy
   13450:	617b      	str	r3, [r7, #20]
   13452:	e7fe      	b.n	13452 <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   13454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13456:	2b00      	cmp	r3, #0
   13458:	d016      	beq.n	13488 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   1345a:	f000 fb63 	bl	13b24 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   1345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13460:	68fa      	ldr	r2, [r7, #12]
   13462:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   13464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13466:	68ba      	ldr	r2, [r7, #8]
   13468:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   1346a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1346c:	687a      	ldr	r2, [r7, #4]
   1346e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   13470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13472:	683a      	ldr	r2, [r7, #0]
   13474:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   13476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13478:	6a3a      	ldr	r2, [r7, #32]
   1347a:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   1347c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1347e:	f103 0304 	add.w	r3, r3, #4
   13482:	4618      	mov	r0, r3
   13484:	f7fb fddc 	bl	f040 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   13488:	f107 0718 	add.w	r7, r7, #24
   1348c:	46bd      	mov	sp, r7
   1348e:	bd80      	pop	{r7, pc}

00013490 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   13490:	b580      	push	{r7, lr}
   13492:	b08a      	sub	sp, #40	; 0x28
   13494:	af00      	add	r7, sp, #0
   13496:	60f8      	str	r0, [r7, #12]
   13498:	60b9      	str	r1, [r7, #8]
   1349a:	607a      	str	r2, [r7, #4]
   1349c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   1349e:	f04f 0300 	mov.w	r3, #0
   134a2:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   134a4:	68fb      	ldr	r3, [r7, #12]
   134a6:	2b00      	cmp	r3, #0
   134a8:	d109      	bne.n	134be <xTimerGenericCommand+0x2e>
   134aa:	f04f 0328 	mov.w	r3, #40	; 0x28
   134ae:	f383 8811 	msr	BASEPRI, r3
   134b2:	f3bf 8f6f 	isb	sy
   134b6:	f3bf 8f4f 	dsb	sy
   134ba:	627b      	str	r3, [r7, #36]	; 0x24
   134bc:	e7fe      	b.n	134bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   134be:	f243 1338 	movw	r3, #12600	; 0x3138
   134c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134c6:	681b      	ldr	r3, [r3, #0]
   134c8:	2b00      	cmp	r3, #0
   134ca:	d040      	beq.n	1354e <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   134cc:	68bb      	ldr	r3, [r7, #8]
   134ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   134d0:	687b      	ldr	r3, [r7, #4]
   134d2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   134d4:	68fb      	ldr	r3, [r7, #12]
   134d6:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   134d8:	68bb      	ldr	r3, [r7, #8]
   134da:	2b05      	cmp	r3, #5
   134dc:	dc27      	bgt.n	1352e <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   134de:	f7fe ff71 	bl	123c4 <xTaskGetSchedulerState>
   134e2:	4603      	mov	r3, r0
   134e4:	2b02      	cmp	r3, #2
   134e6:	d110      	bne.n	1350a <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   134e8:	f243 1338 	movw	r3, #12600	; 0x3138
   134ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134f0:	681a      	ldr	r2, [r3, #0]
   134f2:	f107 0314 	add.w	r3, r7, #20
   134f6:	4610      	mov	r0, r2
   134f8:	4619      	mov	r1, r3
   134fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   134fc:	f04f 0300 	mov.w	r3, #0
   13500:	f7fb ffc0 	bl	f484 <xQueueGenericSend>
   13504:	4603      	mov	r3, r0
   13506:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   13508:	e021      	b.n	1354e <xTimerGenericCommand+0xbe>
   1350a:	f243 1338 	movw	r3, #12600	; 0x3138
   1350e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13512:	681a      	ldr	r2, [r3, #0]
   13514:	f107 0314 	add.w	r3, r7, #20
   13518:	4610      	mov	r0, r2
   1351a:	4619      	mov	r1, r3
   1351c:	f04f 0200 	mov.w	r2, #0
   13520:	f04f 0300 	mov.w	r3, #0
   13524:	f7fb ffae 	bl	f484 <xQueueGenericSend>
   13528:	4603      	mov	r3, r0
   1352a:	623b      	str	r3, [r7, #32]
   1352c:	e00f      	b.n	1354e <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   1352e:	f243 1338 	movw	r3, #12600	; 0x3138
   13532:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13536:	681a      	ldr	r2, [r3, #0]
   13538:	f107 0314 	add.w	r3, r7, #20
   1353c:	4610      	mov	r0, r2
   1353e:	4619      	mov	r1, r3
   13540:	683a      	ldr	r2, [r7, #0]
   13542:	f04f 0300 	mov.w	r3, #0
   13546:	f7fc f8b5 	bl	f6b4 <xQueueGenericSendFromISR>
   1354a:	4603      	mov	r3, r0
   1354c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   1354e:	6a3b      	ldr	r3, [r7, #32]
}
   13550:	4618      	mov	r0, r3
   13552:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13556:	46bd      	mov	sp, r7
   13558:	bd80      	pop	{r7, pc}
   1355a:	bf00      	nop

0001355c <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   1355c:	b480      	push	{r7}
   1355e:	b083      	sub	sp, #12
   13560:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   13562:	f243 133c 	movw	r3, #12604	; 0x313c
   13566:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1356a:	681b      	ldr	r3, [r3, #0]
   1356c:	2b00      	cmp	r3, #0
   1356e:	d109      	bne.n	13584 <xTimerGetTimerDaemonTaskHandle+0x28>
   13570:	f04f 0328 	mov.w	r3, #40	; 0x28
   13574:	f383 8811 	msr	BASEPRI, r3
   13578:	f3bf 8f6f 	isb	sy
   1357c:	f3bf 8f4f 	dsb	sy
   13580:	607b      	str	r3, [r7, #4]
   13582:	e7fe      	b.n	13582 <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   13584:	f243 133c 	movw	r3, #12604	; 0x313c
   13588:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1358c:	681b      	ldr	r3, [r3, #0]
}
   1358e:	4618      	mov	r0, r3
   13590:	f107 070c 	add.w	r7, r7, #12
   13594:	46bd      	mov	sp, r7
   13596:	bc80      	pop	{r7}
   13598:	4770      	bx	lr
   1359a:	bf00      	nop

0001359c <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   1359c:	b480      	push	{r7}
   1359e:	b085      	sub	sp, #20
   135a0:	af00      	add	r7, sp, #0
   135a2:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   135a4:	687b      	ldr	r3, [r7, #4]
   135a6:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   135a8:	687b      	ldr	r3, [r7, #4]
   135aa:	2b00      	cmp	r3, #0
   135ac:	d109      	bne.n	135c2 <xTimerGetPeriod+0x26>
   135ae:	f04f 0328 	mov.w	r3, #40	; 0x28
   135b2:	f383 8811 	msr	BASEPRI, r3
   135b6:	f3bf 8f6f 	isb	sy
   135ba:	f3bf 8f4f 	dsb	sy
   135be:	60fb      	str	r3, [r7, #12]
   135c0:	e7fe      	b.n	135c0 <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   135c2:	68bb      	ldr	r3, [r7, #8]
   135c4:	699b      	ldr	r3, [r3, #24]
}
   135c6:	4618      	mov	r0, r3
   135c8:	f107 0714 	add.w	r7, r7, #20
   135cc:	46bd      	mov	sp, r7
   135ce:	bc80      	pop	{r7}
   135d0:	4770      	bx	lr
   135d2:	bf00      	nop

000135d4 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   135d4:	b480      	push	{r7}
   135d6:	b087      	sub	sp, #28
   135d8:	af00      	add	r7, sp, #0
   135da:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   135dc:	687b      	ldr	r3, [r7, #4]
   135de:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   135e0:	687b      	ldr	r3, [r7, #4]
   135e2:	2b00      	cmp	r3, #0
   135e4:	d109      	bne.n	135fa <xTimerGetExpiryTime+0x26>
   135e6:	f04f 0328 	mov.w	r3, #40	; 0x28
   135ea:	f383 8811 	msr	BASEPRI, r3
   135ee:	f3bf 8f6f 	isb	sy
   135f2:	f3bf 8f4f 	dsb	sy
   135f6:	617b      	str	r3, [r7, #20]
   135f8:	e7fe      	b.n	135f8 <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   135fa:	68fb      	ldr	r3, [r7, #12]
   135fc:	685b      	ldr	r3, [r3, #4]
   135fe:	613b      	str	r3, [r7, #16]
	return xReturn;
   13600:	693b      	ldr	r3, [r7, #16]
}
   13602:	4618      	mov	r0, r3
   13604:	f107 071c 	add.w	r7, r7, #28
   13608:	46bd      	mov	sp, r7
   1360a:	bc80      	pop	{r7}
   1360c:	4770      	bx	lr
   1360e:	bf00      	nop

00013610 <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   13610:	b480      	push	{r7}
   13612:	b085      	sub	sp, #20
   13614:	af00      	add	r7, sp, #0
   13616:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13618:	687b      	ldr	r3, [r7, #4]
   1361a:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   1361c:	687b      	ldr	r3, [r7, #4]
   1361e:	2b00      	cmp	r3, #0
   13620:	d109      	bne.n	13636 <pcTimerGetName+0x26>
   13622:	f04f 0328 	mov.w	r3, #40	; 0x28
   13626:	f383 8811 	msr	BASEPRI, r3
   1362a:	f3bf 8f6f 	isb	sy
   1362e:	f3bf 8f4f 	dsb	sy
   13632:	60fb      	str	r3, [r7, #12]
   13634:	e7fe      	b.n	13634 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   13636:	68bb      	ldr	r3, [r7, #8]
   13638:	681b      	ldr	r3, [r3, #0]
}
   1363a:	4618      	mov	r0, r3
   1363c:	f107 0714 	add.w	r7, r7, #20
   13640:	46bd      	mov	sp, r7
   13642:	bc80      	pop	{r7}
   13644:	4770      	bx	lr
   13646:	bf00      	nop

00013648 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   13648:	b580      	push	{r7, lr}
   1364a:	b088      	sub	sp, #32
   1364c:	af02      	add	r7, sp, #8
   1364e:	6078      	str	r0, [r7, #4]
   13650:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13652:	f243 1330 	movw	r3, #12592	; 0x3130
   13656:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1365a:	681b      	ldr	r3, [r3, #0]
   1365c:	68db      	ldr	r3, [r3, #12]
   1365e:	68db      	ldr	r3, [r3, #12]
   13660:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13662:	693b      	ldr	r3, [r7, #16]
   13664:	f103 0304 	add.w	r3, r3, #4
   13668:	4618      	mov	r0, r3
   1366a:	f7fb fd55 	bl	f118 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   1366e:	693b      	ldr	r3, [r7, #16]
   13670:	69db      	ldr	r3, [r3, #28]
   13672:	2b01      	cmp	r3, #1
   13674:	d126      	bne.n	136c4 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   13676:	693b      	ldr	r3, [r7, #16]
   13678:	699a      	ldr	r2, [r3, #24]
   1367a:	687b      	ldr	r3, [r7, #4]
   1367c:	4413      	add	r3, r2
   1367e:	6938      	ldr	r0, [r7, #16]
   13680:	4619      	mov	r1, r3
   13682:	683a      	ldr	r2, [r7, #0]
   13684:	687b      	ldr	r3, [r7, #4]
   13686:	f000 f8e3 	bl	13850 <prvInsertTimerInActiveList>
   1368a:	4603      	mov	r3, r0
   1368c:	2b00      	cmp	r3, #0
   1368e:	d019      	beq.n	136c4 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13690:	f04f 0300 	mov.w	r3, #0
   13694:	9300      	str	r3, [sp, #0]
   13696:	6938      	ldr	r0, [r7, #16]
   13698:	f04f 0100 	mov.w	r1, #0
   1369c:	687a      	ldr	r2, [r7, #4]
   1369e:	f04f 0300 	mov.w	r3, #0
   136a2:	f7ff fef5 	bl	13490 <xTimerGenericCommand>
   136a6:	4603      	mov	r3, r0
   136a8:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   136aa:	68fb      	ldr	r3, [r7, #12]
   136ac:	2b00      	cmp	r3, #0
   136ae:	d109      	bne.n	136c4 <prvProcessExpiredTimer+0x7c>
   136b0:	f04f 0328 	mov.w	r3, #40	; 0x28
   136b4:	f383 8811 	msr	BASEPRI, r3
   136b8:	f3bf 8f6f 	isb	sy
   136bc:	f3bf 8f4f 	dsb	sy
   136c0:	617b      	str	r3, [r7, #20]
   136c2:	e7fe      	b.n	136c2 <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   136c4:	693b      	ldr	r3, [r7, #16]
   136c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   136c8:	6938      	ldr	r0, [r7, #16]
   136ca:	4798      	blx	r3
}
   136cc:	f107 0718 	add.w	r7, r7, #24
   136d0:	46bd      	mov	sp, r7
   136d2:	bd80      	pop	{r7, pc}

000136d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   136d4:	b580      	push	{r7, lr}
   136d6:	b084      	sub	sp, #16
   136d8:	af00      	add	r7, sp, #0
   136da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   136dc:	f107 0308 	add.w	r3, r7, #8
   136e0:	4618      	mov	r0, r3
   136e2:	f000 f863 	bl	137ac <prvGetNextExpireTime>
   136e6:	4603      	mov	r3, r0
   136e8:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   136ea:	68bb      	ldr	r3, [r7, #8]
   136ec:	68f8      	ldr	r0, [r7, #12]
   136ee:	4619      	mov	r1, r3
   136f0:	f000 f804 	bl	136fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   136f4:	f000 f8f8 	bl	138e8 <prvProcessReceivedCommands>
	}
   136f8:	e7f0      	b.n	136dc <prvTimerTask+0x8>
   136fa:	bf00      	nop

000136fc <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   136fc:	b580      	push	{r7, lr}
   136fe:	b084      	sub	sp, #16
   13700:	af00      	add	r7, sp, #0
   13702:	6078      	str	r0, [r7, #4]
   13704:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   13706:	f7fd fe65 	bl	113d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   1370a:	f107 0308 	add.w	r3, r7, #8
   1370e:	4618      	mov	r0, r3
   13710:	f000 f876 	bl	13800 <prvSampleTimeNow>
   13714:	4603      	mov	r3, r0
   13716:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   13718:	68bb      	ldr	r3, [r7, #8]
   1371a:	2b00      	cmp	r3, #0
   1371c:	d13e      	bne.n	1379c <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   1371e:	683b      	ldr	r3, [r7, #0]
   13720:	2b00      	cmp	r3, #0
   13722:	d10b      	bne.n	1373c <prvProcessTimerOrBlockTask+0x40>
   13724:	687a      	ldr	r2, [r7, #4]
   13726:	68fb      	ldr	r3, [r7, #12]
   13728:	429a      	cmp	r2, r3
   1372a:	d807      	bhi.n	1373c <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   1372c:	f7fd fe64 	bl	113f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   13730:	6878      	ldr	r0, [r7, #4]
   13732:	68f9      	ldr	r1, [r7, #12]
   13734:	f7ff ff88 	bl	13648 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13738:	bf00      	nop
   1373a:	e033      	b.n	137a4 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   1373c:	683b      	ldr	r3, [r7, #0]
   1373e:	2b00      	cmp	r3, #0
   13740:	d00d      	beq.n	1375e <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   13742:	f243 1334 	movw	r3, #12596	; 0x3134
   13746:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1374a:	681b      	ldr	r3, [r3, #0]
   1374c:	681b      	ldr	r3, [r3, #0]
   1374e:	2b00      	cmp	r3, #0
   13750:	d102      	bne.n	13758 <prvProcessTimerOrBlockTask+0x5c>
   13752:	f04f 0301 	mov.w	r3, #1
   13756:	e001      	b.n	1375c <prvProcessTimerOrBlockTask+0x60>
   13758:	f04f 0300 	mov.w	r3, #0
   1375c:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   1375e:	f243 1338 	movw	r3, #12600	; 0x3138
   13762:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13766:	681a      	ldr	r2, [r3, #0]
   13768:	6879      	ldr	r1, [r7, #4]
   1376a:	68fb      	ldr	r3, [r7, #12]
   1376c:	ebc3 0301 	rsb	r3, r3, r1
   13770:	4610      	mov	r0, r2
   13772:	4619      	mov	r1, r3
   13774:	683a      	ldr	r2, [r7, #0]
   13776:	f7fc ff0f 	bl	10598 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   1377a:	f7fd fe3d 	bl	113f8 <xTaskResumeAll>
   1377e:	4603      	mov	r3, r0
   13780:	2b00      	cmp	r3, #0
   13782:	d10e      	bne.n	137a2 <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   13784:	f64e 5304 	movw	r3, #60676	; 0xed04
   13788:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1378c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   13790:	601a      	str	r2, [r3, #0]
   13792:	f3bf 8f4f 	dsb	sy
   13796:	f3bf 8f6f 	isb	sy
   1379a:	e003      	b.n	137a4 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   1379c:	f7fd fe2c 	bl	113f8 <xTaskResumeAll>
   137a0:	e000      	b.n	137a4 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   137a2:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   137a4:	f107 0710 	add.w	r7, r7, #16
   137a8:	46bd      	mov	sp, r7
   137aa:	bd80      	pop	{r7, pc}

000137ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   137ac:	b480      	push	{r7}
   137ae:	b085      	sub	sp, #20
   137b0:	af00      	add	r7, sp, #0
   137b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   137b4:	f243 1330 	movw	r3, #12592	; 0x3130
   137b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137bc:	681b      	ldr	r3, [r3, #0]
   137be:	681b      	ldr	r3, [r3, #0]
   137c0:	2b00      	cmp	r3, #0
   137c2:	d102      	bne.n	137ca <prvGetNextExpireTime+0x1e>
   137c4:	f04f 0301 	mov.w	r3, #1
   137c8:	e001      	b.n	137ce <prvGetNextExpireTime+0x22>
   137ca:	f04f 0300 	mov.w	r3, #0
   137ce:	687a      	ldr	r2, [r7, #4]
   137d0:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   137d2:	687b      	ldr	r3, [r7, #4]
   137d4:	681b      	ldr	r3, [r3, #0]
   137d6:	2b00      	cmp	r3, #0
   137d8:	d108      	bne.n	137ec <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   137da:	f243 1330 	movw	r3, #12592	; 0x3130
   137de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137e2:	681b      	ldr	r3, [r3, #0]
   137e4:	68db      	ldr	r3, [r3, #12]
   137e6:	681b      	ldr	r3, [r3, #0]
   137e8:	60fb      	str	r3, [r7, #12]
   137ea:	e002      	b.n	137f2 <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   137ec:	f04f 0300 	mov.w	r3, #0
   137f0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   137f2:	68fb      	ldr	r3, [r7, #12]
}
   137f4:	4618      	mov	r0, r3
   137f6:	f107 0714 	add.w	r7, r7, #20
   137fa:	46bd      	mov	sp, r7
   137fc:	bc80      	pop	{r7}
   137fe:	4770      	bx	lr

00013800 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   13800:	b580      	push	{r7, lr}
   13802:	b084      	sub	sp, #16
   13804:	af00      	add	r7, sp, #0
   13806:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   13808:	f7fd fec6 	bl	11598 <xTaskGetTickCount>
   1380c:	4603      	mov	r3, r0
   1380e:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   13810:	f243 1340 	movw	r3, #12608	; 0x3140
   13814:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13818:	681b      	ldr	r3, [r3, #0]
   1381a:	68fa      	ldr	r2, [r7, #12]
   1381c:	429a      	cmp	r2, r3
   1381e:	d206      	bcs.n	1382e <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   13820:	f000 f906 	bl	13a30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   13824:	687b      	ldr	r3, [r7, #4]
   13826:	f04f 0201 	mov.w	r2, #1
   1382a:	601a      	str	r2, [r3, #0]
   1382c:	e003      	b.n	13836 <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   1382e:	687b      	ldr	r3, [r7, #4]
   13830:	f04f 0200 	mov.w	r2, #0
   13834:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   13836:	f243 1340 	movw	r3, #12608	; 0x3140
   1383a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1383e:	68fa      	ldr	r2, [r7, #12]
   13840:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   13842:	68fb      	ldr	r3, [r7, #12]
}
   13844:	4618      	mov	r0, r3
   13846:	f107 0710 	add.w	r7, r7, #16
   1384a:	46bd      	mov	sp, r7
   1384c:	bd80      	pop	{r7, pc}
   1384e:	bf00      	nop

00013850 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   13850:	b580      	push	{r7, lr}
   13852:	b086      	sub	sp, #24
   13854:	af00      	add	r7, sp, #0
   13856:	60f8      	str	r0, [r7, #12]
   13858:	60b9      	str	r1, [r7, #8]
   1385a:	607a      	str	r2, [r7, #4]
   1385c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   1385e:	f04f 0300 	mov.w	r3, #0
   13862:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   13864:	68fb      	ldr	r3, [r7, #12]
   13866:	68ba      	ldr	r2, [r7, #8]
   13868:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   1386a:	68fb      	ldr	r3, [r7, #12]
   1386c:	68fa      	ldr	r2, [r7, #12]
   1386e:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   13870:	68ba      	ldr	r2, [r7, #8]
   13872:	687b      	ldr	r3, [r7, #4]
   13874:	429a      	cmp	r2, r3
   13876:	d818      	bhi.n	138aa <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   13878:	687a      	ldr	r2, [r7, #4]
   1387a:	683b      	ldr	r3, [r7, #0]
   1387c:	ebc3 0202 	rsb	r2, r3, r2
   13880:	68fb      	ldr	r3, [r7, #12]
   13882:	699b      	ldr	r3, [r3, #24]
   13884:	429a      	cmp	r2, r3
   13886:	d303      	bcc.n	13890 <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13888:	f04f 0301 	mov.w	r3, #1
   1388c:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   1388e:	e024      	b.n	138da <prvInsertTimerInActiveList+0x8a>
   13890:	f243 1334 	movw	r3, #12596	; 0x3134
   13894:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13898:	681a      	ldr	r2, [r3, #0]
   1389a:	68fb      	ldr	r3, [r7, #12]
   1389c:	f103 0304 	add.w	r3, r3, #4
   138a0:	4610      	mov	r0, r2
   138a2:	4619      	mov	r1, r3
   138a4:	f7fb fbfe 	bl	f0a4 <vListInsert>
   138a8:	e017      	b.n	138da <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   138aa:	687a      	ldr	r2, [r7, #4]
   138ac:	683b      	ldr	r3, [r7, #0]
   138ae:	429a      	cmp	r2, r3
   138b0:	d207      	bcs.n	138c2 <prvInsertTimerInActiveList+0x72>
   138b2:	68ba      	ldr	r2, [r7, #8]
   138b4:	683b      	ldr	r3, [r7, #0]
   138b6:	429a      	cmp	r2, r3
   138b8:	d303      	bcc.n	138c2 <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   138ba:	f04f 0301 	mov.w	r3, #1
   138be:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   138c0:	e00b      	b.n	138da <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   138c2:	f243 1330 	movw	r3, #12592	; 0x3130
   138c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   138ca:	681a      	ldr	r2, [r3, #0]
   138cc:	68fb      	ldr	r3, [r7, #12]
   138ce:	f103 0304 	add.w	r3, r3, #4
   138d2:	4610      	mov	r0, r2
   138d4:	4619      	mov	r1, r3
   138d6:	f7fb fbe5 	bl	f0a4 <vListInsert>
		}
	}

	return xProcessTimerNow;
   138da:	697b      	ldr	r3, [r7, #20]
}
   138dc:	4618      	mov	r0, r3
   138de:	f107 0718 	add.w	r7, r7, #24
   138e2:	46bd      	mov	sp, r7
   138e4:	bd80      	pop	{r7, pc}
   138e6:	bf00      	nop

000138e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   138e8:	b580      	push	{r7, lr}
   138ea:	b08c      	sub	sp, #48	; 0x30
   138ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   138ee:	e089      	b.n	13a04 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   138f0:	68bb      	ldr	r3, [r7, #8]
   138f2:	2b00      	cmp	r3, #0
   138f4:	f2c0 8086 	blt.w	13a04 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   138f8:	693b      	ldr	r3, [r7, #16]
   138fa:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   138fc:	697b      	ldr	r3, [r7, #20]
   138fe:	695b      	ldr	r3, [r3, #20]
   13900:	2b00      	cmp	r3, #0
   13902:	d005      	beq.n	13910 <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13904:	697b      	ldr	r3, [r7, #20]
   13906:	f103 0304 	add.w	r3, r3, #4
   1390a:	4618      	mov	r0, r3
   1390c:	f7fb fc04 	bl	f118 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13910:	f107 0304 	add.w	r3, r7, #4
   13914:	4618      	mov	r0, r3
   13916:	f7ff ff73 	bl	13800 <prvSampleTimeNow>
   1391a:	4603      	mov	r3, r0
   1391c:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   1391e:	68bb      	ldr	r3, [r7, #8]
   13920:	2b09      	cmp	r3, #9
   13922:	d86f      	bhi.n	13a04 <prvProcessReceivedCommands+0x11c>
   13924:	a201      	add	r2, pc, #4	; (adr r2, 1392c <prvProcessReceivedCommands+0x44>)
   13926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1392a:	bf00      	nop
   1392c:	00013955 	.word	0x00013955
   13930:	00013955 	.word	0x00013955
   13934:	00013955 	.word	0x00013955
   13938:	00013a05 	.word	0x00013a05
   1393c:	000139bb 	.word	0x000139bb
   13940:	000139f3 	.word	0x000139f3
   13944:	00013955 	.word	0x00013955
   13948:	00013955 	.word	0x00013955
   1394c:	00013a05 	.word	0x00013a05
   13950:	000139bb 	.word	0x000139bb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   13954:	68fa      	ldr	r2, [r7, #12]
   13956:	697b      	ldr	r3, [r7, #20]
   13958:	699b      	ldr	r3, [r3, #24]
   1395a:	441a      	add	r2, r3
   1395c:	68fb      	ldr	r3, [r7, #12]
   1395e:	6978      	ldr	r0, [r7, #20]
   13960:	4611      	mov	r1, r2
   13962:	69fa      	ldr	r2, [r7, #28]
   13964:	f7ff ff74 	bl	13850 <prvInsertTimerInActiveList>
   13968:	4603      	mov	r3, r0
   1396a:	2b00      	cmp	r3, #0
   1396c:	d045      	beq.n	139fa <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   1396e:	697b      	ldr	r3, [r7, #20]
   13970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13972:	6978      	ldr	r0, [r7, #20]
   13974:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13976:	697b      	ldr	r3, [r7, #20]
   13978:	69db      	ldr	r3, [r3, #28]
   1397a:	2b01      	cmp	r3, #1
   1397c:	d13f      	bne.n	139fe <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   1397e:	68fa      	ldr	r2, [r7, #12]
   13980:	697b      	ldr	r3, [r7, #20]
   13982:	699b      	ldr	r3, [r3, #24]
   13984:	4413      	add	r3, r2
   13986:	f04f 0200 	mov.w	r2, #0
   1398a:	9200      	str	r2, [sp, #0]
   1398c:	6978      	ldr	r0, [r7, #20]
   1398e:	f04f 0100 	mov.w	r1, #0
   13992:	461a      	mov	r2, r3
   13994:	f04f 0300 	mov.w	r3, #0
   13998:	f7ff fd7a 	bl	13490 <xTimerGenericCommand>
   1399c:	4603      	mov	r3, r0
   1399e:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   139a0:	69bb      	ldr	r3, [r7, #24]
   139a2:	2b00      	cmp	r3, #0
   139a4:	d12d      	bne.n	13a02 <prvProcessReceivedCommands+0x11a>
   139a6:	f04f 0328 	mov.w	r3, #40	; 0x28
   139aa:	f383 8811 	msr	BASEPRI, r3
   139ae:	f3bf 8f6f 	isb	sy
   139b2:	f3bf 8f4f 	dsb	sy
   139b6:	623b      	str	r3, [r7, #32]
   139b8:	e7fe      	b.n	139b8 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   139ba:	68fa      	ldr	r2, [r7, #12]
   139bc:	697b      	ldr	r3, [r7, #20]
   139be:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   139c0:	697b      	ldr	r3, [r7, #20]
   139c2:	699b      	ldr	r3, [r3, #24]
   139c4:	2b00      	cmp	r3, #0
   139c6:	d109      	bne.n	139dc <prvProcessReceivedCommands+0xf4>
   139c8:	f04f 0328 	mov.w	r3, #40	; 0x28
   139cc:	f383 8811 	msr	BASEPRI, r3
   139d0:	f3bf 8f6f 	isb	sy
   139d4:	f3bf 8f4f 	dsb	sy
   139d8:	627b      	str	r3, [r7, #36]	; 0x24
   139da:	e7fe      	b.n	139da <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   139dc:	697b      	ldr	r3, [r7, #20]
   139de:	699a      	ldr	r2, [r3, #24]
   139e0:	69fb      	ldr	r3, [r7, #28]
   139e2:	4413      	add	r3, r2
   139e4:	6978      	ldr	r0, [r7, #20]
   139e6:	4619      	mov	r1, r3
   139e8:	69fa      	ldr	r2, [r7, #28]
   139ea:	69fb      	ldr	r3, [r7, #28]
   139ec:	f7ff ff30 	bl	13850 <prvInsertTimerInActiveList>
					break;
   139f0:	e008      	b.n	13a04 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   139f2:	6978      	ldr	r0, [r7, #20]
   139f4:	f000 fa08 	bl	13e08 <vPortFree>
   139f8:	e004      	b.n	13a04 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   139fa:	bf00      	nop
   139fc:	e002      	b.n	13a04 <prvProcessReceivedCommands+0x11c>
   139fe:	bf00      	nop
   13a00:	e000      	b.n	13a04 <prvProcessReceivedCommands+0x11c>
   13a02:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13a04:	f243 1338 	movw	r3, #12600	; 0x3138
   13a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a0c:	681a      	ldr	r2, [r3, #0]
   13a0e:	f107 0308 	add.w	r3, r7, #8
   13a12:	4610      	mov	r0, r2
   13a14:	4619      	mov	r1, r3
   13a16:	f04f 0200 	mov.w	r2, #0
   13a1a:	f7fb ff83 	bl	f924 <xQueueReceive>
   13a1e:	4603      	mov	r3, r0
   13a20:	2b00      	cmp	r3, #0
   13a22:	f47f af65 	bne.w	138f0 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   13a26:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13a2a:	46bd      	mov	sp, r7
   13a2c:	bd80      	pop	{r7, pc}
   13a2e:	bf00      	nop

00013a30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   13a30:	b580      	push	{r7, lr}
   13a32:	b088      	sub	sp, #32
   13a34:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13a36:	e053      	b.n	13ae0 <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13a38:	f243 1330 	movw	r3, #12592	; 0x3130
   13a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a40:	681b      	ldr	r3, [r3, #0]
   13a42:	68db      	ldr	r3, [r3, #12]
   13a44:	681b      	ldr	r3, [r3, #0]
   13a46:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13a48:	f243 1330 	movw	r3, #12592	; 0x3130
   13a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a50:	681b      	ldr	r3, [r3, #0]
   13a52:	68db      	ldr	r3, [r3, #12]
   13a54:	68db      	ldr	r3, [r3, #12]
   13a56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13a58:	68fb      	ldr	r3, [r7, #12]
   13a5a:	f103 0304 	add.w	r3, r3, #4
   13a5e:	4618      	mov	r0, r3
   13a60:	f7fb fb5a 	bl	f118 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13a64:	68fb      	ldr	r3, [r7, #12]
   13a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13a68:	68f8      	ldr	r0, [r7, #12]
   13a6a:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13a6c:	68fb      	ldr	r3, [r7, #12]
   13a6e:	69db      	ldr	r3, [r3, #28]
   13a70:	2b01      	cmp	r3, #1
   13a72:	d135      	bne.n	13ae0 <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   13a74:	68fb      	ldr	r3, [r7, #12]
   13a76:	699a      	ldr	r2, [r3, #24]
   13a78:	683b      	ldr	r3, [r7, #0]
   13a7a:	4413      	add	r3, r2
   13a7c:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   13a7e:	687a      	ldr	r2, [r7, #4]
   13a80:	683b      	ldr	r3, [r7, #0]
   13a82:	429a      	cmp	r2, r3
   13a84:	d912      	bls.n	13aac <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13a86:	68fb      	ldr	r3, [r7, #12]
   13a88:	687a      	ldr	r2, [r7, #4]
   13a8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13a8c:	68fb      	ldr	r3, [r7, #12]
   13a8e:	68fa      	ldr	r2, [r7, #12]
   13a90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13a92:	f243 1330 	movw	r3, #12592	; 0x3130
   13a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a9a:	681a      	ldr	r2, [r3, #0]
   13a9c:	68fb      	ldr	r3, [r7, #12]
   13a9e:	f103 0304 	add.w	r3, r3, #4
   13aa2:	4610      	mov	r0, r2
   13aa4:	4619      	mov	r1, r3
   13aa6:	f7fb fafd 	bl	f0a4 <vListInsert>
   13aaa:	e019      	b.n	13ae0 <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13aac:	f04f 0300 	mov.w	r3, #0
   13ab0:	9300      	str	r3, [sp, #0]
   13ab2:	68f8      	ldr	r0, [r7, #12]
   13ab4:	f04f 0100 	mov.w	r1, #0
   13ab8:	683a      	ldr	r2, [r7, #0]
   13aba:	f04f 0300 	mov.w	r3, #0
   13abe:	f7ff fce7 	bl	13490 <xTimerGenericCommand>
   13ac2:	4603      	mov	r3, r0
   13ac4:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13ac6:	693b      	ldr	r3, [r7, #16]
   13ac8:	2b00      	cmp	r3, #0
   13aca:	d109      	bne.n	13ae0 <prvSwitchTimerLists+0xb0>
   13acc:	f04f 0328 	mov.w	r3, #40	; 0x28
   13ad0:	f383 8811 	msr	BASEPRI, r3
   13ad4:	f3bf 8f6f 	isb	sy
   13ad8:	f3bf 8f4f 	dsb	sy
   13adc:	617b      	str	r3, [r7, #20]
   13ade:	e7fe      	b.n	13ade <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13ae0:	f243 1330 	movw	r3, #12592	; 0x3130
   13ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ae8:	681b      	ldr	r3, [r3, #0]
   13aea:	681b      	ldr	r3, [r3, #0]
   13aec:	2b00      	cmp	r3, #0
   13aee:	d1a3      	bne.n	13a38 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   13af0:	f243 1330 	movw	r3, #12592	; 0x3130
   13af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13af8:	681b      	ldr	r3, [r3, #0]
   13afa:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13afc:	f243 1334 	movw	r3, #12596	; 0x3134
   13b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b04:	681a      	ldr	r2, [r3, #0]
   13b06:	f243 1330 	movw	r3, #12592	; 0x3130
   13b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b0e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   13b10:	f243 1334 	movw	r3, #12596	; 0x3134
   13b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b18:	68ba      	ldr	r2, [r7, #8]
   13b1a:	601a      	str	r2, [r3, #0]
}
   13b1c:	f107 0718 	add.w	r7, r7, #24
   13b20:	46bd      	mov	sp, r7
   13b22:	bd80      	pop	{r7, pc}

00013b24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13b24:	b580      	push	{r7, lr}
   13b26:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13b28:	f000 fb36 	bl	14198 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13b2c:	f243 1338 	movw	r3, #12600	; 0x3138
   13b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b34:	681b      	ldr	r3, [r3, #0]
   13b36:	2b00      	cmp	r3, #0
   13b38:	d12b      	bne.n	13b92 <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13b3a:	f243 1008 	movw	r0, #12552	; 0x3108
   13b3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13b42:	f7fb fa59 	bl	eff8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13b46:	f243 101c 	movw	r0, #12572	; 0x311c
   13b4a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13b4e:	f7fb fa53 	bl	eff8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   13b52:	f243 1330 	movw	r3, #12592	; 0x3130
   13b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b5a:	f243 1208 	movw	r2, #12552	; 0x3108
   13b5e:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13b62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13b64:	f243 1334 	movw	r3, #12596	; 0x3134
   13b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b6c:	f243 121c 	movw	r2, #12572	; 0x311c
   13b70:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13b74:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13b76:	f04f 000a 	mov.w	r0, #10
   13b7a:	f04f 010c 	mov.w	r1, #12
   13b7e:	f04f 0200 	mov.w	r2, #0
   13b82:	f7fb fb6b 	bl	f25c <xQueueGenericCreate>
   13b86:	4602      	mov	r2, r0
   13b88:	f243 1338 	movw	r3, #12600	; 0x3138
   13b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13b90:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13b92:	f000 fb39 	bl	14208 <vPortExitCritical>
}
   13b96:	bd80      	pop	{r7, pc}

00013b98 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13b98:	b580      	push	{r7, lr}
   13b9a:	b086      	sub	sp, #24
   13b9c:	af00      	add	r7, sp, #0
   13b9e:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13ba0:	687b      	ldr	r3, [r7, #4]
   13ba2:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13ba4:	687b      	ldr	r3, [r7, #4]
   13ba6:	2b00      	cmp	r3, #0
   13ba8:	d109      	bne.n	13bbe <xTimerIsTimerActive+0x26>
   13baa:	f04f 0328 	mov.w	r3, #40	; 0x28
   13bae:	f383 8811 	msr	BASEPRI, r3
   13bb2:	f3bf 8f6f 	isb	sy
   13bb6:	f3bf 8f4f 	dsb	sy
   13bba:	617b      	str	r3, [r7, #20]
   13bbc:	e7fe      	b.n	13bbc <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13bbe:	f000 faeb 	bl	14198 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13bc2:	693b      	ldr	r3, [r7, #16]
   13bc4:	695b      	ldr	r3, [r3, #20]
   13bc6:	2b00      	cmp	r3, #0
   13bc8:	d103      	bne.n	13bd2 <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13bca:	f04f 0300 	mov.w	r3, #0
   13bce:	60fb      	str	r3, [r7, #12]
   13bd0:	e002      	b.n	13bd8 <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13bd2:	f04f 0301 	mov.w	r3, #1
   13bd6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13bd8:	f000 fb16 	bl	14208 <vPortExitCritical>

	return xTimerIsInActiveList;
   13bdc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13bde:	4618      	mov	r0, r3
   13be0:	f107 0718 	add.w	r7, r7, #24
   13be4:	46bd      	mov	sp, r7
   13be6:	bd80      	pop	{r7, pc}

00013be8 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13be8:	b580      	push	{r7, lr}
   13bea:	b086      	sub	sp, #24
   13bec:	af00      	add	r7, sp, #0
   13bee:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13bf0:	687b      	ldr	r3, [r7, #4]
   13bf2:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13bf4:	687b      	ldr	r3, [r7, #4]
   13bf6:	2b00      	cmp	r3, #0
   13bf8:	d109      	bne.n	13c0e <pvTimerGetTimerID+0x26>
   13bfa:	f04f 0328 	mov.w	r3, #40	; 0x28
   13bfe:	f383 8811 	msr	BASEPRI, r3
   13c02:	f3bf 8f6f 	isb	sy
   13c06:	f3bf 8f4f 	dsb	sy
   13c0a:	617b      	str	r3, [r7, #20]
   13c0c:	e7fe      	b.n	13c0c <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13c0e:	f000 fac3 	bl	14198 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13c12:	68fb      	ldr	r3, [r7, #12]
   13c14:	6a1b      	ldr	r3, [r3, #32]
   13c16:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13c18:	f000 faf6 	bl	14208 <vPortExitCritical>

	return pvReturn;
   13c1c:	693b      	ldr	r3, [r7, #16]
}
   13c1e:	4618      	mov	r0, r3
   13c20:	f107 0718 	add.w	r7, r7, #24
   13c24:	46bd      	mov	sp, r7
   13c26:	bd80      	pop	{r7, pc}

00013c28 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13c28:	b580      	push	{r7, lr}
   13c2a:	b084      	sub	sp, #16
   13c2c:	af00      	add	r7, sp, #0
   13c2e:	6078      	str	r0, [r7, #4]
   13c30:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13c32:	687b      	ldr	r3, [r7, #4]
   13c34:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13c36:	687b      	ldr	r3, [r7, #4]
   13c38:	2b00      	cmp	r3, #0
   13c3a:	d109      	bne.n	13c50 <vTimerSetTimerID+0x28>
   13c3c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13c40:	f383 8811 	msr	BASEPRI, r3
   13c44:	f3bf 8f6f 	isb	sy
   13c48:	f3bf 8f4f 	dsb	sy
   13c4c:	60fb      	str	r3, [r7, #12]
   13c4e:	e7fe      	b.n	13c4e <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13c50:	f000 faa2 	bl	14198 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13c54:	68bb      	ldr	r3, [r7, #8]
   13c56:	683a      	ldr	r2, [r7, #0]
   13c58:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13c5a:	f000 fad5 	bl	14208 <vPortExitCritical>
}
   13c5e:	f107 0710 	add.w	r7, r7, #16
   13c62:	46bd      	mov	sp, r7
   13c64:	bd80      	pop	{r7, pc}
   13c66:	bf00      	nop

00013c68 <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   13c68:	b480      	push	{r7}
   13c6a:	b083      	sub	sp, #12
   13c6c:	af00      	add	r7, sp, #0
   13c6e:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   13c70:	687b      	ldr	r3, [r7, #4]
   13c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   13c74:	4618      	mov	r0, r3
   13c76:	f107 070c 	add.w	r7, r7, #12
   13c7a:	46bd      	mov	sp, r7
   13c7c:	bc80      	pop	{r7}
   13c7e:	4770      	bx	lr

00013c80 <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   13c80:	b480      	push	{r7}
   13c82:	b083      	sub	sp, #12
   13c84:	af00      	add	r7, sp, #0
   13c86:	6078      	str	r0, [r7, #4]
   13c88:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   13c8a:	687b      	ldr	r3, [r7, #4]
   13c8c:	683a      	ldr	r2, [r7, #0]
   13c8e:	629a      	str	r2, [r3, #40]	; 0x28
	}
   13c90:	f107 070c 	add.w	r7, r7, #12
   13c94:	46bd      	mov	sp, r7
   13c96:	bc80      	pop	{r7}
   13c98:	4770      	bx	lr
   13c9a:	bf00      	nop

00013c9c <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   13c9c:	b580      	push	{r7, lr}
   13c9e:	b088      	sub	sp, #32
   13ca0:	af00      	add	r7, sp, #0
   13ca2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   13ca4:	f04f 0300 	mov.w	r3, #0
   13ca8:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   13caa:	f7fd fb93 	bl	113d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   13cae:	f64a 1354 	movw	r3, #43348	; 0xa954
   13cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cb6:	681b      	ldr	r3, [r3, #0]
   13cb8:	2b00      	cmp	r3, #0
   13cba:	d108      	bne.n	13cce <pvPortMalloc+0x32>
		{
			prvHeapInit();
   13cbc:	f000 f8fa 	bl	13eb4 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   13cc0:	f64a 1354 	movw	r3, #43348	; 0xa954
   13cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cc8:	f04f 0201 	mov.w	r2, #1
   13ccc:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   13cce:	687b      	ldr	r3, [r7, #4]
   13cd0:	2b00      	cmp	r3, #0
   13cd2:	d012      	beq.n	13cfa <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   13cd4:	f643 53c0 	movw	r3, #15808	; 0x3dc0
   13cd8:	f2c0 0302 	movt	r3, #2
   13cdc:	881b      	ldrh	r3, [r3, #0]
   13cde:	687a      	ldr	r2, [r7, #4]
   13ce0:	4413      	add	r3, r2
   13ce2:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   13ce4:	687b      	ldr	r3, [r7, #4]
   13ce6:	f003 0307 	and.w	r3, r3, #7
   13cea:	2b00      	cmp	r3, #0
   13cec:	d005      	beq.n	13cfa <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   13cee:	687b      	ldr	r3, [r7, #4]
   13cf0:	f023 0307 	bic.w	r3, r3, #7
   13cf4:	f103 0308 	add.w	r3, r3, #8
   13cf8:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   13cfa:	687b      	ldr	r3, [r7, #4]
   13cfc:	2b00      	cmp	r3, #0
   13cfe:	d075      	beq.n	13dec <pvPortMalloc+0x150>
   13d00:	687a      	ldr	r2, [r7, #4]
   13d02:	f247 73f7 	movw	r3, #30711	; 0x77f7
   13d06:	429a      	cmp	r2, r3
   13d08:	d870      	bhi.n	13dec <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   13d0a:	f64a 1344 	movw	r3, #43332	; 0xa944
   13d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d12:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   13d14:	f64a 1344 	movw	r3, #43332	; 0xa944
   13d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d1c:	681b      	ldr	r3, [r3, #0]
   13d1e:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13d20:	e004      	b.n	13d2c <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   13d22:	68bb      	ldr	r3, [r7, #8]
   13d24:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   13d26:	68bb      	ldr	r3, [r7, #8]
   13d28:	681b      	ldr	r3, [r3, #0]
   13d2a:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13d2c:	68bb      	ldr	r3, [r7, #8]
   13d2e:	685a      	ldr	r2, [r3, #4]
   13d30:	687b      	ldr	r3, [r7, #4]
   13d32:	429a      	cmp	r2, r3
   13d34:	d203      	bcs.n	13d3e <pvPortMalloc+0xa2>
   13d36:	68bb      	ldr	r3, [r7, #8]
   13d38:	681b      	ldr	r3, [r3, #0]
   13d3a:	2b00      	cmp	r3, #0
   13d3c:	d1f1      	bne.n	13d22 <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   13d3e:	68ba      	ldr	r2, [r7, #8]
   13d40:	f64a 134c 	movw	r3, #43340	; 0xa94c
   13d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d48:	429a      	cmp	r2, r3
   13d4a:	d04f      	beq.n	13dec <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   13d4c:	68fb      	ldr	r3, [r7, #12]
   13d4e:	681a      	ldr	r2, [r3, #0]
   13d50:	f643 53c0 	movw	r3, #15808	; 0x3dc0
   13d54:	f2c0 0302 	movt	r3, #2
   13d58:	881b      	ldrh	r3, [r3, #0]
   13d5a:	4413      	add	r3, r2
   13d5c:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   13d5e:	68bb      	ldr	r3, [r7, #8]
   13d60:	681a      	ldr	r2, [r3, #0]
   13d62:	68fb      	ldr	r3, [r7, #12]
   13d64:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   13d66:	68bb      	ldr	r3, [r7, #8]
   13d68:	685a      	ldr	r2, [r3, #4]
   13d6a:	687b      	ldr	r3, [r7, #4]
   13d6c:	ebc3 0202 	rsb	r2, r3, r2
   13d70:	f643 53c0 	movw	r3, #15808	; 0x3dc0
   13d74:	f2c0 0302 	movt	r3, #2
   13d78:	881b      	ldrh	r3, [r3, #0]
   13d7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13d7e:	429a      	cmp	r2, r3
   13d80:	d926      	bls.n	13dd0 <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   13d82:	68ba      	ldr	r2, [r7, #8]
   13d84:	687b      	ldr	r3, [r7, #4]
   13d86:	4413      	add	r3, r2
   13d88:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   13d8a:	68bb      	ldr	r3, [r7, #8]
   13d8c:	685a      	ldr	r2, [r3, #4]
   13d8e:	687b      	ldr	r3, [r7, #4]
   13d90:	ebc3 0202 	rsb	r2, r3, r2
   13d94:	693b      	ldr	r3, [r7, #16]
   13d96:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   13d98:	68bb      	ldr	r3, [r7, #8]
   13d9a:	687a      	ldr	r2, [r7, #4]
   13d9c:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   13d9e:	693b      	ldr	r3, [r7, #16]
   13da0:	685b      	ldr	r3, [r3, #4]
   13da2:	61fb      	str	r3, [r7, #28]
   13da4:	f64a 1344 	movw	r3, #43332	; 0xa944
   13da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dac:	61bb      	str	r3, [r7, #24]
   13dae:	e002      	b.n	13db6 <pvPortMalloc+0x11a>
   13db0:	69bb      	ldr	r3, [r7, #24]
   13db2:	681b      	ldr	r3, [r3, #0]
   13db4:	61bb      	str	r3, [r7, #24]
   13db6:	69bb      	ldr	r3, [r7, #24]
   13db8:	681b      	ldr	r3, [r3, #0]
   13dba:	685a      	ldr	r2, [r3, #4]
   13dbc:	69fb      	ldr	r3, [r7, #28]
   13dbe:	429a      	cmp	r2, r3
   13dc0:	d3f6      	bcc.n	13db0 <pvPortMalloc+0x114>
   13dc2:	69bb      	ldr	r3, [r7, #24]
   13dc4:	681a      	ldr	r2, [r3, #0]
   13dc6:	693b      	ldr	r3, [r7, #16]
   13dc8:	601a      	str	r2, [r3, #0]
   13dca:	69bb      	ldr	r3, [r7, #24]
   13dcc:	693a      	ldr	r2, [r7, #16]
   13dce:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   13dd0:	f240 03cc 	movw	r3, #204	; 0xcc
   13dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dd8:	681a      	ldr	r2, [r3, #0]
   13dda:	68bb      	ldr	r3, [r7, #8]
   13ddc:	685b      	ldr	r3, [r3, #4]
   13dde:	ebc3 0202 	rsb	r2, r3, r2
   13de2:	f240 03cc 	movw	r3, #204	; 0xcc
   13de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dea:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   13dec:	f7fd fb04 	bl	113f8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   13df0:	697b      	ldr	r3, [r7, #20]
   13df2:	2b00      	cmp	r3, #0
   13df4:	d101      	bne.n	13dfa <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   13df6:	f7ec fec1 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   13dfa:	697b      	ldr	r3, [r7, #20]
}
   13dfc:	4618      	mov	r0, r3
   13dfe:	f107 0720 	add.w	r7, r7, #32
   13e02:	46bd      	mov	sp, r7
   13e04:	bd80      	pop	{r7, pc}
   13e06:	bf00      	nop

00013e08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   13e08:	b580      	push	{r7, lr}
   13e0a:	b086      	sub	sp, #24
   13e0c:	af00      	add	r7, sp, #0
   13e0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   13e10:	687b      	ldr	r3, [r7, #4]
   13e12:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   13e14:	687b      	ldr	r3, [r7, #4]
   13e16:	2b00      	cmp	r3, #0
   13e18:	d035      	beq.n	13e86 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   13e1a:	f643 53c0 	movw	r3, #15808	; 0x3dc0
   13e1e:	f2c0 0302 	movt	r3, #2
   13e22:	881b      	ldrh	r3, [r3, #0]
   13e24:	f1c3 0300 	rsb	r3, r3, #0
   13e28:	68ba      	ldr	r2, [r7, #8]
   13e2a:	4413      	add	r3, r2
   13e2c:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   13e2e:	68bb      	ldr	r3, [r7, #8]
   13e30:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   13e32:	f7fd facf 	bl	113d4 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   13e36:	68fb      	ldr	r3, [r7, #12]
   13e38:	685b      	ldr	r3, [r3, #4]
   13e3a:	617b      	str	r3, [r7, #20]
   13e3c:	f64a 1344 	movw	r3, #43332	; 0xa944
   13e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e44:	613b      	str	r3, [r7, #16]
   13e46:	e002      	b.n	13e4e <vPortFree+0x46>
   13e48:	693b      	ldr	r3, [r7, #16]
   13e4a:	681b      	ldr	r3, [r3, #0]
   13e4c:	613b      	str	r3, [r7, #16]
   13e4e:	693b      	ldr	r3, [r7, #16]
   13e50:	681b      	ldr	r3, [r3, #0]
   13e52:	685a      	ldr	r2, [r3, #4]
   13e54:	697b      	ldr	r3, [r7, #20]
   13e56:	429a      	cmp	r2, r3
   13e58:	d3f6      	bcc.n	13e48 <vPortFree+0x40>
   13e5a:	693b      	ldr	r3, [r7, #16]
   13e5c:	681a      	ldr	r2, [r3, #0]
   13e5e:	68fb      	ldr	r3, [r7, #12]
   13e60:	601a      	str	r2, [r3, #0]
   13e62:	693b      	ldr	r3, [r7, #16]
   13e64:	68fa      	ldr	r2, [r7, #12]
   13e66:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   13e68:	68fb      	ldr	r3, [r7, #12]
   13e6a:	685a      	ldr	r2, [r3, #4]
   13e6c:	f240 03cc 	movw	r3, #204	; 0xcc
   13e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e74:	681b      	ldr	r3, [r3, #0]
   13e76:	441a      	add	r2, r3
   13e78:	f240 03cc 	movw	r3, #204	; 0xcc
   13e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e80:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   13e82:	f7fd fab9 	bl	113f8 <xTaskResumeAll>
	}
}
   13e86:	f107 0718 	add.w	r7, r7, #24
   13e8a:	46bd      	mov	sp, r7
   13e8c:	bd80      	pop	{r7, pc}
   13e8e:	bf00      	nop

00013e90 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   13e90:	b480      	push	{r7}
   13e92:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   13e94:	f240 03cc 	movw	r3, #204	; 0xcc
   13e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13e9c:	681b      	ldr	r3, [r3, #0]
}
   13e9e:	4618      	mov	r0, r3
   13ea0:	46bd      	mov	sp, r7
   13ea2:	bc80      	pop	{r7}
   13ea4:	4770      	bx	lr
   13ea6:	bf00      	nop

00013ea8 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   13ea8:	b480      	push	{r7}
   13eaa:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   13eac:	46bd      	mov	sp, r7
   13eae:	bc80      	pop	{r7}
   13eb0:	4770      	bx	lr
   13eb2:	bf00      	nop

00013eb4 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   13eb4:	b480      	push	{r7}
   13eb6:	b083      	sub	sp, #12
   13eb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   13eba:	4b18      	ldr	r3, [pc, #96]	; (13f1c <prvHeapInit+0x68>)
   13ebc:	f023 0307 	bic.w	r3, r3, #7
   13ec0:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   13ec2:	687a      	ldr	r2, [r7, #4]
   13ec4:	f64a 1344 	movw	r3, #43332	; 0xa944
   13ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ecc:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   13ece:	f64a 1344 	movw	r3, #43332	; 0xa944
   13ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ed6:	f04f 0200 	mov.w	r2, #0
   13eda:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   13edc:	f64a 134c 	movw	r3, #43340	; 0xa94c
   13ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ee4:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13ee8:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   13eea:	f64a 134c 	movw	r3, #43340	; 0xa94c
   13eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ef2:	f04f 0200 	mov.w	r2, #0
   13ef6:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   13ef8:	687b      	ldr	r3, [r7, #4]
   13efa:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   13efc:	683b      	ldr	r3, [r7, #0]
   13efe:	f247 72f8 	movw	r2, #30712	; 0x77f8
   13f02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   13f04:	683a      	ldr	r2, [r7, #0]
   13f06:	f64a 134c 	movw	r3, #43340	; 0xa94c
   13f0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f0e:	6013      	str	r3, [r2, #0]
}
   13f10:	f107 070c 	add.w	r7, r7, #12
   13f14:	46bd      	mov	sp, r7
   13f16:	bc80      	pop	{r7}
   13f18:	4770      	bx	lr
   13f1a:	bf00      	nop
   13f1c:	2000314c 	.word	0x2000314c

00013f20 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   13f20:	b480      	push	{r7}
   13f22:	b085      	sub	sp, #20
   13f24:	af00      	add	r7, sp, #0
   13f26:	60f8      	str	r0, [r7, #12]
   13f28:	60b9      	str	r1, [r7, #8]
   13f2a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   13f2c:	68fb      	ldr	r3, [r7, #12]
   13f2e:	f1a3 0304 	sub.w	r3, r3, #4
   13f32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   13f34:	68fb      	ldr	r3, [r7, #12]
   13f36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   13f3a:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13f3c:	68fb      	ldr	r3, [r7, #12]
   13f3e:	f1a3 0304 	sub.w	r3, r3, #4
   13f42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   13f44:	68bb      	ldr	r3, [r7, #8]
   13f46:	f023 0201 	bic.w	r2, r3, #1
   13f4a:	68fb      	ldr	r3, [r7, #12]
   13f4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   13f4e:	68fb      	ldr	r3, [r7, #12]
   13f50:	f1a3 0304 	sub.w	r3, r3, #4
   13f54:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   13f56:	f643 7389 	movw	r3, #16265	; 0x3f89
   13f5a:	f2c0 0301 	movt	r3, #1
   13f5e:	68fa      	ldr	r2, [r7, #12]
   13f60:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   13f62:	68fb      	ldr	r3, [r7, #12]
   13f64:	f1a3 0314 	sub.w	r3, r3, #20
   13f68:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   13f6a:	687a      	ldr	r2, [r7, #4]
   13f6c:	68fb      	ldr	r3, [r7, #12]
   13f6e:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   13f70:	68fb      	ldr	r3, [r7, #12]
   13f72:	f1a3 0320 	sub.w	r3, r3, #32
   13f76:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   13f78:	68fb      	ldr	r3, [r7, #12]
}
   13f7a:	4618      	mov	r0, r3
   13f7c:	f107 0714 	add.w	r7, r7, #20
   13f80:	46bd      	mov	sp, r7
   13f82:	bc80      	pop	{r7}
   13f84:	4770      	bx	lr
   13f86:	bf00      	nop

00013f88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   13f88:	b480      	push	{r7}
   13f8a:	b085      	sub	sp, #20
   13f8c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   13f8e:	f04f 0300 	mov.w	r3, #0
   13f92:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   13f94:	f240 03d0 	movw	r3, #208	; 0xd0
   13f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f9c:	681b      	ldr	r3, [r3, #0]
   13f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
   13fa2:	d009      	beq.n	13fb8 <prvTaskExitError+0x30>
   13fa4:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fa8:	f383 8811 	msr	BASEPRI, r3
   13fac:	f3bf 8f6f 	isb	sy
   13fb0:	f3bf 8f4f 	dsb	sy
   13fb4:	60bb      	str	r3, [r7, #8]
   13fb6:	e7fe      	b.n	13fb6 <prvTaskExitError+0x2e>
   13fb8:	f04f 0328 	mov.w	r3, #40	; 0x28
   13fbc:	f383 8811 	msr	BASEPRI, r3
   13fc0:	f3bf 8f6f 	isb	sy
   13fc4:	f3bf 8f4f 	dsb	sy
   13fc8:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   13fca:	687b      	ldr	r3, [r7, #4]
   13fcc:	2b00      	cmp	r3, #0
   13fce:	d0fc      	beq.n	13fca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   13fd0:	f107 0714 	add.w	r7, r7, #20
   13fd4:	46bd      	mov	sp, r7
   13fd6:	bc80      	pop	{r7}
   13fd8:	4770      	bx	lr
   13fda:	bf00      	nop
   13fdc:	0000      	lsls	r0, r0, #0
	...

00013fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   13fe0:	4b07      	ldr	r3, [pc, #28]	; (14000 <pxCurrentTCBConst2>)
   13fe2:	6819      	ldr	r1, [r3, #0]
   13fe4:	6808      	ldr	r0, [r1, #0]
   13fe6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   13fea:	f380 8809 	msr	PSP, r0
   13fee:	f3bf 8f6f 	isb	sy
   13ff2:	f04f 0000 	mov.w	r0, #0
   13ff6:	f380 8811 	msr	BASEPRI, r0
   13ffa:	f04e 0e0d 	orr.w	lr, lr, #13
   13ffe:	4770      	bx	lr

00014000 <pxCurrentTCBConst2>:
   14000:	20002ffc 	.word	0x20002ffc
   14004:	f3af 8000 	nop.w
   14008:	f3af 8000 	nop.w
   1400c:	f3af 8000 	nop.w

00014010 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   14010:	4806      	ldr	r0, [pc, #24]	; (1402c <prvPortStartFirstTask+0x1c>)
   14012:	6800      	ldr	r0, [r0, #0]
   14014:	6800      	ldr	r0, [r0, #0]
   14016:	f380 8808 	msr	MSP, r0
   1401a:	b662      	cpsie	i
   1401c:	b661      	cpsie	f
   1401e:	f3bf 8f4f 	dsb	sy
   14022:	f3bf 8f6f 	isb	sy
   14026:	df00      	svc	0
   14028:	bf00      	nop
   1402a:	0000      	.short	0x0000
   1402c:	e000ed08 	.word	0xe000ed08

00014030 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   14030:	b580      	push	{r7, lr}
   14032:	b084      	sub	sp, #16
   14034:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   14036:	f24e 4300 	movw	r3, #58368	; 0xe400
   1403a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1403e:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   14040:	68bb      	ldr	r3, [r7, #8]
   14042:	781b      	ldrb	r3, [r3, #0]
   14044:	b2db      	uxtb	r3, r3
   14046:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   14048:	68bb      	ldr	r3, [r7, #8]
   1404a:	f04f 32ff 	mov.w	r2, #4294967295
   1404e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   14050:	68bb      	ldr	r3, [r7, #8]
   14052:	781b      	ldrb	r3, [r3, #0]
   14054:	b2db      	uxtb	r3, r3
   14056:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   14058:	78fb      	ldrb	r3, [r7, #3]
   1405a:	b2db      	uxtb	r3, r3
   1405c:	461a      	mov	r2, r3
   1405e:	f002 0228 	and.w	r2, r2, #40	; 0x28
   14062:	f64a 1358 	movw	r3, #43352	; 0xa958
   14066:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1406a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   1406c:	f64a 135c 	movw	r3, #43356	; 0xa95c
   14070:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14074:	f04f 0207 	mov.w	r2, #7
   14078:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   1407a:	e011      	b.n	140a0 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   1407c:	f64a 135c 	movw	r3, #43356	; 0xa95c
   14080:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14084:	681b      	ldr	r3, [r3, #0]
   14086:	f103 32ff 	add.w	r2, r3, #4294967295
   1408a:	f64a 135c 	movw	r3, #43356	; 0xa95c
   1408e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14092:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   14094:	78fb      	ldrb	r3, [r7, #3]
   14096:	b2db      	uxtb	r3, r3
   14098:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1409c:	b2db      	uxtb	r3, r3
   1409e:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   140a0:	78fb      	ldrb	r3, [r7, #3]
   140a2:	b2db      	uxtb	r3, r3
   140a4:	b25b      	sxtb	r3, r3
   140a6:	2b00      	cmp	r3, #0
   140a8:	dbe8      	blt.n	1407c <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   140aa:	f64a 135c 	movw	r3, #43356	; 0xa95c
   140ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140b2:	681b      	ldr	r3, [r3, #0]
   140b4:	f1c3 0307 	rsb	r3, r3, #7
   140b8:	2b05      	cmp	r3, #5
   140ba:	d009      	beq.n	140d0 <xPortStartScheduler+0xa0>
   140bc:	f04f 0328 	mov.w	r3, #40	; 0x28
   140c0:	f383 8811 	msr	BASEPRI, r3
   140c4:	f3bf 8f6f 	isb	sy
   140c8:	f3bf 8f4f 	dsb	sy
   140cc:	60fb      	str	r3, [r7, #12]
   140ce:	e7fe      	b.n	140ce <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   140d0:	f64a 135c 	movw	r3, #43356	; 0xa95c
   140d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140d8:	681b      	ldr	r3, [r3, #0]
   140da:	ea4f 2203 	mov.w	r2, r3, lsl #8
   140de:	f64a 135c 	movw	r3, #43356	; 0xa95c
   140e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140e6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   140e8:	f64a 135c 	movw	r3, #43356	; 0xa95c
   140ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140f0:	681b      	ldr	r3, [r3, #0]
   140f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   140f6:	f64a 135c 	movw	r3, #43356	; 0xa95c
   140fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140fe:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   14100:	687b      	ldr	r3, [r7, #4]
   14102:	b2da      	uxtb	r2, r3
   14104:	68bb      	ldr	r3, [r7, #8]
   14106:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   14108:	f64e 5320 	movw	r3, #60704	; 0xed20
   1410c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14110:	f64e 5220 	movw	r2, #60704	; 0xed20
   14114:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14118:	6812      	ldr	r2, [r2, #0]
   1411a:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   1411e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   14120:	f64e 5320 	movw	r3, #60704	; 0xed20
   14124:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14128:	f64e 5220 	movw	r2, #60704	; 0xed20
   1412c:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14130:	6812      	ldr	r2, [r2, #0]
   14132:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   14136:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   14138:	f000 f8e4 	bl	14304 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   1413c:	f240 03d0 	movw	r3, #208	; 0xd0
   14140:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14144:	f04f 0200 	mov.w	r2, #0
   14148:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   1414a:	f7ff ff61 	bl	14010 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   1414e:	f7fd fc2b 	bl	119a8 <vTaskSwitchContext>
	prvTaskExitError();
   14152:	f7ff ff19 	bl	13f88 <prvTaskExitError>

	/* Should not get here! */
	return 0;
   14156:	f04f 0300 	mov.w	r3, #0
}
   1415a:	4618      	mov	r0, r3
   1415c:	f107 0710 	add.w	r7, r7, #16
   14160:	46bd      	mov	sp, r7
   14162:	bd80      	pop	{r7, pc}

00014164 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   14164:	b480      	push	{r7}
   14166:	b083      	sub	sp, #12
   14168:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   1416a:	f240 03d0 	movw	r3, #208	; 0xd0
   1416e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14172:	681b      	ldr	r3, [r3, #0]
   14174:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   14178:	d009      	beq.n	1418e <vPortEndScheduler+0x2a>
   1417a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1417e:	f383 8811 	msr	BASEPRI, r3
   14182:	f3bf 8f6f 	isb	sy
   14186:	f3bf 8f4f 	dsb	sy
   1418a:	607b      	str	r3, [r7, #4]
   1418c:	e7fe      	b.n	1418c <vPortEndScheduler+0x28>
}
   1418e:	f107 070c 	add.w	r7, r7, #12
   14192:	46bd      	mov	sp, r7
   14194:	bc80      	pop	{r7}
   14196:	4770      	bx	lr

00014198 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   14198:	b480      	push	{r7}
   1419a:	b083      	sub	sp, #12
   1419c:	af00      	add	r7, sp, #0
   1419e:	f04f 0328 	mov.w	r3, #40	; 0x28
   141a2:	f383 8811 	msr	BASEPRI, r3
   141a6:	f3bf 8f6f 	isb	sy
   141aa:	f3bf 8f4f 	dsb	sy
   141ae:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   141b0:	f240 03d0 	movw	r3, #208	; 0xd0
   141b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141b8:	681b      	ldr	r3, [r3, #0]
   141ba:	f103 0201 	add.w	r2, r3, #1
   141be:	f240 03d0 	movw	r3, #208	; 0xd0
   141c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141c6:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   141c8:	f240 03d0 	movw	r3, #208	; 0xd0
   141cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141d0:	681b      	ldr	r3, [r3, #0]
   141d2:	2b01      	cmp	r3, #1
   141d4:	d112      	bne.n	141fc <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   141d6:	f64e 5304 	movw	r3, #60676	; 0xed04
   141da:	f2ce 0300 	movt	r3, #57344	; 0xe000
   141de:	681b      	ldr	r3, [r3, #0]
   141e0:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   141e4:	2b00      	cmp	r3, #0
   141e6:	d009      	beq.n	141fc <vPortEnterCritical+0x64>
   141e8:	f04f 0328 	mov.w	r3, #40	; 0x28
   141ec:	f383 8811 	msr	BASEPRI, r3
   141f0:	f3bf 8f6f 	isb	sy
   141f4:	f3bf 8f4f 	dsb	sy
   141f8:	607b      	str	r3, [r7, #4]
   141fa:	e7fe      	b.n	141fa <vPortEnterCritical+0x62>
	}
}
   141fc:	f107 070c 	add.w	r7, r7, #12
   14200:	46bd      	mov	sp, r7
   14202:	bc80      	pop	{r7}
   14204:	4770      	bx	lr
   14206:	bf00      	nop

00014208 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   14208:	b480      	push	{r7}
   1420a:	b083      	sub	sp, #12
   1420c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   1420e:	f240 03d0 	movw	r3, #208	; 0xd0
   14212:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14216:	681b      	ldr	r3, [r3, #0]
   14218:	2b00      	cmp	r3, #0
   1421a:	d109      	bne.n	14230 <vPortExitCritical+0x28>
   1421c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14220:	f383 8811 	msr	BASEPRI, r3
   14224:	f3bf 8f6f 	isb	sy
   14228:	f3bf 8f4f 	dsb	sy
   1422c:	603b      	str	r3, [r7, #0]
   1422e:	e7fe      	b.n	1422e <vPortExitCritical+0x26>
	uxCriticalNesting--;
   14230:	f240 03d0 	movw	r3, #208	; 0xd0
   14234:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14238:	681b      	ldr	r3, [r3, #0]
   1423a:	f103 32ff 	add.w	r2, r3, #4294967295
   1423e:	f240 03d0 	movw	r3, #208	; 0xd0
   14242:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14246:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   14248:	f240 03d0 	movw	r3, #208	; 0xd0
   1424c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14250:	681b      	ldr	r3, [r3, #0]
   14252:	2b00      	cmp	r3, #0
   14254:	d105      	bne.n	14262 <vPortExitCritical+0x5a>
   14256:	f04f 0300 	mov.w	r3, #0
   1425a:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1425c:	687b      	ldr	r3, [r7, #4]
   1425e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   14262:	f107 070c 	add.w	r7, r7, #12
   14266:	46bd      	mov	sp, r7
   14268:	bc80      	pop	{r7}
   1426a:	4770      	bx	lr
   1426c:	0000      	lsls	r0, r0, #0
	...

00014270 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   14270:	f3ef 8009 	mrs	r0, PSP
   14274:	f3bf 8f6f 	isb	sy
   14278:	4b0d      	ldr	r3, [pc, #52]	; (142b0 <pxCurrentTCBConst>)
   1427a:	681a      	ldr	r2, [r3, #0]
   1427c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   14280:	6010      	str	r0, [r2, #0]
   14282:	e92d 4008 	stmdb	sp!, {r3, lr}
   14286:	f04f 0028 	mov.w	r0, #40	; 0x28
   1428a:	f380 8811 	msr	BASEPRI, r0
   1428e:	f7fd fb8b 	bl	119a8 <vTaskSwitchContext>
   14292:	f04f 0000 	mov.w	r0, #0
   14296:	f380 8811 	msr	BASEPRI, r0
   1429a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   1429e:	6819      	ldr	r1, [r3, #0]
   142a0:	6808      	ldr	r0, [r1, #0]
   142a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   142a6:	f380 8809 	msr	PSP, r0
   142aa:	f3bf 8f6f 	isb	sy
   142ae:	4770      	bx	lr

000142b0 <pxCurrentTCBConst>:
   142b0:	20002ffc 	.word	0x20002ffc
   142b4:	f3af 8000 	nop.w
   142b8:	f3af 8000 	nop.w
   142bc:	f3af 8000 	nop.w

000142c0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   142c0:	b580      	push	{r7, lr}
   142c2:	b082      	sub	sp, #8
   142c4:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   142c6:	f04f 0328 	mov.w	r3, #40	; 0x28
   142ca:	f383 8811 	msr	BASEPRI, r3
   142ce:	f3bf 8f6f 	isb	sy
   142d2:	f3bf 8f4f 	dsb	sy
   142d6:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   142d8:	f7fd fa64 	bl	117a4 <xTaskIncrementTick>
   142dc:	4603      	mov	r3, r0
   142de:	2b00      	cmp	r3, #0
   142e0:	d006      	beq.n	142f0 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   142e2:	f64e 5304 	movw	r3, #60676	; 0xed04
   142e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
   142ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   142ee:	601a      	str	r2, [r3, #0]
   142f0:	f04f 0300 	mov.w	r3, #0
   142f4:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   142f6:	687b      	ldr	r3, [r7, #4]
   142f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   142fc:	f107 0708 	add.w	r7, r7, #8
   14300:	46bd      	mov	sp, r7
   14302:	bd80      	pop	{r7, pc}

00014304 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   14304:	b480      	push	{r7}
   14306:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   14308:	f24e 0310 	movw	r3, #57360	; 0xe010
   1430c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14310:	f04f 0200 	mov.w	r2, #0
   14314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   14316:	f24e 0318 	movw	r3, #57368	; 0xe018
   1431a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1431e:	f04f 0200 	mov.w	r2, #0
   14322:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   14324:	f24e 0314 	movw	r3, #57364	; 0xe014
   14328:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1432c:	f240 02b0 	movw	r2, #176	; 0xb0
   14330:	f2c2 0200 	movt	r2, #8192	; 0x2000
   14334:	6811      	ldr	r1, [r2, #0]
   14336:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   1433a:	f2c1 0262 	movt	r2, #4194	; 0x1062
   1433e:	fba2 0201 	umull	r0, r2, r2, r1
   14342:	ea4f 1292 	mov.w	r2, r2, lsr #6
   14346:	f102 32ff 	add.w	r2, r2, #4294967295
   1434a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   1434c:	f24e 0310 	movw	r3, #57360	; 0xe010
   14350:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14354:	f04f 0207 	mov.w	r2, #7
   14358:	601a      	str	r2, [r3, #0]
}
   1435a:	46bd      	mov	sp, r7
   1435c:	bc80      	pop	{r7}
   1435e:	4770      	bx	lr

00014360 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   14360:	b480      	push	{r7}
   14362:	b085      	sub	sp, #20
   14364:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   14366:	f3ef 8305 	mrs	r3, IPSR
   1436a:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   1436c:	683b      	ldr	r3, [r7, #0]
   1436e:	2b0f      	cmp	r3, #15
   14370:	d91a      	bls.n	143a8 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   14372:	f643 53c4 	movw	r3, #15812	; 0x3dc4
   14376:	f2c0 0302 	movt	r3, #2
   1437a:	681a      	ldr	r2, [r3, #0]
   1437c:	683b      	ldr	r3, [r7, #0]
   1437e:	4413      	add	r3, r2
   14380:	781b      	ldrb	r3, [r3, #0]
   14382:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   14384:	f64a 1358 	movw	r3, #43352	; 0xa958
   14388:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1438c:	781b      	ldrb	r3, [r3, #0]
   1438e:	79fa      	ldrb	r2, [r7, #7]
   14390:	429a      	cmp	r2, r3
   14392:	d209      	bcs.n	143a8 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   14394:	f04f 0328 	mov.w	r3, #40	; 0x28
   14398:	f383 8811 	msr	BASEPRI, r3
   1439c:	f3bf 8f6f 	isb	sy
   143a0:	f3bf 8f4f 	dsb	sy
   143a4:	60bb      	str	r3, [r7, #8]
   143a6:	e7fe      	b.n	143a6 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   143a8:	f64e 530c 	movw	r3, #60684	; 0xed0c
   143ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
   143b0:	681b      	ldr	r3, [r3, #0]
   143b2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   143b6:	f64a 135c 	movw	r3, #43356	; 0xa95c
   143ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   143be:	681b      	ldr	r3, [r3, #0]
   143c0:	429a      	cmp	r2, r3
   143c2:	d909      	bls.n	143d8 <vPortValidateInterruptPriority+0x78>
   143c4:	f04f 0328 	mov.w	r3, #40	; 0x28
   143c8:	f383 8811 	msr	BASEPRI, r3
   143cc:	f3bf 8f6f 	isb	sy
   143d0:	f3bf 8f4f 	dsb	sy
   143d4:	60fb      	str	r3, [r7, #12]
   143d6:	e7fe      	b.n	143d6 <vPortValidateInterruptPriority+0x76>
	}
   143d8:	f107 0714 	add.w	r7, r7, #20
   143dc:	46bd      	mov	sp, r7
   143de:	bc80      	pop	{r7}
   143e0:	4770      	bx	lr
   143e2:	bf00      	nop

000143e4 <gcvt>:
   143e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   143e6:	4615      	mov	r5, r2
   143e8:	461c      	mov	r4, r3
   143ea:	b085      	sub	sp, #20
   143ec:	2200      	movs	r2, #0
   143ee:	2300      	movs	r3, #0
   143f0:	4606      	mov	r6, r0
   143f2:	460f      	mov	r7, r1
   143f4:	f005 ff34 	bl	1a260 <__aeabi_dcmplt>
   143f8:	b9a8      	cbnz	r0, 14426 <gcvt+0x42>
   143fa:	4620      	mov	r0, r4
   143fc:	f240 01d4 	movw	r1, #212	; 0xd4
   14400:	9500      	str	r5, [sp, #0]
   14402:	f2c2 0100 	movt	r1, #8192	; 0x2000
   14406:	9001      	str	r0, [sp, #4]
   14408:	4632      	mov	r2, r6
   1440a:	463b      	mov	r3, r7
   1440c:	6808      	ldr	r0, [r1, #0]
   1440e:	2167      	movs	r1, #103	; 0x67
   14410:	9102      	str	r1, [sp, #8]
   14412:	2100      	movs	r1, #0
   14414:	9103      	str	r1, [sp, #12]
   14416:	f003 f997 	bl	17748 <_gcvt>
   1441a:	2800      	cmp	r0, #0
   1441c:	bf14      	ite	ne
   1441e:	4620      	movne	r0, r4
   14420:	2000      	moveq	r0, #0
   14422:	b005      	add	sp, #20
   14424:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14426:	4620      	mov	r0, r4
   14428:	232d      	movs	r3, #45	; 0x2d
   1442a:	3d01      	subs	r5, #1
   1442c:	f800 3b01 	strb.w	r3, [r0], #1
   14430:	e7e4      	b.n	143fc <gcvt+0x18>
   14432:	bf00      	nop

00014434 <gcvtf>:
   14434:	b570      	push	{r4, r5, r6, lr}
   14436:	4614      	mov	r4, r2
   14438:	460d      	mov	r5, r1
   1443a:	f005 fc4b 	bl	19cd4 <__aeabi_f2d>
   1443e:	462a      	mov	r2, r5
   14440:	4623      	mov	r3, r4
   14442:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   14446:	e7cd      	b.n	143e4 <gcvt>

00014448 <ecvt>:
   14448:	b510      	push	{r4, lr}
   1444a:	b082      	sub	sp, #8
   1444c:	2400      	movs	r4, #0
   1444e:	9401      	str	r4, [sp, #4]
   14450:	9c04      	ldr	r4, [sp, #16]
   14452:	9400      	str	r4, [sp, #0]
   14454:	f003 fa7c 	bl	17950 <ecvtbuf>
   14458:	b002      	add	sp, #8
   1445a:	bd10      	pop	{r4, pc}

0001445c <ecvtf>:
   1445c:	b570      	push	{r4, r5, r6, lr}
   1445e:	4615      	mov	r5, r2
   14460:	b082      	sub	sp, #8
   14462:	460e      	mov	r6, r1
   14464:	461c      	mov	r4, r3
   14466:	f005 fc35 	bl	19cd4 <__aeabi_f2d>
   1446a:	4632      	mov	r2, r6
   1446c:	462b      	mov	r3, r5
   1446e:	9400      	str	r4, [sp, #0]
   14470:	f7ff ffea 	bl	14448 <ecvt>
   14474:	b002      	add	sp, #8
   14476:	bd70      	pop	{r4, r5, r6, pc}

00014478 <fcvt>:
   14478:	b510      	push	{r4, lr}
   1447a:	b082      	sub	sp, #8
   1447c:	2400      	movs	r4, #0
   1447e:	9401      	str	r4, [sp, #4]
   14480:	9c04      	ldr	r4, [sp, #16]
   14482:	9400      	str	r4, [sp, #0]
   14484:	f003 fabe 	bl	17a04 <fcvtbuf>
   14488:	b002      	add	sp, #8
   1448a:	bd10      	pop	{r4, pc}

0001448c <fcvtf>:
   1448c:	b570      	push	{r4, r5, r6, lr}
   1448e:	4615      	mov	r5, r2
   14490:	b082      	sub	sp, #8
   14492:	460e      	mov	r6, r1
   14494:	461c      	mov	r4, r3
   14496:	f005 fc1d 	bl	19cd4 <__aeabi_f2d>
   1449a:	4632      	mov	r2, r6
   1449c:	462b      	mov	r3, r5
   1449e:	9400      	str	r4, [sp, #0]
   144a0:	f7ff ffea 	bl	14478 <fcvt>
   144a4:	b002      	add	sp, #8
   144a6:	bd70      	pop	{r4, r5, r6, pc}

000144a8 <__errno>:
   144a8:	f240 03d4 	movw	r3, #212	; 0xd4
   144ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   144b0:	6818      	ldr	r0, [r3, #0]
   144b2:	4770      	bx	lr

000144b4 <__libc_init_array>:
   144b4:	b570      	push	{r4, r5, r6, lr}
   144b6:	f643 76c8 	movw	r6, #16328	; 0x3fc8
   144ba:	f643 75c8 	movw	r5, #16328	; 0x3fc8
   144be:	f2c0 0602 	movt	r6, #2
   144c2:	f2c0 0502 	movt	r5, #2
   144c6:	1b76      	subs	r6, r6, r5
   144c8:	10b6      	asrs	r6, r6, #2
   144ca:	d006      	beq.n	144da <__libc_init_array+0x26>
   144cc:	2400      	movs	r4, #0
   144ce:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   144d2:	3401      	adds	r4, #1
   144d4:	4798      	blx	r3
   144d6:	42a6      	cmp	r6, r4
   144d8:	d8f9      	bhi.n	144ce <__libc_init_array+0x1a>
   144da:	f643 75c8 	movw	r5, #16328	; 0x3fc8
   144de:	f643 76cc 	movw	r6, #16332	; 0x3fcc
   144e2:	f2c0 0502 	movt	r5, #2
   144e6:	f2c0 0602 	movt	r6, #2
   144ea:	1b76      	subs	r6, r6, r5
   144ec:	f00f fd60 	bl	23fb0 <_init>
   144f0:	10b6      	asrs	r6, r6, #2
   144f2:	d006      	beq.n	14502 <__libc_init_array+0x4e>
   144f4:	2400      	movs	r4, #0
   144f6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   144fa:	3401      	adds	r4, #1
   144fc:	4798      	blx	r3
   144fe:	42a6      	cmp	r6, r4
   14500:	d8f9      	bhi.n	144f6 <__libc_init_array+0x42>
   14502:	bd70      	pop	{r4, r5, r6, pc}

00014504 <memcpy>:
   14504:	2a03      	cmp	r2, #3
   14506:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   1450a:	d80b      	bhi.n	14524 <memcpy+0x20>
   1450c:	b13a      	cbz	r2, 1451e <memcpy+0x1a>
   1450e:	2300      	movs	r3, #0
   14510:	f811 c003 	ldrb.w	ip, [r1, r3]
   14514:	f800 c003 	strb.w	ip, [r0, r3]
   14518:	3301      	adds	r3, #1
   1451a:	4293      	cmp	r3, r2
   1451c:	d1f8      	bne.n	14510 <memcpy+0xc>
   1451e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14522:	4770      	bx	lr
   14524:	1882      	adds	r2, r0, r2
   14526:	460c      	mov	r4, r1
   14528:	4603      	mov	r3, r0
   1452a:	e003      	b.n	14534 <memcpy+0x30>
   1452c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   14530:	f803 1c01 	strb.w	r1, [r3, #-1]
   14534:	f003 0603 	and.w	r6, r3, #3
   14538:	4619      	mov	r1, r3
   1453a:	46a4      	mov	ip, r4
   1453c:	3301      	adds	r3, #1
   1453e:	3401      	adds	r4, #1
   14540:	2e00      	cmp	r6, #0
   14542:	d1f3      	bne.n	1452c <memcpy+0x28>
   14544:	f01c 0403 	ands.w	r4, ip, #3
   14548:	4663      	mov	r3, ip
   1454a:	bf08      	it	eq
   1454c:	ebc1 0c02 	rsbeq	ip, r1, r2
   14550:	d068      	beq.n	14624 <memcpy+0x120>
   14552:	4265      	negs	r5, r4
   14554:	f1c4 0a04 	rsb	sl, r4, #4
   14558:	eb0c 0705 	add.w	r7, ip, r5
   1455c:	4633      	mov	r3, r6
   1455e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   14562:	f85c 6005 	ldr.w	r6, [ip, r5]
   14566:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   1456a:	1a55      	subs	r5, r2, r1
   1456c:	e008      	b.n	14580 <memcpy+0x7c>
   1456e:	f857 4f04 	ldr.w	r4, [r7, #4]!
   14572:	4626      	mov	r6, r4
   14574:	fa04 f40a 	lsl.w	r4, r4, sl
   14578:	ea49 0404 	orr.w	r4, r9, r4
   1457c:	50cc      	str	r4, [r1, r3]
   1457e:	3304      	adds	r3, #4
   14580:	185c      	adds	r4, r3, r1
   14582:	2d03      	cmp	r5, #3
   14584:	fa26 f908 	lsr.w	r9, r6, r8
   14588:	f1a5 0504 	sub.w	r5, r5, #4
   1458c:	eb0c 0603 	add.w	r6, ip, r3
   14590:	dced      	bgt.n	1456e <memcpy+0x6a>
   14592:	2300      	movs	r3, #0
   14594:	e002      	b.n	1459c <memcpy+0x98>
   14596:	5cf1      	ldrb	r1, [r6, r3]
   14598:	54e1      	strb	r1, [r4, r3]
   1459a:	3301      	adds	r3, #1
   1459c:	1919      	adds	r1, r3, r4
   1459e:	4291      	cmp	r1, r2
   145a0:	d3f9      	bcc.n	14596 <memcpy+0x92>
   145a2:	e7bc      	b.n	1451e <memcpy+0x1a>
   145a4:	f853 4c40 	ldr.w	r4, [r3, #-64]
   145a8:	f841 4c40 	str.w	r4, [r1, #-64]
   145ac:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   145b0:	f841 4c3c 	str.w	r4, [r1, #-60]
   145b4:	f853 4c38 	ldr.w	r4, [r3, #-56]
   145b8:	f841 4c38 	str.w	r4, [r1, #-56]
   145bc:	f853 4c34 	ldr.w	r4, [r3, #-52]
   145c0:	f841 4c34 	str.w	r4, [r1, #-52]
   145c4:	f853 4c30 	ldr.w	r4, [r3, #-48]
   145c8:	f841 4c30 	str.w	r4, [r1, #-48]
   145cc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   145d0:	f841 4c2c 	str.w	r4, [r1, #-44]
   145d4:	f853 4c28 	ldr.w	r4, [r3, #-40]
   145d8:	f841 4c28 	str.w	r4, [r1, #-40]
   145dc:	f853 4c24 	ldr.w	r4, [r3, #-36]
   145e0:	f841 4c24 	str.w	r4, [r1, #-36]
   145e4:	f853 4c20 	ldr.w	r4, [r3, #-32]
   145e8:	f841 4c20 	str.w	r4, [r1, #-32]
   145ec:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   145f0:	f841 4c1c 	str.w	r4, [r1, #-28]
   145f4:	f853 4c18 	ldr.w	r4, [r3, #-24]
   145f8:	f841 4c18 	str.w	r4, [r1, #-24]
   145fc:	f853 4c14 	ldr.w	r4, [r3, #-20]
   14600:	f841 4c14 	str.w	r4, [r1, #-20]
   14604:	f853 4c10 	ldr.w	r4, [r3, #-16]
   14608:	f841 4c10 	str.w	r4, [r1, #-16]
   1460c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   14610:	f841 4c0c 	str.w	r4, [r1, #-12]
   14614:	f853 4c08 	ldr.w	r4, [r3, #-8]
   14618:	f841 4c08 	str.w	r4, [r1, #-8]
   1461c:	f853 4c04 	ldr.w	r4, [r3, #-4]
   14620:	f841 4c04 	str.w	r4, [r1, #-4]
   14624:	461c      	mov	r4, r3
   14626:	460d      	mov	r5, r1
   14628:	3340      	adds	r3, #64	; 0x40
   1462a:	3140      	adds	r1, #64	; 0x40
   1462c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   14630:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   14634:	dcb6      	bgt.n	145a4 <memcpy+0xa0>
   14636:	4621      	mov	r1, r4
   14638:	462b      	mov	r3, r5
   1463a:	1b54      	subs	r4, r2, r5
   1463c:	e00f      	b.n	1465e <memcpy+0x15a>
   1463e:	f851 5c10 	ldr.w	r5, [r1, #-16]
   14642:	f843 5c10 	str.w	r5, [r3, #-16]
   14646:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   1464a:	f843 5c0c 	str.w	r5, [r3, #-12]
   1464e:	f851 5c08 	ldr.w	r5, [r1, #-8]
   14652:	f843 5c08 	str.w	r5, [r3, #-8]
   14656:	f851 5c04 	ldr.w	r5, [r1, #-4]
   1465a:	f843 5c04 	str.w	r5, [r3, #-4]
   1465e:	2c0f      	cmp	r4, #15
   14660:	460d      	mov	r5, r1
   14662:	469c      	mov	ip, r3
   14664:	f101 0110 	add.w	r1, r1, #16
   14668:	f103 0310 	add.w	r3, r3, #16
   1466c:	f1a4 0410 	sub.w	r4, r4, #16
   14670:	dce5      	bgt.n	1463e <memcpy+0x13a>
   14672:	ebcc 0102 	rsb	r1, ip, r2
   14676:	2300      	movs	r3, #0
   14678:	e003      	b.n	14682 <memcpy+0x17e>
   1467a:	58ec      	ldr	r4, [r5, r3]
   1467c:	f84c 4003 	str.w	r4, [ip, r3]
   14680:	3304      	adds	r3, #4
   14682:	195e      	adds	r6, r3, r5
   14684:	2903      	cmp	r1, #3
   14686:	eb03 040c 	add.w	r4, r3, ip
   1468a:	f1a1 0104 	sub.w	r1, r1, #4
   1468e:	dcf4      	bgt.n	1467a <memcpy+0x176>
   14690:	e77f      	b.n	14592 <memcpy+0x8e>
   14692:	bf00      	nop

00014694 <memset>:
   14694:	2a03      	cmp	r2, #3
   14696:	b2c9      	uxtb	r1, r1
   14698:	b430      	push	{r4, r5}
   1469a:	d807      	bhi.n	146ac <memset+0x18>
   1469c:	b122      	cbz	r2, 146a8 <memset+0x14>
   1469e:	2300      	movs	r3, #0
   146a0:	54c1      	strb	r1, [r0, r3]
   146a2:	3301      	adds	r3, #1
   146a4:	4293      	cmp	r3, r2
   146a6:	d1fb      	bne.n	146a0 <memset+0xc>
   146a8:	bc30      	pop	{r4, r5}
   146aa:	4770      	bx	lr
   146ac:	eb00 0c02 	add.w	ip, r0, r2
   146b0:	4603      	mov	r3, r0
   146b2:	e001      	b.n	146b8 <memset+0x24>
   146b4:	f803 1c01 	strb.w	r1, [r3, #-1]
   146b8:	f003 0403 	and.w	r4, r3, #3
   146bc:	461a      	mov	r2, r3
   146be:	3301      	adds	r3, #1
   146c0:	2c00      	cmp	r4, #0
   146c2:	d1f7      	bne.n	146b4 <memset+0x20>
   146c4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   146c8:	ebc2 040c 	rsb	r4, r2, ip
   146cc:	fb03 f301 	mul.w	r3, r3, r1
   146d0:	e01f      	b.n	14712 <memset+0x7e>
   146d2:	f842 3c40 	str.w	r3, [r2, #-64]
   146d6:	f842 3c3c 	str.w	r3, [r2, #-60]
   146da:	f842 3c38 	str.w	r3, [r2, #-56]
   146de:	f842 3c34 	str.w	r3, [r2, #-52]
   146e2:	f842 3c30 	str.w	r3, [r2, #-48]
   146e6:	f842 3c2c 	str.w	r3, [r2, #-44]
   146ea:	f842 3c28 	str.w	r3, [r2, #-40]
   146ee:	f842 3c24 	str.w	r3, [r2, #-36]
   146f2:	f842 3c20 	str.w	r3, [r2, #-32]
   146f6:	f842 3c1c 	str.w	r3, [r2, #-28]
   146fa:	f842 3c18 	str.w	r3, [r2, #-24]
   146fe:	f842 3c14 	str.w	r3, [r2, #-20]
   14702:	f842 3c10 	str.w	r3, [r2, #-16]
   14706:	f842 3c0c 	str.w	r3, [r2, #-12]
   1470a:	f842 3c08 	str.w	r3, [r2, #-8]
   1470e:	f842 3c04 	str.w	r3, [r2, #-4]
   14712:	4615      	mov	r5, r2
   14714:	3240      	adds	r2, #64	; 0x40
   14716:	2c3f      	cmp	r4, #63	; 0x3f
   14718:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   1471c:	dcd9      	bgt.n	146d2 <memset+0x3e>
   1471e:	462a      	mov	r2, r5
   14720:	ebc5 040c 	rsb	r4, r5, ip
   14724:	e007      	b.n	14736 <memset+0xa2>
   14726:	f842 3c10 	str.w	r3, [r2, #-16]
   1472a:	f842 3c0c 	str.w	r3, [r2, #-12]
   1472e:	f842 3c08 	str.w	r3, [r2, #-8]
   14732:	f842 3c04 	str.w	r3, [r2, #-4]
   14736:	4615      	mov	r5, r2
   14738:	3210      	adds	r2, #16
   1473a:	2c0f      	cmp	r4, #15
   1473c:	f1a4 0410 	sub.w	r4, r4, #16
   14740:	dcf1      	bgt.n	14726 <memset+0x92>
   14742:	462a      	mov	r2, r5
   14744:	ebc5 050c 	rsb	r5, r5, ip
   14748:	e001      	b.n	1474e <memset+0xba>
   1474a:	f842 3c04 	str.w	r3, [r2, #-4]
   1474e:	4614      	mov	r4, r2
   14750:	3204      	adds	r2, #4
   14752:	2d03      	cmp	r5, #3
   14754:	f1a5 0504 	sub.w	r5, r5, #4
   14758:	dcf7      	bgt.n	1474a <memset+0xb6>
   1475a:	e001      	b.n	14760 <memset+0xcc>
   1475c:	f804 1b01 	strb.w	r1, [r4], #1
   14760:	4564      	cmp	r4, ip
   14762:	d3fb      	bcc.n	1475c <memset+0xc8>
   14764:	e7a0      	b.n	146a8 <memset+0x14>
   14766:	bf00      	nop

00014768 <sprintf>:
   14768:	b40e      	push	{r1, r2, r3}
   1476a:	f240 03d4 	movw	r3, #212	; 0xd4
   1476e:	b530      	push	{r4, r5, lr}
   14770:	b09c      	sub	sp, #112	; 0x70
   14772:	ac1f      	add	r4, sp, #124	; 0x7c
   14774:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14778:	4605      	mov	r5, r0
   1477a:	a901      	add	r1, sp, #4
   1477c:	f854 2b04 	ldr.w	r2, [r4], #4
   14780:	f04f 3cff 	mov.w	ip, #4294967295
   14784:	6818      	ldr	r0, [r3, #0]
   14786:	f44f 7302 	mov.w	r3, #520	; 0x208
   1478a:	f8ad 3010 	strh.w	r3, [sp, #16]
   1478e:	4623      	mov	r3, r4
   14790:	9505      	str	r5, [sp, #20]
   14792:	9501      	str	r5, [sp, #4]
   14794:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   14798:	f8ad c012 	strh.w	ip, [sp, #18]
   1479c:	9506      	str	r5, [sp, #24]
   1479e:	9503      	str	r5, [sp, #12]
   147a0:	941b      	str	r4, [sp, #108]	; 0x6c
   147a2:	f000 fd15 	bl	151d0 <_svfprintf_r>
   147a6:	9b01      	ldr	r3, [sp, #4]
   147a8:	2200      	movs	r2, #0
   147aa:	701a      	strb	r2, [r3, #0]
   147ac:	b01c      	add	sp, #112	; 0x70
   147ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   147b2:	b003      	add	sp, #12
   147b4:	4770      	bx	lr
   147b6:	bf00      	nop

000147b8 <_sprintf_r>:
   147b8:	b40c      	push	{r2, r3}
   147ba:	460b      	mov	r3, r1
   147bc:	b510      	push	{r4, lr}
   147be:	b09c      	sub	sp, #112	; 0x70
   147c0:	ac1e      	add	r4, sp, #120	; 0x78
   147c2:	a901      	add	r1, sp, #4
   147c4:	9305      	str	r3, [sp, #20]
   147c6:	f44f 7c02 	mov.w	ip, #520	; 0x208
   147ca:	f854 2b04 	ldr.w	r2, [r4], #4
   147ce:	9301      	str	r3, [sp, #4]
   147d0:	f04f 33ff 	mov.w	r3, #4294967295
   147d4:	f8ad 3012 	strh.w	r3, [sp, #18]
   147d8:	4623      	mov	r3, r4
   147da:	941b      	str	r4, [sp, #108]	; 0x6c
   147dc:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   147e0:	f8ad c010 	strh.w	ip, [sp, #16]
   147e4:	9406      	str	r4, [sp, #24]
   147e6:	9403      	str	r4, [sp, #12]
   147e8:	f000 fcf2 	bl	151d0 <_svfprintf_r>
   147ec:	9b01      	ldr	r3, [sp, #4]
   147ee:	2200      	movs	r2, #0
   147f0:	701a      	strb	r2, [r3, #0]
   147f2:	b01c      	add	sp, #112	; 0x70
   147f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   147f8:	b002      	add	sp, #8
   147fa:	4770      	bx	lr

000147fc <strcat>:
   147fc:	f010 0f03 	tst.w	r0, #3
   14800:	b510      	push	{r4, lr}
   14802:	4604      	mov	r4, r0
   14804:	bf18      	it	ne
   14806:	4600      	movne	r0, r0
   14808:	d111      	bne.n	1482e <strcat+0x32>
   1480a:	6823      	ldr	r3, [r4, #0]
   1480c:	4620      	mov	r0, r4
   1480e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14812:	ea22 0303 	bic.w	r3, r2, r3
   14816:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1481a:	d108      	bne.n	1482e <strcat+0x32>
   1481c:	f850 3f04 	ldr.w	r3, [r0, #4]!
   14820:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14824:	ea22 0303 	bic.w	r3, r2, r3
   14828:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1482c:	d0f6      	beq.n	1481c <strcat+0x20>
   1482e:	7803      	ldrb	r3, [r0, #0]
   14830:	b11b      	cbz	r3, 1483a <strcat+0x3e>
   14832:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14836:	2b00      	cmp	r3, #0
   14838:	d1fb      	bne.n	14832 <strcat+0x36>
   1483a:	f000 f863 	bl	14904 <strcpy>
   1483e:	4620      	mov	r0, r4
   14840:	bd10      	pop	{r4, pc}
   14842:	bf00      	nop

00014844 <strchr>:
   14844:	b2c9      	uxtb	r1, r1
   14846:	b430      	push	{r4, r5}
   14848:	b119      	cbz	r1, 14852 <strchr+0xe>
   1484a:	e024      	b.n	14896 <strchr+0x52>
   1484c:	7803      	ldrb	r3, [r0, #0]
   1484e:	b1d3      	cbz	r3, 14886 <strchr+0x42>
   14850:	3001      	adds	r0, #1
   14852:	f010 0f03 	tst.w	r0, #3
   14856:	d1f9      	bne.n	1484c <strchr+0x8>
   14858:	6803      	ldr	r3, [r0, #0]
   1485a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   1485e:	ea22 0303 	bic.w	r3, r2, r3
   14862:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14866:	d108      	bne.n	1487a <strchr+0x36>
   14868:	f850 3f04 	ldr.w	r3, [r0, #4]!
   1486c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14870:	ea22 0303 	bic.w	r3, r2, r3
   14874:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   14878:	d0f6      	beq.n	14868 <strchr+0x24>
   1487a:	7803      	ldrb	r3, [r0, #0]
   1487c:	b11b      	cbz	r3, 14886 <strchr+0x42>
   1487e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   14882:	2b00      	cmp	r3, #0
   14884:	d1fb      	bne.n	1487e <strchr+0x3a>
   14886:	bc30      	pop	{r4, r5}
   14888:	4770      	bx	lr
   1488a:	7803      	ldrb	r3, [r0, #0]
   1488c:	2b00      	cmp	r3, #0
   1488e:	d036      	beq.n	148fe <strchr+0xba>
   14890:	4299      	cmp	r1, r3
   14892:	d0f8      	beq.n	14886 <strchr+0x42>
   14894:	3001      	adds	r0, #1
   14896:	f010 0f03 	tst.w	r0, #3
   1489a:	d1f6      	bne.n	1488a <strchr+0x46>
   1489c:	6803      	ldr	r3, [r0, #0]
   1489e:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   148a2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   148a6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   148aa:	ea22 0203 	bic.w	r2, r2, r3
   148ae:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   148b2:	d11b      	bne.n	148ec <strchr+0xa8>
   148b4:	ea85 0303 	eor.w	r3, r5, r3
   148b8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   148bc:	ea22 0303 	bic.w	r3, r2, r3
   148c0:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   148c4:	d003      	beq.n	148ce <strchr+0x8a>
   148c6:	e011      	b.n	148ec <strchr+0xa8>
   148c8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   148cc:	d10e      	bne.n	148ec <strchr+0xa8>
   148ce:	f850 3f04 	ldr.w	r3, [r0, #4]!
   148d2:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   148d6:	ea85 0203 	eor.w	r2, r5, r3
   148da:	ea24 0303 	bic.w	r3, r4, r3
   148de:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   148e2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   148e6:	ea2c 0202 	bic.w	r2, ip, r2
   148ea:	d0ed      	beq.n	148c8 <strchr+0x84>
   148ec:	7803      	ldrb	r3, [r0, #0]
   148ee:	b91b      	cbnz	r3, 148f8 <strchr+0xb4>
   148f0:	e005      	b.n	148fe <strchr+0xba>
   148f2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   148f6:	b113      	cbz	r3, 148fe <strchr+0xba>
   148f8:	4299      	cmp	r1, r3
   148fa:	d1fa      	bne.n	148f2 <strchr+0xae>
   148fc:	e7c3      	b.n	14886 <strchr+0x42>
   148fe:	2000      	movs	r0, #0
   14900:	e7c1      	b.n	14886 <strchr+0x42>
   14902:	bf00      	nop

00014904 <strcpy>:
   14904:	ea80 0201 	eor.w	r2, r0, r1
   14908:	4684      	mov	ip, r0
   1490a:	f012 0f03 	tst.w	r2, #3
   1490e:	d14f      	bne.n	149b0 <strcpy+0xac>
   14910:	f011 0f03 	tst.w	r1, #3
   14914:	d132      	bne.n	1497c <strcpy+0x78>
   14916:	f84d 4d04 	str.w	r4, [sp, #-4]!
   1491a:	f011 0f04 	tst.w	r1, #4
   1491e:	f851 3b04 	ldr.w	r3, [r1], #4
   14922:	d00b      	beq.n	1493c <strcpy+0x38>
   14924:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14928:	439a      	bics	r2, r3
   1492a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1492e:	bf04      	itt	eq
   14930:	f84c 3b04 	streq.w	r3, [ip], #4
   14934:	f851 3b04 	ldreq.w	r3, [r1], #4
   14938:	d116      	bne.n	14968 <strcpy+0x64>
   1493a:	bf00      	nop
   1493c:	f851 4b04 	ldr.w	r4, [r1], #4
   14940:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   14944:	439a      	bics	r2, r3
   14946:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1494a:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   1494e:	d10b      	bne.n	14968 <strcpy+0x64>
   14950:	f84c 3b04 	str.w	r3, [ip], #4
   14954:	43a2      	bics	r2, r4
   14956:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1495a:	bf04      	itt	eq
   1495c:	f851 3b04 	ldreq.w	r3, [r1], #4
   14960:	f84c 4b04 	streq.w	r4, [ip], #4
   14964:	d0ea      	beq.n	1493c <strcpy+0x38>
   14966:	4623      	mov	r3, r4
   14968:	f80c 3b01 	strb.w	r3, [ip], #1
   1496c:	f013 0fff 	tst.w	r3, #255	; 0xff
   14970:	ea4f 2333 	mov.w	r3, r3, ror #8
   14974:	d1f8      	bne.n	14968 <strcpy+0x64>
   14976:	f85d 4b04 	ldr.w	r4, [sp], #4
   1497a:	4770      	bx	lr
   1497c:	f011 0f01 	tst.w	r1, #1
   14980:	d006      	beq.n	14990 <strcpy+0x8c>
   14982:	f811 2b01 	ldrb.w	r2, [r1], #1
   14986:	f80c 2b01 	strb.w	r2, [ip], #1
   1498a:	2a00      	cmp	r2, #0
   1498c:	bf08      	it	eq
   1498e:	4770      	bxeq	lr
   14990:	f011 0f02 	tst.w	r1, #2
   14994:	d0bf      	beq.n	14916 <strcpy+0x12>
   14996:	f831 2b02 	ldrh.w	r2, [r1], #2
   1499a:	f012 0fff 	tst.w	r2, #255	; 0xff
   1499e:	bf16      	itet	ne
   149a0:	f82c 2b02 	strhne.w	r2, [ip], #2
   149a4:	f88c 2000 	strbeq.w	r2, [ip]
   149a8:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   149ac:	d1b3      	bne.n	14916 <strcpy+0x12>
   149ae:	4770      	bx	lr
   149b0:	f811 2b01 	ldrb.w	r2, [r1], #1
   149b4:	f80c 2b01 	strb.w	r2, [ip], #1
   149b8:	2a00      	cmp	r2, #0
   149ba:	d1f9      	bne.n	149b0 <strcpy+0xac>
   149bc:	4770      	bx	lr
   149be:	bf00      	nop

000149c0 <strlen>:
   149c0:	f020 0103 	bic.w	r1, r0, #3
   149c4:	f010 0003 	ands.w	r0, r0, #3
   149c8:	f1c0 0000 	rsb	r0, r0, #0
   149cc:	f851 3b04 	ldr.w	r3, [r1], #4
   149d0:	f100 0c04 	add.w	ip, r0, #4
   149d4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   149d8:	f06f 0200 	mvn.w	r2, #0
   149dc:	bf1c      	itt	ne
   149de:	fa22 f20c 	lsrne.w	r2, r2, ip
   149e2:	4313      	orrne	r3, r2
   149e4:	f04f 0c01 	mov.w	ip, #1
   149e8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   149ec:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   149f0:	eba3 020c 	sub.w	r2, r3, ip
   149f4:	ea22 0203 	bic.w	r2, r2, r3
   149f8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   149fc:	bf04      	itt	eq
   149fe:	f851 3b04 	ldreq.w	r3, [r1], #4
   14a02:	3004      	addeq	r0, #4
   14a04:	d0f4      	beq.n	149f0 <strlen+0x30>
   14a06:	f013 0fff 	tst.w	r3, #255	; 0xff
   14a0a:	bf1f      	itttt	ne
   14a0c:	3001      	addne	r0, #1
   14a0e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   14a12:	3001      	addne	r0, #1
   14a14:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   14a18:	bf18      	it	ne
   14a1a:	3001      	addne	r0, #1
   14a1c:	4770      	bx	lr
   14a1e:	bf00      	nop

00014a20 <strncmp>:
   14a20:	b430      	push	{r4, r5}
   14a22:	4613      	mov	r3, r2
   14a24:	2a00      	cmp	r2, #0
   14a26:	d043      	beq.n	14ab0 <strncmp+0x90>
   14a28:	ea41 0200 	orr.w	r2, r1, r0
   14a2c:	f012 0f03 	tst.w	r2, #3
   14a30:	d125      	bne.n	14a7e <strncmp+0x5e>
   14a32:	2b03      	cmp	r3, #3
   14a34:	4604      	mov	r4, r0
   14a36:	460d      	mov	r5, r1
   14a38:	d93d      	bls.n	14ab6 <strncmp+0x96>
   14a3a:	6802      	ldr	r2, [r0, #0]
   14a3c:	6809      	ldr	r1, [r1, #0]
   14a3e:	428a      	cmp	r2, r1
   14a40:	d139      	bne.n	14ab6 <strncmp+0x96>
   14a42:	3b04      	subs	r3, #4
   14a44:	d034      	beq.n	14ab0 <strncmp+0x90>
   14a46:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   14a4a:	ea21 0202 	bic.w	r2, r1, r2
   14a4e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   14a52:	d00d      	beq.n	14a70 <strncmp+0x50>
   14a54:	e02c      	b.n	14ab0 <strncmp+0x90>
   14a56:	6822      	ldr	r2, [r4, #0]
   14a58:	6829      	ldr	r1, [r5, #0]
   14a5a:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   14a5e:	428a      	cmp	r2, r1
   14a60:	ea20 0002 	bic.w	r0, r0, r2
   14a64:	d127      	bne.n	14ab6 <strncmp+0x96>
   14a66:	3b04      	subs	r3, #4
   14a68:	d022      	beq.n	14ab0 <strncmp+0x90>
   14a6a:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   14a6e:	d11f      	bne.n	14ab0 <strncmp+0x90>
   14a70:	3404      	adds	r4, #4
   14a72:	3504      	adds	r5, #4
   14a74:	2b03      	cmp	r3, #3
   14a76:	d8ee      	bhi.n	14a56 <strncmp+0x36>
   14a78:	4620      	mov	r0, r4
   14a7a:	4629      	mov	r1, r5
   14a7c:	b1f3      	cbz	r3, 14abc <strncmp+0x9c>
   14a7e:	7804      	ldrb	r4, [r0, #0]
   14a80:	3b01      	subs	r3, #1
   14a82:	f891 c000 	ldrb.w	ip, [r1]
   14a86:	4564      	cmp	r4, ip
   14a88:	d10f      	bne.n	14aaa <strncmp+0x8a>
   14a8a:	b18b      	cbz	r3, 14ab0 <strncmp+0x90>
   14a8c:	b184      	cbz	r4, 14ab0 <strncmp+0x90>
   14a8e:	3b01      	subs	r3, #1
   14a90:	2200      	movs	r2, #0
   14a92:	e002      	b.n	14a9a <strncmp+0x7a>
   14a94:	b163      	cbz	r3, 14ab0 <strncmp+0x90>
   14a96:	b15c      	cbz	r4, 14ab0 <strncmp+0x90>
   14a98:	3b01      	subs	r3, #1
   14a9a:	1884      	adds	r4, r0, r2
   14a9c:	188d      	adds	r5, r1, r2
   14a9e:	3201      	adds	r2, #1
   14aa0:	7864      	ldrb	r4, [r4, #1]
   14aa2:	f895 c001 	ldrb.w	ip, [r5, #1]
   14aa6:	4564      	cmp	r4, ip
   14aa8:	d0f4      	beq.n	14a94 <strncmp+0x74>
   14aaa:	ebcc 0004 	rsb	r0, ip, r4
   14aae:	e000      	b.n	14ab2 <strncmp+0x92>
   14ab0:	2000      	movs	r0, #0
   14ab2:	bc30      	pop	{r4, r5}
   14ab4:	4770      	bx	lr
   14ab6:	4620      	mov	r0, r4
   14ab8:	4629      	mov	r1, r5
   14aba:	e7e0      	b.n	14a7e <strncmp+0x5e>
   14abc:	7824      	ldrb	r4, [r4, #0]
   14abe:	f895 c000 	ldrb.w	ip, [r5]
   14ac2:	ebcc 0004 	rsb	r0, ip, r4
   14ac6:	e7f4      	b.n	14ab2 <strncmp+0x92>

00014ac8 <strncpy>:
   14ac8:	ea41 0300 	orr.w	r3, r1, r0
   14acc:	f013 0f03 	tst.w	r3, #3
   14ad0:	bf14      	ite	ne
   14ad2:	2300      	movne	r3, #0
   14ad4:	2301      	moveq	r3, #1
   14ad6:	2a03      	cmp	r2, #3
   14ad8:	bf94      	ite	ls
   14ada:	2300      	movls	r3, #0
   14adc:	f003 0301 	andhi.w	r3, r3, #1
   14ae0:	b430      	push	{r4, r5}
   14ae2:	2b00      	cmp	r3, #0
   14ae4:	d02a      	beq.n	14b3c <strncpy+0x74>
   14ae6:	4604      	mov	r4, r0
   14ae8:	680b      	ldr	r3, [r1, #0]
   14aea:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   14aee:	ea2c 0c03 	bic.w	ip, ip, r3
   14af2:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   14af6:	d105      	bne.n	14b04 <strncpy+0x3c>
   14af8:	3a04      	subs	r2, #4
   14afa:	3104      	adds	r1, #4
   14afc:	2a03      	cmp	r2, #3
   14afe:	f844 3b04 	str.w	r3, [r4], #4
   14b02:	d8f1      	bhi.n	14ae8 <strncpy+0x20>
   14b04:	4623      	mov	r3, r4
   14b06:	b1ba      	cbz	r2, 14b38 <strncpy+0x70>
   14b08:	780d      	ldrb	r5, [r1, #0]
   14b0a:	461c      	mov	r4, r3
   14b0c:	3a01      	subs	r2, #1
   14b0e:	f804 5b01 	strb.w	r5, [r4], #1
   14b12:	b155      	cbz	r5, 14b2a <strncpy+0x62>
   14b14:	3302      	adds	r3, #2
   14b16:	b17a      	cbz	r2, 14b38 <strncpy+0x70>
   14b18:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   14b1c:	461c      	mov	r4, r3
   14b1e:	3a01      	subs	r2, #1
   14b20:	f803 5c01 	strb.w	r5, [r3, #-1]
   14b24:	3301      	adds	r3, #1
   14b26:	2d00      	cmp	r5, #0
   14b28:	d1f5      	bne.n	14b16 <strncpy+0x4e>
   14b2a:	b12a      	cbz	r2, 14b38 <strncpy+0x70>
   14b2c:	2300      	movs	r3, #0
   14b2e:	4619      	mov	r1, r3
   14b30:	54e1      	strb	r1, [r4, r3]
   14b32:	3301      	adds	r3, #1
   14b34:	4293      	cmp	r3, r2
   14b36:	d1fb      	bne.n	14b30 <strncpy+0x68>
   14b38:	bc30      	pop	{r4, r5}
   14b3a:	4770      	bx	lr
   14b3c:	4603      	mov	r3, r0
   14b3e:	e7e2      	b.n	14b06 <strncpy+0x3e>

00014b40 <strrchr>:
   14b40:	b570      	push	{r4, r5, r6, lr}
   14b42:	4603      	mov	r3, r0
   14b44:	460c      	mov	r4, r1
   14b46:	b161      	cbz	r1, 14b62 <strrchr+0x22>
   14b48:	2500      	movs	r5, #0
   14b4a:	e000      	b.n	14b4e <strrchr+0xe>
   14b4c:	4615      	mov	r5, r2
   14b4e:	4618      	mov	r0, r3
   14b50:	4621      	mov	r1, r4
   14b52:	f7ff fe77 	bl	14844 <strchr>
   14b56:	4602      	mov	r2, r0
   14b58:	1c43      	adds	r3, r0, #1
   14b5a:	2800      	cmp	r0, #0
   14b5c:	d1f6      	bne.n	14b4c <strrchr+0xc>
   14b5e:	4628      	mov	r0, r5
   14b60:	bd70      	pop	{r4, r5, r6, pc}
   14b62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   14b66:	f7ff be6d 	b.w	14844 <strchr>
   14b6a:	bf00      	nop

00014b6c <critical_factorization>:
   14b6c:	2301      	movs	r3, #1
   14b6e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14b72:	461c      	mov	r4, r3
   14b74:	2500      	movs	r5, #0
   14b76:	f04f 36ff 	mov.w	r6, #4294967295
   14b7a:	eb04 0c05 	add.w	ip, r4, r5
   14b7e:	19a7      	adds	r7, r4, r6
   14b80:	458c      	cmp	ip, r1
   14b82:	d20d      	bcs.n	14ba0 <critical_factorization+0x34>
   14b84:	5c3f      	ldrb	r7, [r7, r0]
   14b86:	f810 800c 	ldrb.w	r8, [r0, ip]
   14b8a:	45b8      	cmp	r8, r7
   14b8c:	d22f      	bcs.n	14bee <critical_factorization+0x82>
   14b8e:	ebc6 030c 	rsb	r3, r6, ip
   14b92:	2401      	movs	r4, #1
   14b94:	4665      	mov	r5, ip
   14b96:	eb04 0c05 	add.w	ip, r4, r5
   14b9a:	19a7      	adds	r7, r4, r6
   14b9c:	458c      	cmp	ip, r1
   14b9e:	d3f1      	bcc.n	14b84 <critical_factorization+0x18>
   14ba0:	f04f 0a01 	mov.w	sl, #1
   14ba4:	2500      	movs	r5, #0
   14ba6:	4654      	mov	r4, sl
   14ba8:	f04f 37ff 	mov.w	r7, #4294967295
   14bac:	eb04 0c05 	add.w	ip, r4, r5
   14bb0:	6013      	str	r3, [r2, #0]
   14bb2:	4561      	cmp	r1, ip
   14bb4:	eb04 0807 	add.w	r8, r4, r7
   14bb8:	d90f      	bls.n	14bda <critical_factorization+0x6e>
   14bba:	f818 8000 	ldrb.w	r8, [r8, r0]
   14bbe:	f810 900c 	ldrb.w	r9, [r0, ip]
   14bc2:	45c1      	cmp	r9, r8
   14bc4:	d924      	bls.n	14c10 <critical_factorization+0xa4>
   14bc6:	ebc7 0a0c 	rsb	sl, r7, ip
   14bca:	2401      	movs	r4, #1
   14bcc:	4665      	mov	r5, ip
   14bce:	eb04 0c05 	add.w	ip, r4, r5
   14bd2:	eb04 0807 	add.w	r8, r4, r7
   14bd6:	4561      	cmp	r1, ip
   14bd8:	d8ef      	bhi.n	14bba <critical_factorization+0x4e>
   14bda:	3701      	adds	r7, #1
   14bdc:	1c70      	adds	r0, r6, #1
   14bde:	4287      	cmp	r7, r0
   14be0:	bf24      	itt	cs
   14be2:	4653      	movcs	r3, sl
   14be4:	4638      	movcs	r0, r7
   14be6:	6013      	str	r3, [r2, #0]
   14be8:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   14bec:	4770      	bx	lr
   14bee:	d006      	beq.n	14bfe <critical_factorization+0x92>
   14bf0:	2301      	movs	r3, #1
   14bf2:	462e      	mov	r6, r5
   14bf4:	eb05 0c03 	add.w	ip, r5, r3
   14bf8:	461c      	mov	r4, r3
   14bfa:	4665      	mov	r5, ip
   14bfc:	e7cb      	b.n	14b96 <critical_factorization+0x2a>
   14bfe:	429c      	cmp	r4, r3
   14c00:	f104 0401 	add.w	r4, r4, #1
   14c04:	bf18      	it	ne
   14c06:	46ac      	movne	ip, r5
   14c08:	d1c4      	bne.n	14b94 <critical_factorization+0x28>
   14c0a:	2401      	movs	r4, #1
   14c0c:	4665      	mov	r5, ip
   14c0e:	e7c2      	b.n	14b96 <critical_factorization+0x2a>
   14c10:	d007      	beq.n	14c22 <critical_factorization+0xb6>
   14c12:	f04f 0a01 	mov.w	sl, #1
   14c16:	462f      	mov	r7, r5
   14c18:	eb05 0c0a 	add.w	ip, r5, sl
   14c1c:	4654      	mov	r4, sl
   14c1e:	4665      	mov	r5, ip
   14c20:	e7d5      	b.n	14bce <critical_factorization+0x62>
   14c22:	4554      	cmp	r4, sl
   14c24:	f104 0401 	add.w	r4, r4, #1
   14c28:	bf18      	it	ne
   14c2a:	46ac      	movne	ip, r5
   14c2c:	d1ce      	bne.n	14bcc <critical_factorization+0x60>
   14c2e:	2401      	movs	r4, #1
   14c30:	4665      	mov	r5, ip
   14c32:	e7cc      	b.n	14bce <critical_factorization+0x62>

00014c34 <two_way_long_needle>:
   14c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c38:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   14c3c:	b081      	sub	sp, #4
   14c3e:	4606      	mov	r6, r0
   14c40:	4610      	mov	r0, r2
   14c42:	4689      	mov	r9, r1
   14c44:	9203      	str	r2, [sp, #12]
   14c46:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   14c4a:	4619      	mov	r1, r3
   14c4c:	320c      	adds	r2, #12
   14c4e:	461c      	mov	r4, r3
   14c50:	f7ff ff8c 	bl	14b6c <critical_factorization>
   14c54:	2300      	movs	r3, #0
   14c56:	aa07      	add	r2, sp, #28
   14c58:	4680      	mov	r8, r0
   14c5a:	50d4      	str	r4, [r2, r3]
   14c5c:	3304      	adds	r3, #4
   14c5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   14c62:	d1fa      	bne.n	14c5a <two_way_long_needle+0x26>
   14c64:	b164      	cbz	r4, 14c80 <two_way_long_needle+0x4c>
   14c66:	f8dd c00c 	ldr.w	ip, [sp, #12]
   14c6a:	1e62      	subs	r2, r4, #1
   14c6c:	2300      	movs	r3, #0
   14c6e:	a807      	add	r0, sp, #28
   14c70:	f81c 1003 	ldrb.w	r1, [ip, r3]
   14c74:	3301      	adds	r3, #1
   14c76:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   14c7a:	3a01      	subs	r2, #1
   14c7c:	429c      	cmp	r4, r3
   14c7e:	d8f7      	bhi.n	14c70 <two_way_long_needle+0x3c>
   14c80:	9803      	ldr	r0, [sp, #12]
   14c82:	4642      	mov	r2, r8
   14c84:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   14c88:	1841      	adds	r1, r0, r1
   14c8a:	f003 fc93 	bl	185b4 <memcmp>
   14c8e:	4605      	mov	r5, r0
   14c90:	2800      	cmp	r0, #0
   14c92:	f040 808b 	bne.w	14dac <two_way_long_needle+0x178>
   14c96:	9402      	str	r4, [sp, #8]
   14c98:	4682      	mov	sl, r0
   14c9a:	9b02      	ldr	r3, [sp, #8]
   14c9c:	f1c8 0201 	rsb	r2, r8, #1
   14ca0:	9903      	ldr	r1, [sp, #12]
   14ca2:	1e67      	subs	r7, r4, #1
   14ca4:	9205      	str	r2, [sp, #20]
   14ca6:	eb0a 0403 	add.w	r4, sl, r3
   14caa:	464a      	mov	r2, r9
   14cac:	f108 30ff 	add.w	r0, r8, #4294967295
   14cb0:	4441      	add	r1, r8
   14cb2:	9001      	str	r0, [sp, #4]
   14cb4:	9104      	str	r1, [sp, #16]
   14cb6:	18b0      	adds	r0, r6, r2
   14cb8:	2100      	movs	r1, #0
   14cba:	1aa2      	subs	r2, r4, r2
   14cbc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   14cc0:	f003 fc3e 	bl	18540 <memchr>
   14cc4:	4603      	mov	r3, r0
   14cc6:	2800      	cmp	r0, #0
   14cc8:	d159      	bne.n	14d7e <two_way_long_needle+0x14a>
   14cca:	2c00      	cmp	r4, #0
   14ccc:	d057      	beq.n	14d7e <two_way_long_needle+0x14a>
   14cce:	19a2      	adds	r2, r4, r6
   14cd0:	a807      	add	r0, sp, #28
   14cd2:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   14cd6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   14cda:	2a00      	cmp	r2, #0
   14cdc:	d15b      	bne.n	14d96 <two_way_long_needle+0x162>
   14cde:	4545      	cmp	r5, r8
   14ce0:	bf2c      	ite	cs
   14ce2:	462b      	movcs	r3, r5
   14ce4:	4643      	movcc	r3, r8
   14ce6:	42bb      	cmp	r3, r7
   14ce8:	d213      	bcs.n	14d12 <two_way_long_needle+0xde>
   14cea:	eb03 000a 	add.w	r0, r3, sl
   14cee:	f81b c003 	ldrb.w	ip, [fp, r3]
   14cf2:	1832      	adds	r2, r6, r0
   14cf4:	eb0b 0103 	add.w	r1, fp, r3
   14cf8:	5c30      	ldrb	r0, [r6, r0]
   14cfa:	4584      	cmp	ip, r0
   14cfc:	d006      	beq.n	14d0c <two_way_long_needle+0xd8>
   14cfe:	e044      	b.n	14d8a <two_way_long_needle+0x156>
   14d00:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   14d04:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   14d08:	4584      	cmp	ip, r0
   14d0a:	d13e      	bne.n	14d8a <two_way_long_needle+0x156>
   14d0c:	3301      	adds	r3, #1
   14d0e:	42bb      	cmp	r3, r7
   14d10:	d3f6      	bcc.n	14d00 <two_way_long_needle+0xcc>
   14d12:	4545      	cmp	r5, r8
   14d14:	f080 80b0 	bcs.w	14e78 <two_way_long_needle+0x244>
   14d18:	9901      	ldr	r1, [sp, #4]
   14d1a:	9b01      	ldr	r3, [sp, #4]
   14d1c:	eb01 020a 	add.w	r2, r1, sl
   14d20:	f81b 1001 	ldrb.w	r1, [fp, r1]
   14d24:	5d92      	ldrb	r2, [r2, r6]
   14d26:	4291      	cmp	r1, r2
   14d28:	f040 80a6 	bne.w	14e78 <two_way_long_needle+0x244>
   14d2c:	eb0a 0208 	add.w	r2, sl, r8
   14d30:	9904      	ldr	r1, [sp, #16]
   14d32:	18b2      	adds	r2, r6, r2
   14d34:	46a1      	mov	r9, r4
   14d36:	e008      	b.n	14d4a <two_way_long_needle+0x116>
   14d38:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   14d3c:	3901      	subs	r1, #1
   14d3e:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   14d42:	3a01      	subs	r2, #1
   14d44:	4564      	cmp	r4, ip
   14d46:	d104      	bne.n	14d52 <two_way_long_needle+0x11e>
   14d48:	4603      	mov	r3, r0
   14d4a:	429d      	cmp	r5, r3
   14d4c:	f103 30ff 	add.w	r0, r3, #4294967295
   14d50:	d3f2      	bcc.n	14d38 <two_way_long_needle+0x104>
   14d52:	3501      	adds	r5, #1
   14d54:	464c      	mov	r4, r9
   14d56:	429d      	cmp	r5, r3
   14d58:	f200 8093 	bhi.w	14e82 <two_way_long_needle+0x24e>
   14d5c:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   14d60:	9a02      	ldr	r2, [sp, #8]
   14d62:	44aa      	add	sl, r5
   14d64:	1b55      	subs	r5, r2, r5
   14d66:	4622      	mov	r2, r4
   14d68:	9b02      	ldr	r3, [sp, #8]
   14d6a:	18b0      	adds	r0, r6, r2
   14d6c:	2100      	movs	r1, #0
   14d6e:	eb0a 0403 	add.w	r4, sl, r3
   14d72:	1aa2      	subs	r2, r4, r2
   14d74:	f003 fbe4 	bl	18540 <memchr>
   14d78:	4603      	mov	r3, r0
   14d7a:	2800      	cmp	r0, #0
   14d7c:	d0a5      	beq.n	14cca <two_way_long_needle+0x96>
   14d7e:	2000      	movs	r0, #0
   14d80:	b009      	add	sp, #36	; 0x24
   14d82:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   14d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d8a:	9905      	ldr	r1, [sp, #20]
   14d8c:	2500      	movs	r5, #0
   14d8e:	4622      	mov	r2, r4
   14d90:	448a      	add	sl, r1
   14d92:	449a      	add	sl, r3
   14d94:	e7e8      	b.n	14d68 <two_way_long_needle+0x134>
   14d96:	b135      	cbz	r5, 14da6 <two_way_long_needle+0x172>
   14d98:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   14d9c:	428a      	cmp	r2, r1
   14d9e:	d202      	bcs.n	14da6 <two_way_long_needle+0x172>
   14da0:	9802      	ldr	r0, [sp, #8]
   14da2:	461d      	mov	r5, r3
   14da4:	1a42      	subs	r2, r0, r1
   14da6:	4492      	add	sl, r2
   14da8:	4622      	mov	r2, r4
   14daa:	e7dd      	b.n	14d68 <two_way_long_needle+0x134>
   14dac:	9803      	ldr	r0, [sp, #12]
   14dae:	ebc8 0304 	rsb	r3, r8, r4
   14db2:	464a      	mov	r2, r9
   14db4:	2700      	movs	r7, #0
   14db6:	1e65      	subs	r5, r4, #1
   14db8:	f108 3aff 	add.w	sl, r8, #4294967295
   14dbc:	eb00 0b08 	add.w	fp, r0, r8
   14dc0:	46a1      	mov	r9, r4
   14dc2:	4543      	cmp	r3, r8
   14dc4:	bf38      	it	cc
   14dc6:	4643      	movcc	r3, r8
   14dc8:	f1c8 0101 	rsb	r1, r8, #1
   14dcc:	3301      	adds	r3, #1
   14dce:	9101      	str	r1, [sp, #4]
   14dd0:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   14dd4:	eb07 0409 	add.w	r4, r7, r9
   14dd8:	18b0      	adds	r0, r6, r2
   14dda:	2100      	movs	r1, #0
   14ddc:	1aa2      	subs	r2, r4, r2
   14dde:	f003 fbaf 	bl	18540 <memchr>
   14de2:	2800      	cmp	r0, #0
   14de4:	d1cb      	bne.n	14d7e <two_way_long_needle+0x14a>
   14de6:	2c00      	cmp	r4, #0
   14de8:	d0c9      	beq.n	14d7e <two_way_long_needle+0x14a>
   14dea:	19a3      	adds	r3, r4, r6
   14dec:	aa07      	add	r2, sp, #28
   14dee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   14df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   14df6:	2b00      	cmp	r3, #0
   14df8:	d135      	bne.n	14e66 <two_way_long_needle+0x232>
   14dfa:	45a8      	cmp	r8, r5
   14dfc:	d214      	bcs.n	14e28 <two_way_long_needle+0x1f4>
   14dfe:	eb07 0308 	add.w	r3, r7, r8
   14e02:	f89b 2000 	ldrb.w	r2, [fp]
   14e06:	18f1      	adds	r1, r6, r3
   14e08:	5cf3      	ldrb	r3, [r6, r3]
   14e0a:	429a      	cmp	r2, r3
   14e0c:	bf04      	itt	eq
   14e0e:	465a      	moveq	r2, fp
   14e10:	4643      	moveq	r3, r8
   14e12:	d006      	beq.n	14e22 <two_way_long_needle+0x1ee>
   14e14:	e02a      	b.n	14e6c <two_way_long_needle+0x238>
   14e16:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   14e1a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   14e1e:	4584      	cmp	ip, r0
   14e20:	d125      	bne.n	14e6e <two_way_long_needle+0x23a>
   14e22:	3301      	adds	r3, #1
   14e24:	42ab      	cmp	r3, r5
   14e26:	d3f6      	bcc.n	14e16 <two_way_long_needle+0x1e2>
   14e28:	f1ba 3fff 	cmp.w	sl, #4294967295
   14e2c:	4653      	mov	r3, sl
   14e2e:	d016      	beq.n	14e5e <two_way_long_needle+0x22a>
   14e30:	9803      	ldr	r0, [sp, #12]
   14e32:	eb0a 0207 	add.w	r2, sl, r7
   14e36:	5d92      	ldrb	r2, [r2, r6]
   14e38:	f810 100a 	ldrb.w	r1, [r0, sl]
   14e3c:	4291      	cmp	r1, r2
   14e3e:	d110      	bne.n	14e62 <two_way_long_needle+0x22e>
   14e40:	eb07 0208 	add.w	r2, r7, r8
   14e44:	4659      	mov	r1, fp
   14e46:	18b2      	adds	r2, r6, r2
   14e48:	e007      	b.n	14e5a <two_way_long_needle+0x226>
   14e4a:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   14e4e:	3901      	subs	r1, #1
   14e50:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   14e54:	3a01      	subs	r2, #1
   14e56:	4584      	cmp	ip, r0
   14e58:	d103      	bne.n	14e62 <two_way_long_needle+0x22e>
   14e5a:	3b01      	subs	r3, #1
   14e5c:	d2f5      	bcs.n	14e4a <two_way_long_needle+0x216>
   14e5e:	19f0      	adds	r0, r6, r7
   14e60:	e78e      	b.n	14d80 <two_way_long_needle+0x14c>
   14e62:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   14e66:	18ff      	adds	r7, r7, r3
   14e68:	4622      	mov	r2, r4
   14e6a:	e7b3      	b.n	14dd4 <two_way_long_needle+0x1a0>
   14e6c:	4643      	mov	r3, r8
   14e6e:	9a01      	ldr	r2, [sp, #4]
   14e70:	19d7      	adds	r7, r2, r7
   14e72:	4622      	mov	r2, r4
   14e74:	18ff      	adds	r7, r7, r3
   14e76:	e7ad      	b.n	14dd4 <two_way_long_needle+0x1a0>
   14e78:	4643      	mov	r3, r8
   14e7a:	3501      	adds	r5, #1
   14e7c:	429d      	cmp	r5, r3
   14e7e:	f67f af6d 	bls.w	14d5c <two_way_long_needle+0x128>
   14e82:	eb06 000a 	add.w	r0, r6, sl
   14e86:	e77b      	b.n	14d80 <two_way_long_needle+0x14c>

00014e88 <strstr>:
   14e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e8c:	7803      	ldrb	r3, [r0, #0]
   14e8e:	b087      	sub	sp, #28
   14e90:	4606      	mov	r6, r0
   14e92:	460d      	mov	r5, r1
   14e94:	2b00      	cmp	r3, #0
   14e96:	f000 8104 	beq.w	150a2 <strstr+0x21a>
   14e9a:	780a      	ldrb	r2, [r1, #0]
   14e9c:	b192      	cbz	r2, 14ec4 <strstr+0x3c>
   14e9e:	4601      	mov	r1, r0
   14ea0:	462c      	mov	r4, r5
   14ea2:	2001      	movs	r0, #1
   14ea4:	e001      	b.n	14eaa <strstr+0x22>
   14ea6:	7822      	ldrb	r2, [r4, #0]
   14ea8:	b182      	cbz	r2, 14ecc <strstr+0x44>
   14eaa:	4293      	cmp	r3, r2
   14eac:	bf14      	ite	ne
   14eae:	2000      	movne	r0, #0
   14eb0:	f000 0001 	andeq.w	r0, r0, #1
   14eb4:	784b      	ldrb	r3, [r1, #1]
   14eb6:	3401      	adds	r4, #1
   14eb8:	3101      	adds	r1, #1
   14eba:	2b00      	cmp	r3, #0
   14ebc:	d1f3      	bne.n	14ea6 <strstr+0x1e>
   14ebe:	7823      	ldrb	r3, [r4, #0]
   14ec0:	b123      	cbz	r3, 14ecc <strstr+0x44>
   14ec2:	2600      	movs	r6, #0
   14ec4:	4630      	mov	r0, r6
   14ec6:	b007      	add	sp, #28
   14ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ecc:	2800      	cmp	r0, #0
   14ece:	d1f9      	bne.n	14ec4 <strstr+0x3c>
   14ed0:	1c70      	adds	r0, r6, #1
   14ed2:	7829      	ldrb	r1, [r5, #0]
   14ed4:	f7ff fcb6 	bl	14844 <strchr>
   14ed8:	1b64      	subs	r4, r4, r5
   14eda:	2c01      	cmp	r4, #1
   14edc:	bf14      	ite	ne
   14ede:	2300      	movne	r3, #0
   14ee0:	2301      	moveq	r3, #1
   14ee2:	2800      	cmp	r0, #0
   14ee4:	bf08      	it	eq
   14ee6:	f043 0301 	orreq.w	r3, r3, #1
   14eea:	4607      	mov	r7, r0
   14eec:	b97b      	cbnz	r3, 14f0e <strstr+0x86>
   14eee:	1936      	adds	r6, r6, r4
   14ef0:	42b0      	cmp	r0, r6
   14ef2:	bf8c      	ite	hi
   14ef4:	f04f 0a01 	movhi.w	sl, #1
   14ef8:	ebc0 0a06 	rsbls	sl, r0, r6
   14efc:	2c1f      	cmp	r4, #31
   14efe:	d908      	bls.n	14f12 <strstr+0x8a>
   14f00:	4651      	mov	r1, sl
   14f02:	462a      	mov	r2, r5
   14f04:	4623      	mov	r3, r4
   14f06:	f7ff fe95 	bl	14c34 <two_way_long_needle>
   14f0a:	4606      	mov	r6, r0
   14f0c:	e7da      	b.n	14ec4 <strstr+0x3c>
   14f0e:	4606      	mov	r6, r0
   14f10:	e7d8      	b.n	14ec4 <strstr+0x3c>
   14f12:	4621      	mov	r1, r4
   14f14:	aa05      	add	r2, sp, #20
   14f16:	4628      	mov	r0, r5
   14f18:	f7ff fe28 	bl	14b6c <critical_factorization>
   14f1c:	9905      	ldr	r1, [sp, #20]
   14f1e:	1869      	adds	r1, r5, r1
   14f20:	4680      	mov	r8, r0
   14f22:	4628      	mov	r0, r5
   14f24:	4642      	mov	r2, r8
   14f26:	f003 fb45 	bl	185b4 <memcmp>
   14f2a:	4606      	mov	r6, r0
   14f2c:	2800      	cmp	r0, #0
   14f2e:	d158      	bne.n	14fe2 <strstr+0x15a>
   14f30:	f108 32ff 	add.w	r2, r8, #4294967295
   14f34:	eb05 0308 	add.w	r3, r5, r8
   14f38:	9201      	str	r2, [sp, #4]
   14f3a:	46c3      	mov	fp, r8
   14f3c:	f1c8 0201 	rsb	r2, r8, #1
   14f40:	4681      	mov	r9, r0
   14f42:	9203      	str	r2, [sp, #12]
   14f44:	46a8      	mov	r8, r5
   14f46:	4652      	mov	r2, sl
   14f48:	9302      	str	r3, [sp, #8]
   14f4a:	eb09 0504 	add.w	r5, r9, r4
   14f4e:	18b8      	adds	r0, r7, r2
   14f50:	2100      	movs	r1, #0
   14f52:	1aaa      	subs	r2, r5, r2
   14f54:	f003 faf4 	bl	18540 <memchr>
   14f58:	2800      	cmp	r0, #0
   14f5a:	d1b2      	bne.n	14ec2 <strstr+0x3a>
   14f5c:	2d00      	cmp	r5, #0
   14f5e:	d0b0      	beq.n	14ec2 <strstr+0x3a>
   14f60:	455e      	cmp	r6, fp
   14f62:	bf2c      	ite	cs
   14f64:	4633      	movcs	r3, r6
   14f66:	465b      	movcc	r3, fp
   14f68:	429c      	cmp	r4, r3
   14f6a:	d913      	bls.n	14f94 <strstr+0x10c>
   14f6c:	eb03 0009 	add.w	r0, r3, r9
   14f70:	f818 c003 	ldrb.w	ip, [r8, r3]
   14f74:	183a      	adds	r2, r7, r0
   14f76:	eb08 0103 	add.w	r1, r8, r3
   14f7a:	5c38      	ldrb	r0, [r7, r0]
   14f7c:	4584      	cmp	ip, r0
   14f7e:	d006      	beq.n	14f8e <strstr+0x106>
   14f80:	e085      	b.n	1508e <strstr+0x206>
   14f82:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   14f86:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   14f8a:	4584      	cmp	ip, r0
   14f8c:	d17f      	bne.n	1508e <strstr+0x206>
   14f8e:	3301      	adds	r3, #1
   14f90:	429c      	cmp	r4, r3
   14f92:	d8f6      	bhi.n	14f82 <strstr+0xfa>
   14f94:	45b3      	cmp	fp, r6
   14f96:	f240 8087 	bls.w	150a8 <strstr+0x220>
   14f9a:	9b01      	ldr	r3, [sp, #4]
   14f9c:	eb03 0209 	add.w	r2, r3, r9
   14fa0:	f818 1003 	ldrb.w	r1, [r8, r3]
   14fa4:	5dd2      	ldrb	r2, [r2, r7]
   14fa6:	4291      	cmp	r1, r2
   14fa8:	d17e      	bne.n	150a8 <strstr+0x220>
   14faa:	eb09 020b 	add.w	r2, r9, fp
   14fae:	9902      	ldr	r1, [sp, #8]
   14fb0:	18ba      	adds	r2, r7, r2
   14fb2:	46aa      	mov	sl, r5
   14fb4:	e008      	b.n	14fc8 <strstr+0x140>
   14fb6:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   14fba:	3901      	subs	r1, #1
   14fbc:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   14fc0:	3a01      	subs	r2, #1
   14fc2:	4565      	cmp	r5, ip
   14fc4:	d104      	bne.n	14fd0 <strstr+0x148>
   14fc6:	4603      	mov	r3, r0
   14fc8:	429e      	cmp	r6, r3
   14fca:	f103 30ff 	add.w	r0, r3, #4294967295
   14fce:	d3f2      	bcc.n	14fb6 <strstr+0x12e>
   14fd0:	4655      	mov	r5, sl
   14fd2:	3601      	adds	r6, #1
   14fd4:	429e      	cmp	r6, r3
   14fd6:	d869      	bhi.n	150ac <strstr+0x224>
   14fd8:	9e05      	ldr	r6, [sp, #20]
   14fda:	462a      	mov	r2, r5
   14fdc:	44b1      	add	r9, r6
   14fde:	1ba6      	subs	r6, r4, r6
   14fe0:	e7b3      	b.n	14f4a <strstr+0xc2>
   14fe2:	f1c8 0201 	rsb	r2, r8, #1
   14fe6:	ebc8 0304 	rsb	r3, r8, r4
   14fea:	9201      	str	r2, [sp, #4]
   14fec:	2600      	movs	r6, #0
   14fee:	4652      	mov	r2, sl
   14ff0:	eb05 0908 	add.w	r9, r5, r8
   14ff4:	f108 3bff 	add.w	fp, r8, #4294967295
   14ff8:	46aa      	mov	sl, r5
   14ffa:	4543      	cmp	r3, r8
   14ffc:	bf38      	it	cc
   14ffe:	4643      	movcc	r3, r8
   15000:	3301      	adds	r3, #1
   15002:	9305      	str	r3, [sp, #20]
   15004:	1935      	adds	r5, r6, r4
   15006:	18b8      	adds	r0, r7, r2
   15008:	2100      	movs	r1, #0
   1500a:	1aaa      	subs	r2, r5, r2
   1500c:	f003 fa98 	bl	18540 <memchr>
   15010:	2800      	cmp	r0, #0
   15012:	f47f af56 	bne.w	14ec2 <strstr+0x3a>
   15016:	2d00      	cmp	r5, #0
   15018:	f43f af53 	beq.w	14ec2 <strstr+0x3a>
   1501c:	4544      	cmp	r4, r8
   1501e:	d915      	bls.n	1504c <strstr+0x1c4>
   15020:	eb06 0308 	add.w	r3, r6, r8
   15024:	f899 2000 	ldrb.w	r2, [r9]
   15028:	18f9      	adds	r1, r7, r3
   1502a:	5cfb      	ldrb	r3, [r7, r3]
   1502c:	429a      	cmp	r2, r3
   1502e:	bf12      	itee	ne
   15030:	4643      	movne	r3, r8
   15032:	464a      	moveq	r2, r9
   15034:	4643      	moveq	r3, r8
   15036:	d006      	beq.n	15046 <strstr+0x1be>
   15038:	e024      	b.n	15084 <strstr+0x1fc>
   1503a:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   1503e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15042:	4584      	cmp	ip, r0
   15044:	d11e      	bne.n	15084 <strstr+0x1fc>
   15046:	3301      	adds	r3, #1
   15048:	429c      	cmp	r4, r3
   1504a:	d8f6      	bhi.n	1503a <strstr+0x1b2>
   1504c:	f1bb 3fff 	cmp.w	fp, #4294967295
   15050:	465b      	mov	r3, fp
   15052:	d015      	beq.n	15080 <strstr+0x1f8>
   15054:	eb06 020b 	add.w	r2, r6, fp
   15058:	f81a 100b 	ldrb.w	r1, [sl, fp]
   1505c:	5dd2      	ldrb	r2, [r2, r7]
   1505e:	4291      	cmp	r1, r2
   15060:	d11b      	bne.n	1509a <strstr+0x212>
   15062:	eb06 0208 	add.w	r2, r6, r8
   15066:	4649      	mov	r1, r9
   15068:	18ba      	adds	r2, r7, r2
   1506a:	e007      	b.n	1507c <strstr+0x1f4>
   1506c:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15070:	3901      	subs	r1, #1
   15072:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15076:	3a01      	subs	r2, #1
   15078:	4584      	cmp	ip, r0
   1507a:	d10e      	bne.n	1509a <strstr+0x212>
   1507c:	3b01      	subs	r3, #1
   1507e:	d2f5      	bcs.n	1506c <strstr+0x1e4>
   15080:	19be      	adds	r6, r7, r6
   15082:	e71f      	b.n	14ec4 <strstr+0x3c>
   15084:	9a01      	ldr	r2, [sp, #4]
   15086:	1996      	adds	r6, r2, r6
   15088:	462a      	mov	r2, r5
   1508a:	18f6      	adds	r6, r6, r3
   1508c:	e7ba      	b.n	15004 <strstr+0x17c>
   1508e:	9a03      	ldr	r2, [sp, #12]
   15090:	2600      	movs	r6, #0
   15092:	4491      	add	r9, r2
   15094:	462a      	mov	r2, r5
   15096:	4499      	add	r9, r3
   15098:	e757      	b.n	14f4a <strstr+0xc2>
   1509a:	9b05      	ldr	r3, [sp, #20]
   1509c:	462a      	mov	r2, r5
   1509e:	18f6      	adds	r6, r6, r3
   150a0:	e7b0      	b.n	15004 <strstr+0x17c>
   150a2:	460c      	mov	r4, r1
   150a4:	2001      	movs	r0, #1
   150a6:	e70a      	b.n	14ebe <strstr+0x36>
   150a8:	465b      	mov	r3, fp
   150aa:	e792      	b.n	14fd2 <strstr+0x14a>
   150ac:	eb07 0609 	add.w	r6, r7, r9
   150b0:	e708      	b.n	14ec4 <strstr+0x3c>
   150b2:	bf00      	nop

000150b4 <__sprint_r>:
   150b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150b8:	b085      	sub	sp, #20
   150ba:	4692      	mov	sl, r2
   150bc:	460c      	mov	r4, r1
   150be:	9003      	str	r0, [sp, #12]
   150c0:	6890      	ldr	r0, [r2, #8]
   150c2:	6817      	ldr	r7, [r2, #0]
   150c4:	2800      	cmp	r0, #0
   150c6:	f000 8081 	beq.w	151cc <__sprint_r+0x118>
   150ca:	f04f 0900 	mov.w	r9, #0
   150ce:	680b      	ldr	r3, [r1, #0]
   150d0:	464d      	mov	r5, r9
   150d2:	2d00      	cmp	r5, #0
   150d4:	d054      	beq.n	15180 <__sprint_r+0xcc>
   150d6:	68a6      	ldr	r6, [r4, #8]
   150d8:	42b5      	cmp	r5, r6
   150da:	46b0      	mov	r8, r6
   150dc:	bf3e      	ittt	cc
   150de:	4618      	movcc	r0, r3
   150e0:	462e      	movcc	r6, r5
   150e2:	46a8      	movcc	r8, r5
   150e4:	d33c      	bcc.n	15160 <__sprint_r+0xac>
   150e6:	89a0      	ldrh	r0, [r4, #12]
   150e8:	f410 6f90 	tst.w	r0, #1152	; 0x480
   150ec:	bf08      	it	eq
   150ee:	4618      	moveq	r0, r3
   150f0:	d036      	beq.n	15160 <__sprint_r+0xac>
   150f2:	6962      	ldr	r2, [r4, #20]
   150f4:	6921      	ldr	r1, [r4, #16]
   150f6:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
   150fa:	1a5b      	subs	r3, r3, r1
   150fc:	f103 0c01 	add.w	ip, r3, #1
   15100:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
   15104:	44ac      	add	ip, r5
   15106:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   1510a:	45e3      	cmp	fp, ip
   1510c:	465a      	mov	r2, fp
   1510e:	bf3c      	itt	cc
   15110:	46e3      	movcc	fp, ip
   15112:	465a      	movcc	r2, fp
   15114:	f410 6f80 	tst.w	r0, #1024	; 0x400
   15118:	d037      	beq.n	1518a <__sprint_r+0xd6>
   1511a:	4611      	mov	r1, r2
   1511c:	9803      	ldr	r0, [sp, #12]
   1511e:	9301      	str	r3, [sp, #4]
   15120:	f002 ff3c 	bl	17f9c <_malloc_r>
   15124:	9b01      	ldr	r3, [sp, #4]
   15126:	2800      	cmp	r0, #0
   15128:	d03b      	beq.n	151a2 <__sprint_r+0xee>
   1512a:	461a      	mov	r2, r3
   1512c:	6921      	ldr	r1, [r4, #16]
   1512e:	9301      	str	r3, [sp, #4]
   15130:	9002      	str	r0, [sp, #8]
   15132:	f7ff f9e7 	bl	14504 <memcpy>
   15136:	89a2      	ldrh	r2, [r4, #12]
   15138:	9b01      	ldr	r3, [sp, #4]
   1513a:	f8dd c008 	ldr.w	ip, [sp, #8]
   1513e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   15142:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   15146:	81a2      	strh	r2, [r4, #12]
   15148:	462e      	mov	r6, r5
   1514a:	46a8      	mov	r8, r5
   1514c:	ebc3 020b 	rsb	r2, r3, fp
   15150:	eb0c 0003 	add.w	r0, ip, r3
   15154:	60a2      	str	r2, [r4, #8]
   15156:	f8c4 c010 	str.w	ip, [r4, #16]
   1515a:	6020      	str	r0, [r4, #0]
   1515c:	f8c4 b014 	str.w	fp, [r4, #20]
   15160:	4642      	mov	r2, r8
   15162:	4649      	mov	r1, r9
   15164:	f003 fa58 	bl	18618 <memmove>
   15168:	68a2      	ldr	r2, [r4, #8]
   1516a:	6823      	ldr	r3, [r4, #0]
   1516c:	1b96      	subs	r6, r2, r6
   1516e:	60a6      	str	r6, [r4, #8]
   15170:	f8da 2008 	ldr.w	r2, [sl, #8]
   15174:	4443      	add	r3, r8
   15176:	6023      	str	r3, [r4, #0]
   15178:	1b55      	subs	r5, r2, r5
   1517a:	f8ca 5008 	str.w	r5, [sl, #8]
   1517e:	b1fd      	cbz	r5, 151c0 <__sprint_r+0x10c>
   15180:	f8d7 9000 	ldr.w	r9, [r7]
   15184:	687d      	ldr	r5, [r7, #4]
   15186:	3708      	adds	r7, #8
   15188:	e7a3      	b.n	150d2 <__sprint_r+0x1e>
   1518a:	9803      	ldr	r0, [sp, #12]
   1518c:	9301      	str	r3, [sp, #4]
   1518e:	f003 ff4f 	bl	19030 <_realloc_r>
   15192:	9b01      	ldr	r3, [sp, #4]
   15194:	4684      	mov	ip, r0
   15196:	2800      	cmp	r0, #0
   15198:	d1d6      	bne.n	15148 <__sprint_r+0x94>
   1519a:	9803      	ldr	r0, [sp, #12]
   1519c:	6921      	ldr	r1, [r4, #16]
   1519e:	f002 fdd3 	bl	17d48 <_free_r>
   151a2:	9a03      	ldr	r2, [sp, #12]
   151a4:	230c      	movs	r3, #12
   151a6:	f04f 30ff 	mov.w	r0, #4294967295
   151aa:	6013      	str	r3, [r2, #0]
   151ac:	2300      	movs	r3, #0
   151ae:	89a2      	ldrh	r2, [r4, #12]
   151b0:	f8ca 3004 	str.w	r3, [sl, #4]
   151b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   151b8:	f8ca 3008 	str.w	r3, [sl, #8]
   151bc:	81a2      	strh	r2, [r4, #12]
   151be:	e002      	b.n	151c6 <__sprint_r+0x112>
   151c0:	4628      	mov	r0, r5
   151c2:	f8ca 5004 	str.w	r5, [sl, #4]
   151c6:	b005      	add	sp, #20
   151c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151cc:	6050      	str	r0, [r2, #4]
   151ce:	e7fa      	b.n	151c6 <__sprint_r+0x112>

000151d0 <_svfprintf_r>:
   151d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151d4:	b0c5      	sub	sp, #276	; 0x114
   151d6:	460e      	mov	r6, r1
   151d8:	469a      	mov	sl, r3
   151da:	4615      	mov	r5, r2
   151dc:	9009      	str	r0, [sp, #36]	; 0x24
   151de:	f002 fe99 	bl	17f14 <_localeconv_r>
   151e2:	89b3      	ldrh	r3, [r6, #12]
   151e4:	f013 0f80 	tst.w	r3, #128	; 0x80
   151e8:	6800      	ldr	r0, [r0, #0]
   151ea:	901b      	str	r0, [sp, #108]	; 0x6c
   151ec:	d003      	beq.n	151f6 <_svfprintf_r+0x26>
   151ee:	6933      	ldr	r3, [r6, #16]
   151f0:	2b00      	cmp	r3, #0
   151f2:	f001 808c 	beq.w	1630e <_svfprintf_r+0x113e>
   151f6:	f10d 0974 	add.w	r9, sp, #116	; 0x74
   151fa:	46b3      	mov	fp, r6
   151fc:	464c      	mov	r4, r9
   151fe:	2200      	movs	r2, #0
   15200:	9210      	str	r2, [sp, #64]	; 0x40
   15202:	2300      	movs	r3, #0
   15204:	9218      	str	r2, [sp, #96]	; 0x60
   15206:	9217      	str	r2, [sp, #92]	; 0x5c
   15208:	921a      	str	r2, [sp, #104]	; 0x68
   1520a:	920d      	str	r2, [sp, #52]	; 0x34
   1520c:	aa2d      	add	r2, sp, #180	; 0xb4
   1520e:	9319      	str	r3, [sp, #100]	; 0x64
   15210:	3228      	adds	r2, #40	; 0x28
   15212:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
   15216:	9216      	str	r2, [sp, #88]	; 0x58
   15218:	9307      	str	r3, [sp, #28]
   1521a:	2300      	movs	r3, #0
   1521c:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
   15220:	9338      	str	r3, [sp, #224]	; 0xe0
   15222:	9339      	str	r3, [sp, #228]	; 0xe4
   15224:	782b      	ldrb	r3, [r5, #0]
   15226:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   1522a:	bf18      	it	ne
   1522c:	2201      	movne	r2, #1
   1522e:	2b00      	cmp	r3, #0
   15230:	bf0c      	ite	eq
   15232:	2200      	moveq	r2, #0
   15234:	f002 0201 	andne.w	r2, r2, #1
   15238:	b302      	cbz	r2, 1527c <_svfprintf_r+0xac>
   1523a:	462e      	mov	r6, r5
   1523c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   15240:	1e1a      	subs	r2, r3, #0
   15242:	bf18      	it	ne
   15244:	2201      	movne	r2, #1
   15246:	2b25      	cmp	r3, #37	; 0x25
   15248:	bf0c      	ite	eq
   1524a:	2200      	moveq	r2, #0
   1524c:	f002 0201 	andne.w	r2, r2, #1
   15250:	2a00      	cmp	r2, #0
   15252:	d1f3      	bne.n	1523c <_svfprintf_r+0x6c>
   15254:	1b77      	subs	r7, r6, r5
   15256:	bf08      	it	eq
   15258:	4635      	moveq	r5, r6
   1525a:	d00f      	beq.n	1527c <_svfprintf_r+0xac>
   1525c:	6067      	str	r7, [r4, #4]
   1525e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15260:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15262:	3301      	adds	r3, #1
   15264:	6025      	str	r5, [r4, #0]
   15266:	19d2      	adds	r2, r2, r7
   15268:	2b07      	cmp	r3, #7
   1526a:	9239      	str	r2, [sp, #228]	; 0xe4
   1526c:	9338      	str	r3, [sp, #224]	; 0xe0
   1526e:	dc79      	bgt.n	15364 <_svfprintf_r+0x194>
   15270:	3408      	adds	r4, #8
   15272:	980d      	ldr	r0, [sp, #52]	; 0x34
   15274:	4635      	mov	r5, r6
   15276:	19c0      	adds	r0, r0, r7
   15278:	900d      	str	r0, [sp, #52]	; 0x34
   1527a:	7833      	ldrb	r3, [r6, #0]
   1527c:	2b00      	cmp	r3, #0
   1527e:	f000 8737 	beq.w	160f0 <_svfprintf_r+0xf20>
   15282:	2100      	movs	r1, #0
   15284:	f04f 0200 	mov.w	r2, #0
   15288:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   1528c:	1c6b      	adds	r3, r5, #1
   1528e:	910c      	str	r1, [sp, #48]	; 0x30
   15290:	f04f 38ff 	mov.w	r8, #4294967295
   15294:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   15298:	468a      	mov	sl, r1
   1529a:	786a      	ldrb	r2, [r5, #1]
   1529c:	202b      	movs	r0, #43	; 0x2b
   1529e:	f04f 0c20 	mov.w	ip, #32
   152a2:	1c5d      	adds	r5, r3, #1
   152a4:	f1a2 0320 	sub.w	r3, r2, #32
   152a8:	2b58      	cmp	r3, #88	; 0x58
   152aa:	f200 8219 	bhi.w	156e0 <_svfprintf_r+0x510>
   152ae:	e8df f013 	tbh	[pc, r3, lsl #1]
   152b2:	0229      	.short	0x0229
   152b4:	02170217 	.word	0x02170217
   152b8:	02170235 	.word	0x02170235
   152bc:	02170217 	.word	0x02170217
   152c0:	02170217 	.word	0x02170217
   152c4:	023c0217 	.word	0x023c0217
   152c8:	02170248 	.word	0x02170248
   152cc:	02cf02c8 	.word	0x02cf02c8
   152d0:	02ef0217 	.word	0x02ef0217
   152d4:	02f602f6 	.word	0x02f602f6
   152d8:	02f602f6 	.word	0x02f602f6
   152dc:	02f602f6 	.word	0x02f602f6
   152e0:	02f602f6 	.word	0x02f602f6
   152e4:	021702f6 	.word	0x021702f6
   152e8:	02170217 	.word	0x02170217
   152ec:	02170217 	.word	0x02170217
   152f0:	02170217 	.word	0x02170217
   152f4:	02170217 	.word	0x02170217
   152f8:	024f0217 	.word	0x024f0217
   152fc:	02170288 	.word	0x02170288
   15300:	02170288 	.word	0x02170288
   15304:	02170217 	.word	0x02170217
   15308:	02c10217 	.word	0x02c10217
   1530c:	02170217 	.word	0x02170217
   15310:	021703ee 	.word	0x021703ee
   15314:	02170217 	.word	0x02170217
   15318:	02170217 	.word	0x02170217
   1531c:	02170393 	.word	0x02170393
   15320:	03ad0217 	.word	0x03ad0217
   15324:	02170217 	.word	0x02170217
   15328:	02170217 	.word	0x02170217
   1532c:	02170217 	.word	0x02170217
   15330:	02170217 	.word	0x02170217
   15334:	02170217 	.word	0x02170217
   15338:	03d803c7 	.word	0x03d803c7
   1533c:	02880288 	.word	0x02880288
   15340:	030b0288 	.word	0x030b0288
   15344:	021703d8 	.word	0x021703d8
   15348:	030f0217 	.word	0x030f0217
   1534c:	03190217 	.word	0x03190217
   15350:	033e0329 	.word	0x033e0329
   15354:	0217038c 	.word	0x0217038c
   15358:	02170359 	.word	0x02170359
   1535c:	02170384 	.word	0x02170384
   15360:	00ea0217 	.word	0x00ea0217
   15364:	9809      	ldr	r0, [sp, #36]	; 0x24
   15366:	4659      	mov	r1, fp
   15368:	aa37      	add	r2, sp, #220	; 0xdc
   1536a:	f7ff fea3 	bl	150b4 <__sprint_r>
   1536e:	2800      	cmp	r0, #0
   15370:	d17c      	bne.n	1546c <_svfprintf_r+0x29c>
   15372:	464c      	mov	r4, r9
   15374:	e77d      	b.n	15272 <_svfprintf_r+0xa2>
   15376:	9918      	ldr	r1, [sp, #96]	; 0x60
   15378:	2901      	cmp	r1, #1
   1537a:	f340 8452 	ble.w	15c22 <_svfprintf_r+0xa52>
   1537e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15380:	2301      	movs	r3, #1
   15382:	6063      	str	r3, [r4, #4]
   15384:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15386:	6022      	str	r2, [r4, #0]
   15388:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1538a:	3301      	adds	r3, #1
   1538c:	9338      	str	r3, [sp, #224]	; 0xe0
   1538e:	3201      	adds	r2, #1
   15390:	2b07      	cmp	r3, #7
   15392:	9239      	str	r2, [sp, #228]	; 0xe4
   15394:	f300 8596 	bgt.w	15ec4 <_svfprintf_r+0xcf4>
   15398:	3408      	adds	r4, #8
   1539a:	2301      	movs	r3, #1
   1539c:	6063      	str	r3, [r4, #4]
   1539e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   153a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   153a2:	3301      	adds	r3, #1
   153a4:	981b      	ldr	r0, [sp, #108]	; 0x6c
   153a6:	3201      	adds	r2, #1
   153a8:	2b07      	cmp	r3, #7
   153aa:	9239      	str	r2, [sp, #228]	; 0xe4
   153ac:	6020      	str	r0, [r4, #0]
   153ae:	9338      	str	r3, [sp, #224]	; 0xe0
   153b0:	f300 857d 	bgt.w	15eae <_svfprintf_r+0xcde>
   153b4:	3408      	adds	r4, #8
   153b6:	9810      	ldr	r0, [sp, #64]	; 0x40
   153b8:	2200      	movs	r2, #0
   153ba:	2300      	movs	r3, #0
   153bc:	9919      	ldr	r1, [sp, #100]	; 0x64
   153be:	f004 ff45 	bl	1a24c <__aeabi_dcmpeq>
   153c2:	2800      	cmp	r0, #0
   153c4:	f040 8503 	bne.w	15dce <_svfprintf_r+0xbfe>
   153c8:	9918      	ldr	r1, [sp, #96]	; 0x60
   153ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
   153cc:	1e4a      	subs	r2, r1, #1
   153ce:	6062      	str	r2, [r4, #4]
   153d0:	1c59      	adds	r1, r3, #1
   153d2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   153d4:	6021      	str	r1, [r4, #0]
   153d6:	9939      	ldr	r1, [sp, #228]	; 0xe4
   153d8:	3301      	adds	r3, #1
   153da:	9338      	str	r3, [sp, #224]	; 0xe0
   153dc:	188a      	adds	r2, r1, r2
   153de:	2b07      	cmp	r3, #7
   153e0:	9239      	str	r2, [sp, #228]	; 0xe4
   153e2:	f300 842f 	bgt.w	15c44 <_svfprintf_r+0xa74>
   153e6:	3408      	adds	r4, #8
   153e8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   153ea:	981a      	ldr	r0, [sp, #104]	; 0x68
   153ec:	6062      	str	r2, [r4, #4]
   153ee:	aa3e      	add	r2, sp, #248	; 0xf8
   153f0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   153f2:	6022      	str	r2, [r4, #0]
   153f4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   153f6:	3301      	adds	r3, #1
   153f8:	9338      	str	r3, [sp, #224]	; 0xe0
   153fa:	1812      	adds	r2, r2, r0
   153fc:	2b07      	cmp	r3, #7
   153fe:	9239      	str	r2, [sp, #228]	; 0xe4
   15400:	f300 814f 	bgt.w	156a2 <_svfprintf_r+0x4d2>
   15404:	f104 0308 	add.w	r3, r4, #8
   15408:	f01a 0f04 	tst.w	sl, #4
   1540c:	f000 8156 	beq.w	156bc <_svfprintf_r+0x4ec>
   15410:	990c      	ldr	r1, [sp, #48]	; 0x30
   15412:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15414:	1a8e      	subs	r6, r1, r2
   15416:	2e00      	cmp	r6, #0
   15418:	f340 8150 	ble.w	156bc <_svfprintf_r+0x4ec>
   1541c:	2e10      	cmp	r6, #16
   1541e:	f643 57d0 	movw	r7, #15824	; 0x3dd0
   15422:	bfd8      	it	le
   15424:	f2c0 0702 	movtle	r7, #2
   15428:	f340 83de 	ble.w	15be8 <_svfprintf_r+0xa18>
   1542c:	2410      	movs	r4, #16
   1542e:	f2c0 0702 	movt	r7, #2
   15432:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   15436:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
   1543a:	e003      	b.n	15444 <_svfprintf_r+0x274>
   1543c:	3e10      	subs	r6, #16
   1543e:	2e10      	cmp	r6, #16
   15440:	f340 83d2 	ble.w	15be8 <_svfprintf_r+0xa18>
   15444:	605c      	str	r4, [r3, #4]
   15446:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15448:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1544a:	3201      	adds	r2, #1
   1544c:	601f      	str	r7, [r3, #0]
   1544e:	3110      	adds	r1, #16
   15450:	2a07      	cmp	r2, #7
   15452:	9139      	str	r1, [sp, #228]	; 0xe4
   15454:	f103 0308 	add.w	r3, r3, #8
   15458:	9238      	str	r2, [sp, #224]	; 0xe0
   1545a:	ddef      	ble.n	1543c <_svfprintf_r+0x26c>
   1545c:	4650      	mov	r0, sl
   1545e:	4659      	mov	r1, fp
   15460:	4642      	mov	r2, r8
   15462:	f7ff fe27 	bl	150b4 <__sprint_r>
   15466:	464b      	mov	r3, r9
   15468:	2800      	cmp	r0, #0
   1546a:	d0e7      	beq.n	1543c <_svfprintf_r+0x26c>
   1546c:	465e      	mov	r6, fp
   1546e:	89b3      	ldrh	r3, [r6, #12]
   15470:	980d      	ldr	r0, [sp, #52]	; 0x34
   15472:	f013 0f40 	tst.w	r3, #64	; 0x40
   15476:	bf18      	it	ne
   15478:	f04f 30ff 	movne.w	r0, #4294967295
   1547c:	900d      	str	r0, [sp, #52]	; 0x34
   1547e:	980d      	ldr	r0, [sp, #52]	; 0x34
   15480:	b045      	add	sp, #276	; 0x114
   15482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15486:	f01a 0f20 	tst.w	sl, #32
   1548a:	f643 6014 	movw	r0, #15892	; 0x3e14
   1548e:	f2c0 0002 	movt	r0, #2
   15492:	9214      	str	r2, [sp, #80]	; 0x50
   15494:	9017      	str	r0, [sp, #92]	; 0x5c
   15496:	f000 82c3 	beq.w	15a20 <_svfprintf_r+0x850>
   1549a:	990a      	ldr	r1, [sp, #40]	; 0x28
   1549c:	1dcb      	adds	r3, r1, #7
   1549e:	f023 0307 	bic.w	r3, r3, #7
   154a2:	f103 0208 	add.w	r2, r3, #8
   154a6:	920a      	str	r2, [sp, #40]	; 0x28
   154a8:	e9d3 6700 	ldrd	r6, r7, [r3]
   154ac:	ea56 0107 	orrs.w	r1, r6, r7
   154b0:	bf0c      	ite	eq
   154b2:	2200      	moveq	r2, #0
   154b4:	2201      	movne	r2, #1
   154b6:	ea1a 0f02 	tst.w	sl, r2
   154ba:	f040 84bc 	bne.w	15e36 <_svfprintf_r+0xc66>
   154be:	2302      	movs	r3, #2
   154c0:	f04f 0100 	mov.w	r1, #0
   154c4:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   154c8:	f1b8 0f00 	cmp.w	r8, #0
   154cc:	bfa8      	it	ge
   154ce:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   154d2:	f1b8 0f00 	cmp.w	r8, #0
   154d6:	bf18      	it	ne
   154d8:	f042 0201 	orrne.w	r2, r2, #1
   154dc:	2a00      	cmp	r2, #0
   154de:	f000 8160 	beq.w	157a2 <_svfprintf_r+0x5d2>
   154e2:	2b01      	cmp	r3, #1
   154e4:	f000 8434 	beq.w	15d50 <_svfprintf_r+0xb80>
   154e8:	2b02      	cmp	r3, #2
   154ea:	f000 8417 	beq.w	15d1c <_svfprintf_r+0xb4c>
   154ee:	9916      	ldr	r1, [sp, #88]	; 0x58
   154f0:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   154f4:	9111      	str	r1, [sp, #68]	; 0x44
   154f6:	ea4f 08d6 	mov.w	r8, r6, lsr #3
   154fa:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
   154fe:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
   15502:	f006 0007 	and.w	r0, r6, #7
   15506:	4667      	mov	r7, ip
   15508:	4646      	mov	r6, r8
   1550a:	3030      	adds	r0, #48	; 0x30
   1550c:	ea56 0207 	orrs.w	r2, r6, r7
   15510:	f801 0d01 	strb.w	r0, [r1, #-1]!
   15514:	d1ef      	bne.n	154f6 <_svfprintf_r+0x326>
   15516:	f01a 0f01 	tst.w	sl, #1
   1551a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   1551e:	9111      	str	r1, [sp, #68]	; 0x44
   15520:	f040 84db 	bne.w	15eda <_svfprintf_r+0xd0a>
   15524:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15526:	1a5b      	subs	r3, r3, r1
   15528:	930e      	str	r3, [sp, #56]	; 0x38
   1552a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1552c:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   15530:	4543      	cmp	r3, r8
   15532:	bfb8      	it	lt
   15534:	4643      	movlt	r3, r8
   15536:	930b      	str	r3, [sp, #44]	; 0x2c
   15538:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1553c:	b113      	cbz	r3, 15544 <_svfprintf_r+0x374>
   1553e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   15540:	3101      	adds	r1, #1
   15542:	910b      	str	r1, [sp, #44]	; 0x2c
   15544:	f01a 0202 	ands.w	r2, sl, #2
   15548:	9213      	str	r2, [sp, #76]	; 0x4c
   1554a:	d002      	beq.n	15552 <_svfprintf_r+0x382>
   1554c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1554e:	3302      	adds	r3, #2
   15550:	930b      	str	r3, [sp, #44]	; 0x2c
   15552:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
   15556:	9012      	str	r0, [sp, #72]	; 0x48
   15558:	d138      	bne.n	155cc <_svfprintf_r+0x3fc>
   1555a:	990c      	ldr	r1, [sp, #48]	; 0x30
   1555c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1555e:	1a8e      	subs	r6, r1, r2
   15560:	2e00      	cmp	r6, #0
   15562:	dd33      	ble.n	155cc <_svfprintf_r+0x3fc>
   15564:	2e10      	cmp	r6, #16
   15566:	f643 57d0 	movw	r7, #15824	; 0x3dd0
   1556a:	bfd8      	it	le
   1556c:	f2c0 0702 	movtle	r7, #2
   15570:	dd20      	ble.n	155b4 <_svfprintf_r+0x3e4>
   15572:	f04f 0810 	mov.w	r8, #16
   15576:	f2c0 0702 	movt	r7, #2
   1557a:	e002      	b.n	15582 <_svfprintf_r+0x3b2>
   1557c:	3e10      	subs	r6, #16
   1557e:	2e10      	cmp	r6, #16
   15580:	dd18      	ble.n	155b4 <_svfprintf_r+0x3e4>
   15582:	f8c4 8004 	str.w	r8, [r4, #4]
   15586:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15588:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1558a:	3301      	adds	r3, #1
   1558c:	6027      	str	r7, [r4, #0]
   1558e:	3210      	adds	r2, #16
   15590:	2b07      	cmp	r3, #7
   15592:	9239      	str	r2, [sp, #228]	; 0xe4
   15594:	f104 0408 	add.w	r4, r4, #8
   15598:	9338      	str	r3, [sp, #224]	; 0xe0
   1559a:	ddef      	ble.n	1557c <_svfprintf_r+0x3ac>
   1559c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1559e:	4659      	mov	r1, fp
   155a0:	aa37      	add	r2, sp, #220	; 0xdc
   155a2:	464c      	mov	r4, r9
   155a4:	f7ff fd86 	bl	150b4 <__sprint_r>
   155a8:	2800      	cmp	r0, #0
   155aa:	f47f af5f 	bne.w	1546c <_svfprintf_r+0x29c>
   155ae:	3e10      	subs	r6, #16
   155b0:	2e10      	cmp	r6, #16
   155b2:	dce6      	bgt.n	15582 <_svfprintf_r+0x3b2>
   155b4:	6066      	str	r6, [r4, #4]
   155b6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   155b8:	6027      	str	r7, [r4, #0]
   155ba:	1c5a      	adds	r2, r3, #1
   155bc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   155be:	9238      	str	r2, [sp, #224]	; 0xe0
   155c0:	199b      	adds	r3, r3, r6
   155c2:	2a07      	cmp	r2, #7
   155c4:	9339      	str	r3, [sp, #228]	; 0xe4
   155c6:	f300 83f7 	bgt.w	15db8 <_svfprintf_r+0xbe8>
   155ca:	3408      	adds	r4, #8
   155cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   155d0:	b173      	cbz	r3, 155f0 <_svfprintf_r+0x420>
   155d2:	2301      	movs	r3, #1
   155d4:	6063      	str	r3, [r4, #4]
   155d6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   155d8:	aa43      	add	r2, sp, #268	; 0x10c
   155da:	3203      	adds	r2, #3
   155dc:	6022      	str	r2, [r4, #0]
   155de:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   155e0:	3301      	adds	r3, #1
   155e2:	9338      	str	r3, [sp, #224]	; 0xe0
   155e4:	3201      	adds	r2, #1
   155e6:	2b07      	cmp	r3, #7
   155e8:	9239      	str	r2, [sp, #228]	; 0xe4
   155ea:	f300 8340 	bgt.w	15c6e <_svfprintf_r+0xa9e>
   155ee:	3408      	adds	r4, #8
   155f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   155f2:	b16b      	cbz	r3, 15610 <_svfprintf_r+0x440>
   155f4:	2302      	movs	r3, #2
   155f6:	6063      	str	r3, [r4, #4]
   155f8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   155fa:	aa43      	add	r2, sp, #268	; 0x10c
   155fc:	6022      	str	r2, [r4, #0]
   155fe:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15600:	3301      	adds	r3, #1
   15602:	9338      	str	r3, [sp, #224]	; 0xe0
   15604:	3202      	adds	r2, #2
   15606:	2b07      	cmp	r3, #7
   15608:	9239      	str	r2, [sp, #228]	; 0xe4
   1560a:	f300 833a 	bgt.w	15c82 <_svfprintf_r+0xab2>
   1560e:	3408      	adds	r4, #8
   15610:	9812      	ldr	r0, [sp, #72]	; 0x48
   15612:	2880      	cmp	r0, #128	; 0x80
   15614:	f000 82b2 	beq.w	15b7c <_svfprintf_r+0x9ac>
   15618:	9815      	ldr	r0, [sp, #84]	; 0x54
   1561a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1561c:	1ac6      	subs	r6, r0, r3
   1561e:	2e00      	cmp	r6, #0
   15620:	dd2e      	ble.n	15680 <_svfprintf_r+0x4b0>
   15622:	2e10      	cmp	r6, #16
   15624:	4fa7      	ldr	r7, [pc, #668]	; (158c4 <_svfprintf_r+0x6f4>)
   15626:	bfc8      	it	gt
   15628:	f04f 0810 	movgt.w	r8, #16
   1562c:	dc03      	bgt.n	15636 <_svfprintf_r+0x466>
   1562e:	e01b      	b.n	15668 <_svfprintf_r+0x498>
   15630:	3e10      	subs	r6, #16
   15632:	2e10      	cmp	r6, #16
   15634:	dd18      	ble.n	15668 <_svfprintf_r+0x498>
   15636:	f8c4 8004 	str.w	r8, [r4, #4]
   1563a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1563c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1563e:	3301      	adds	r3, #1
   15640:	6027      	str	r7, [r4, #0]
   15642:	3210      	adds	r2, #16
   15644:	2b07      	cmp	r3, #7
   15646:	9239      	str	r2, [sp, #228]	; 0xe4
   15648:	f104 0408 	add.w	r4, r4, #8
   1564c:	9338      	str	r3, [sp, #224]	; 0xe0
   1564e:	ddef      	ble.n	15630 <_svfprintf_r+0x460>
   15650:	9809      	ldr	r0, [sp, #36]	; 0x24
   15652:	4659      	mov	r1, fp
   15654:	aa37      	add	r2, sp, #220	; 0xdc
   15656:	464c      	mov	r4, r9
   15658:	f7ff fd2c 	bl	150b4 <__sprint_r>
   1565c:	2800      	cmp	r0, #0
   1565e:	f47f af05 	bne.w	1546c <_svfprintf_r+0x29c>
   15662:	3e10      	subs	r6, #16
   15664:	2e10      	cmp	r6, #16
   15666:	dce6      	bgt.n	15636 <_svfprintf_r+0x466>
   15668:	6066      	str	r6, [r4, #4]
   1566a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1566c:	6027      	str	r7, [r4, #0]
   1566e:	1c5a      	adds	r2, r3, #1
   15670:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15672:	9238      	str	r2, [sp, #224]	; 0xe0
   15674:	199b      	adds	r3, r3, r6
   15676:	2a07      	cmp	r2, #7
   15678:	9339      	str	r3, [sp, #228]	; 0xe4
   1567a:	f300 82ee 	bgt.w	15c5a <_svfprintf_r+0xa8a>
   1567e:	3408      	adds	r4, #8
   15680:	f41a 7f80 	tst.w	sl, #256	; 0x100
   15684:	f040 8219 	bne.w	15aba <_svfprintf_r+0x8ea>
   15688:	990e      	ldr	r1, [sp, #56]	; 0x38
   1568a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1568c:	6061      	str	r1, [r4, #4]
   1568e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15690:	6022      	str	r2, [r4, #0]
   15692:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15694:	3301      	adds	r3, #1
   15696:	9338      	str	r3, [sp, #224]	; 0xe0
   15698:	1852      	adds	r2, r2, r1
   1569a:	2b07      	cmp	r3, #7
   1569c:	9239      	str	r2, [sp, #228]	; 0xe4
   1569e:	f77f aeb1 	ble.w	15404 <_svfprintf_r+0x234>
   156a2:	9809      	ldr	r0, [sp, #36]	; 0x24
   156a4:	4659      	mov	r1, fp
   156a6:	aa37      	add	r2, sp, #220	; 0xdc
   156a8:	f7ff fd04 	bl	150b4 <__sprint_r>
   156ac:	2800      	cmp	r0, #0
   156ae:	f47f aedd 	bne.w	1546c <_svfprintf_r+0x29c>
   156b2:	f01a 0f04 	tst.w	sl, #4
   156b6:	464b      	mov	r3, r9
   156b8:	f47f aeaa 	bne.w	15410 <_svfprintf_r+0x240>
   156bc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   156be:	980d      	ldr	r0, [sp, #52]	; 0x34
   156c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   156c2:	990c      	ldr	r1, [sp, #48]	; 0x30
   156c4:	428a      	cmp	r2, r1
   156c6:	bfac      	ite	ge
   156c8:	1880      	addge	r0, r0, r2
   156ca:	1840      	addlt	r0, r0, r1
   156cc:	900d      	str	r0, [sp, #52]	; 0x34
   156ce:	2b00      	cmp	r3, #0
   156d0:	f040 829e 	bne.w	15c10 <_svfprintf_r+0xa40>
   156d4:	2300      	movs	r3, #0
   156d6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   156da:	9338      	str	r3, [sp, #224]	; 0xe0
   156dc:	464c      	mov	r4, r9
   156de:	e5a1      	b.n	15224 <_svfprintf_r+0x54>
   156e0:	9214      	str	r2, [sp, #80]	; 0x50
   156e2:	2a00      	cmp	r2, #0
   156e4:	f000 8504 	beq.w	160f0 <_svfprintf_r+0xf20>
   156e8:	2001      	movs	r0, #1
   156ea:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
   156ee:	f04f 0100 	mov.w	r1, #0
   156f2:	aa2d      	add	r2, sp, #180	; 0xb4
   156f4:	900b      	str	r0, [sp, #44]	; 0x2c
   156f6:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   156fa:	9211      	str	r2, [sp, #68]	; 0x44
   156fc:	900e      	str	r0, [sp, #56]	; 0x38
   156fe:	2100      	movs	r1, #0
   15700:	9115      	str	r1, [sp, #84]	; 0x54
   15702:	e71f      	b.n	15544 <_svfprintf_r+0x374>
   15704:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15708:	2b00      	cmp	r3, #0
   1570a:	f040 840c 	bne.w	15f26 <_svfprintf_r+0xd56>
   1570e:	990a      	ldr	r1, [sp, #40]	; 0x28
   15710:	462b      	mov	r3, r5
   15712:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
   15716:	782a      	ldrb	r2, [r5, #0]
   15718:	910a      	str	r1, [sp, #40]	; 0x28
   1571a:	e5c2      	b.n	152a2 <_svfprintf_r+0xd2>
   1571c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1571e:	f04a 0a01 	orr.w	sl, sl, #1
   15722:	782a      	ldrb	r2, [r5, #0]
   15724:	462b      	mov	r3, r5
   15726:	910a      	str	r1, [sp, #40]	; 0x28
   15728:	e5bb      	b.n	152a2 <_svfprintf_r+0xd2>
   1572a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1572c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1572e:	681b      	ldr	r3, [r3, #0]
   15730:	1d11      	adds	r1, r2, #4
   15732:	2b00      	cmp	r3, #0
   15734:	930c      	str	r3, [sp, #48]	; 0x30
   15736:	f2c0 85b2 	blt.w	1629e <_svfprintf_r+0x10ce>
   1573a:	782a      	ldrb	r2, [r5, #0]
   1573c:	462b      	mov	r3, r5
   1573e:	910a      	str	r1, [sp, #40]	; 0x28
   15740:	e5af      	b.n	152a2 <_svfprintf_r+0xd2>
   15742:	990a      	ldr	r1, [sp, #40]	; 0x28
   15744:	462b      	mov	r3, r5
   15746:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
   1574a:	782a      	ldrb	r2, [r5, #0]
   1574c:	910a      	str	r1, [sp, #40]	; 0x28
   1574e:	e5a8      	b.n	152a2 <_svfprintf_r+0xd2>
   15750:	f04a 0a10 	orr.w	sl, sl, #16
   15754:	9214      	str	r2, [sp, #80]	; 0x50
   15756:	f01a 0f20 	tst.w	sl, #32
   1575a:	f000 8187 	beq.w	15a6c <_svfprintf_r+0x89c>
   1575e:	980a      	ldr	r0, [sp, #40]	; 0x28
   15760:	1dc3      	adds	r3, r0, #7
   15762:	f023 0307 	bic.w	r3, r3, #7
   15766:	f103 0108 	add.w	r1, r3, #8
   1576a:	910a      	str	r1, [sp, #40]	; 0x28
   1576c:	e9d3 6700 	ldrd	r6, r7, [r3]
   15770:	2e00      	cmp	r6, #0
   15772:	f177 0000 	sbcs.w	r0, r7, #0
   15776:	f2c0 8376 	blt.w	15e66 <_svfprintf_r+0xc96>
   1577a:	ea56 0107 	orrs.w	r1, r6, r7
   1577e:	f04f 0301 	mov.w	r3, #1
   15782:	bf0c      	ite	eq
   15784:	2200      	moveq	r2, #0
   15786:	2201      	movne	r2, #1
   15788:	f1b8 0f00 	cmp.w	r8, #0
   1578c:	bfa8      	it	ge
   1578e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   15792:	f1b8 0f00 	cmp.w	r8, #0
   15796:	bf18      	it	ne
   15798:	f042 0201 	orrne.w	r2, r2, #1
   1579c:	2a00      	cmp	r2, #0
   1579e:	f47f aea0 	bne.w	154e2 <_svfprintf_r+0x312>
   157a2:	2b00      	cmp	r3, #0
   157a4:	f040 81e5 	bne.w	15b72 <_svfprintf_r+0x9a2>
   157a8:	f01a 0f01 	tst.w	sl, #1
   157ac:	f000 81e1 	beq.w	15b72 <_svfprintf_r+0x9a2>
   157b0:	2330      	movs	r3, #48	; 0x30
   157b2:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
   157b6:	ab2d      	add	r3, sp, #180	; 0xb4
   157b8:	2001      	movs	r0, #1
   157ba:	3327      	adds	r3, #39	; 0x27
   157bc:	900e      	str	r0, [sp, #56]	; 0x38
   157be:	9311      	str	r3, [sp, #68]	; 0x44
   157c0:	e6b3      	b.n	1552a <_svfprintf_r+0x35a>
   157c2:	f01a 0f08 	tst.w	sl, #8
   157c6:	9214      	str	r2, [sp, #80]	; 0x50
   157c8:	f000 83bf 	beq.w	15f4a <_svfprintf_r+0xd7a>
   157cc:	980a      	ldr	r0, [sp, #40]	; 0x28
   157ce:	1dc3      	adds	r3, r0, #7
   157d0:	f023 0307 	bic.w	r3, r3, #7
   157d4:	f103 0108 	add.w	r1, r3, #8
   157d8:	910a      	str	r1, [sp, #40]	; 0x28
   157da:	685e      	ldr	r6, [r3, #4]
   157dc:	681f      	ldr	r7, [r3, #0]
   157de:	9619      	str	r6, [sp, #100]	; 0x64
   157e0:	9710      	str	r7, [sp, #64]	; 0x40
   157e2:	4638      	mov	r0, r7
   157e4:	4631      	mov	r1, r6
   157e6:	f003 fdfd 	bl	193e4 <__isinfd>
   157ea:	4603      	mov	r3, r0
   157ec:	2800      	cmp	r0, #0
   157ee:	f000 8493 	beq.w	16118 <_svfprintf_r+0xf48>
   157f2:	4638      	mov	r0, r7
   157f4:	2200      	movs	r2, #0
   157f6:	2300      	movs	r3, #0
   157f8:	4631      	mov	r1, r6
   157fa:	f004 fd31 	bl	1a260 <__aeabi_dcmplt>
   157fe:	2800      	cmp	r0, #0
   15800:	f040 8415 	bne.w	1602e <_svfprintf_r+0xe5e>
   15804:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   15808:	2003      	movs	r0, #3
   1580a:	f643 6208 	movw	r2, #15880	; 0x3e08
   1580e:	f643 6104 	movw	r1, #15876	; 0x3e04
   15812:	900b      	str	r0, [sp, #44]	; 0x2c
   15814:	9814      	ldr	r0, [sp, #80]	; 0x50
   15816:	f2c0 0102 	movt	r1, #2
   1581a:	f2c0 0202 	movt	r2, #2
   1581e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   15822:	2847      	cmp	r0, #71	; 0x47
   15824:	bfd8      	it	le
   15826:	460a      	movle	r2, r1
   15828:	2103      	movs	r1, #3
   1582a:	9211      	str	r2, [sp, #68]	; 0x44
   1582c:	2200      	movs	r2, #0
   1582e:	910e      	str	r1, [sp, #56]	; 0x38
   15830:	9215      	str	r2, [sp, #84]	; 0x54
   15832:	e683      	b.n	1553c <_svfprintf_r+0x36c>
   15834:	990a      	ldr	r1, [sp, #40]	; 0x28
   15836:	f04a 0a08 	orr.w	sl, sl, #8
   1583a:	782a      	ldrb	r2, [r5, #0]
   1583c:	462b      	mov	r3, r5
   1583e:	910a      	str	r1, [sp, #40]	; 0x28
   15840:	e52f      	b.n	152a2 <_svfprintf_r+0xd2>
   15842:	990a      	ldr	r1, [sp, #40]	; 0x28
   15844:	782a      	ldrb	r2, [r5, #0]
   15846:	f04a 0a04 	orr.w	sl, sl, #4
   1584a:	462b      	mov	r3, r5
   1584c:	910a      	str	r1, [sp, #40]	; 0x28
   1584e:	e528      	b.n	152a2 <_svfprintf_r+0xd2>
   15850:	462b      	mov	r3, r5
   15852:	f813 2b01 	ldrb.w	r2, [r3], #1
   15856:	2a2a      	cmp	r2, #42	; 0x2a
   15858:	f000 86cf 	beq.w	165fa <_svfprintf_r+0x142a>
   1585c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15860:	2909      	cmp	r1, #9
   15862:	bf88      	it	hi
   15864:	f04f 0800 	movhi.w	r8, #0
   15868:	d810      	bhi.n	1588c <_svfprintf_r+0x6bc>
   1586a:	3502      	adds	r5, #2
   1586c:	f04f 0800 	mov.w	r8, #0
   15870:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   15874:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   15878:	462b      	mov	r3, r5
   1587a:	3501      	adds	r5, #1
   1587c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
   15880:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   15884:	2909      	cmp	r1, #9
   15886:	d9f3      	bls.n	15870 <_svfprintf_r+0x6a0>
   15888:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   1588c:	461d      	mov	r5, r3
   1588e:	e509      	b.n	152a4 <_svfprintf_r+0xd4>
   15890:	990a      	ldr	r1, [sp, #40]	; 0x28
   15892:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   15896:	782a      	ldrb	r2, [r5, #0]
   15898:	462b      	mov	r3, r5
   1589a:	910a      	str	r1, [sp, #40]	; 0x28
   1589c:	e501      	b.n	152a2 <_svfprintf_r+0xd2>
   1589e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   158a2:	2600      	movs	r6, #0
   158a4:	462b      	mov	r3, r5
   158a6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   158aa:	f813 2b01 	ldrb.w	r2, [r3], #1
   158ae:	eb01 0646 	add.w	r6, r1, r6, lsl #1
   158b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   158b6:	461d      	mov	r5, r3
   158b8:	2909      	cmp	r1, #9
   158ba:	d9f3      	bls.n	158a4 <_svfprintf_r+0x6d4>
   158bc:	960c      	str	r6, [sp, #48]	; 0x30
   158be:	461d      	mov	r5, r3
   158c0:	e4f0      	b.n	152a4 <_svfprintf_r+0xd4>
   158c2:	bf00      	nop
   158c4:	00023de0 	.word	0x00023de0
   158c8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   158cc:	990a      	ldr	r1, [sp, #40]	; 0x28
   158ce:	e734      	b.n	1573a <_svfprintf_r+0x56a>
   158d0:	782a      	ldrb	r2, [r5, #0]
   158d2:	2a6c      	cmp	r2, #108	; 0x6c
   158d4:	f000 8418 	beq.w	16108 <_svfprintf_r+0xf38>
   158d8:	990a      	ldr	r1, [sp, #40]	; 0x28
   158da:	f04a 0a10 	orr.w	sl, sl, #16
   158de:	462b      	mov	r3, r5
   158e0:	910a      	str	r1, [sp, #40]	; 0x28
   158e2:	e4de      	b.n	152a2 <_svfprintf_r+0xd2>
   158e4:	f01a 0f20 	tst.w	sl, #32
   158e8:	f000 8323 	beq.w	15f32 <_svfprintf_r+0xd62>
   158ec:	990a      	ldr	r1, [sp, #40]	; 0x28
   158ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   158f0:	680b      	ldr	r3, [r1, #0]
   158f2:	4610      	mov	r0, r2
   158f4:	ea4f 71e0 	mov.w	r1, r0, asr #31
   158f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   158fa:	e9c3 0100 	strd	r0, r1, [r3]
   158fe:	f102 0a04 	add.w	sl, r2, #4
   15902:	e48f      	b.n	15224 <_svfprintf_r+0x54>
   15904:	f01a 0320 	ands.w	r3, sl, #32
   15908:	9214      	str	r2, [sp, #80]	; 0x50
   1590a:	f000 80c7 	beq.w	15a9c <_svfprintf_r+0x8cc>
   1590e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15910:	1dda      	adds	r2, r3, #7
   15912:	2300      	movs	r3, #0
   15914:	f022 0207 	bic.w	r2, r2, #7
   15918:	f102 0008 	add.w	r0, r2, #8
   1591c:	900a      	str	r0, [sp, #40]	; 0x28
   1591e:	e9d2 6700 	ldrd	r6, r7, [r2]
   15922:	ea56 0107 	orrs.w	r1, r6, r7
   15926:	bf0c      	ite	eq
   15928:	2200      	moveq	r2, #0
   1592a:	2201      	movne	r2, #1
   1592c:	e5c8      	b.n	154c0 <_svfprintf_r+0x2f0>
   1592e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15930:	f643 6014 	movw	r0, #15892	; 0x3e14
   15934:	990a      	ldr	r1, [sp, #40]	; 0x28
   15936:	2378      	movs	r3, #120	; 0x78
   15938:	f2c0 0002 	movt	r0, #2
   1593c:	9314      	str	r3, [sp, #80]	; 0x50
   1593e:	6816      	ldr	r6, [r2, #0]
   15940:	3104      	adds	r1, #4
   15942:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
   15946:	f04a 0a02 	orr.w	sl, sl, #2
   1594a:	2330      	movs	r3, #48	; 0x30
   1594c:	1e32      	subs	r2, r6, #0
   1594e:	bf18      	it	ne
   15950:	2201      	movne	r2, #1
   15952:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
   15956:	4636      	mov	r6, r6
   15958:	f04f 0700 	mov.w	r7, #0
   1595c:	9017      	str	r0, [sp, #92]	; 0x5c
   1595e:	2302      	movs	r3, #2
   15960:	910a      	str	r1, [sp, #40]	; 0x28
   15962:	e5ad      	b.n	154c0 <_svfprintf_r+0x2f0>
   15964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15966:	9214      	str	r2, [sp, #80]	; 0x50
   15968:	f04f 0200 	mov.w	r2, #0
   1596c:	1d18      	adds	r0, r3, #4
   1596e:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   15972:	681b      	ldr	r3, [r3, #0]
   15974:	900a      	str	r0, [sp, #40]	; 0x28
   15976:	9311      	str	r3, [sp, #68]	; 0x44
   15978:	2b00      	cmp	r3, #0
   1597a:	f000 854d 	beq.w	16418 <_svfprintf_r+0x1248>
   1597e:	f1b8 0f00 	cmp.w	r8, #0
   15982:	9811      	ldr	r0, [sp, #68]	; 0x44
   15984:	f2c0 852a 	blt.w	163dc <_svfprintf_r+0x120c>
   15988:	2100      	movs	r1, #0
   1598a:	4642      	mov	r2, r8
   1598c:	f002 fdd8 	bl	18540 <memchr>
   15990:	4603      	mov	r3, r0
   15992:	2800      	cmp	r0, #0
   15994:	f000 856e 	beq.w	16474 <_svfprintf_r+0x12a4>
   15998:	9811      	ldr	r0, [sp, #68]	; 0x44
   1599a:	1a1b      	subs	r3, r3, r0
   1599c:	930e      	str	r3, [sp, #56]	; 0x38
   1599e:	4543      	cmp	r3, r8
   159a0:	f340 8482 	ble.w	162a8 <_svfprintf_r+0x10d8>
   159a4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   159a8:	2100      	movs	r1, #0
   159aa:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   159ae:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   159b2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   159b6:	9115      	str	r1, [sp, #84]	; 0x54
   159b8:	e5c0      	b.n	1553c <_svfprintf_r+0x36c>
   159ba:	f01a 0f20 	tst.w	sl, #32
   159be:	9214      	str	r2, [sp, #80]	; 0x50
   159c0:	d010      	beq.n	159e4 <_svfprintf_r+0x814>
   159c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   159c4:	1dda      	adds	r2, r3, #7
   159c6:	2301      	movs	r3, #1
   159c8:	e7a4      	b.n	15914 <_svfprintf_r+0x744>
   159ca:	990a      	ldr	r1, [sp, #40]	; 0x28
   159cc:	f04a 0a20 	orr.w	sl, sl, #32
   159d0:	782a      	ldrb	r2, [r5, #0]
   159d2:	462b      	mov	r3, r5
   159d4:	910a      	str	r1, [sp, #40]	; 0x28
   159d6:	e464      	b.n	152a2 <_svfprintf_r+0xd2>
   159d8:	f04a 0a10 	orr.w	sl, sl, #16
   159dc:	9214      	str	r2, [sp, #80]	; 0x50
   159de:	f01a 0f20 	tst.w	sl, #32
   159e2:	d1ee      	bne.n	159c2 <_svfprintf_r+0x7f2>
   159e4:	f01a 0f10 	tst.w	sl, #16
   159e8:	f040 8254 	bne.w	15e94 <_svfprintf_r+0xcc4>
   159ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
   159f0:	f000 8250 	beq.w	15e94 <_svfprintf_r+0xcc4>
   159f4:	980a      	ldr	r0, [sp, #40]	; 0x28
   159f6:	2301      	movs	r3, #1
   159f8:	1d01      	adds	r1, r0, #4
   159fa:	910a      	str	r1, [sp, #40]	; 0x28
   159fc:	8806      	ldrh	r6, [r0, #0]
   159fe:	1e32      	subs	r2, r6, #0
   15a00:	bf18      	it	ne
   15a02:	2201      	movne	r2, #1
   15a04:	4636      	mov	r6, r6
   15a06:	f04f 0700 	mov.w	r7, #0
   15a0a:	e559      	b.n	154c0 <_svfprintf_r+0x2f0>
   15a0c:	f01a 0f20 	tst.w	sl, #32
   15a10:	9214      	str	r2, [sp, #80]	; 0x50
   15a12:	f643 52f0 	movw	r2, #15856	; 0x3df0
   15a16:	f2c0 0202 	movt	r2, #2
   15a1a:	9217      	str	r2, [sp, #92]	; 0x5c
   15a1c:	f47f ad3d 	bne.w	1549a <_svfprintf_r+0x2ca>
   15a20:	f01a 0f10 	tst.w	sl, #16
   15a24:	f040 822d 	bne.w	15e82 <_svfprintf_r+0xcb2>
   15a28:	f01a 0f40 	tst.w	sl, #64	; 0x40
   15a2c:	f000 8229 	beq.w	15e82 <_svfprintf_r+0xcb2>
   15a30:	990a      	ldr	r1, [sp, #40]	; 0x28
   15a32:	1d0a      	adds	r2, r1, #4
   15a34:	920a      	str	r2, [sp, #40]	; 0x28
   15a36:	880e      	ldrh	r6, [r1, #0]
   15a38:	4636      	mov	r6, r6
   15a3a:	f04f 0700 	mov.w	r7, #0
   15a3e:	e535      	b.n	154ac <_svfprintf_r+0x2dc>
   15a40:	9214      	str	r2, [sp, #80]	; 0x50
   15a42:	2001      	movs	r0, #1
   15a44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15a46:	f04f 0100 	mov.w	r1, #0
   15a4a:	900b      	str	r0, [sp, #44]	; 0x2c
   15a4c:	900e      	str	r0, [sp, #56]	; 0x38
   15a4e:	6813      	ldr	r3, [r2, #0]
   15a50:	3204      	adds	r2, #4
   15a52:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   15a56:	920a      	str	r2, [sp, #40]	; 0x28
   15a58:	aa2d      	add	r2, sp, #180	; 0xb4
   15a5a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
   15a5e:	9211      	str	r2, [sp, #68]	; 0x44
   15a60:	e64d      	b.n	156fe <_svfprintf_r+0x52e>
   15a62:	f01a 0f20 	tst.w	sl, #32
   15a66:	9214      	str	r2, [sp, #80]	; 0x50
   15a68:	f47f ae79 	bne.w	1575e <_svfprintf_r+0x58e>
   15a6c:	f01a 0f10 	tst.w	sl, #16
   15a70:	f040 81ed 	bne.w	15e4e <_svfprintf_r+0xc7e>
   15a74:	f01a 0f40 	tst.w	sl, #64	; 0x40
   15a78:	f000 81e9 	beq.w	15e4e <_svfprintf_r+0xc7e>
   15a7c:	980a      	ldr	r0, [sp, #40]	; 0x28
   15a7e:	1d01      	adds	r1, r0, #4
   15a80:	910a      	str	r1, [sp, #40]	; 0x28
   15a82:	f9b0 6000 	ldrsh.w	r6, [r0]
   15a86:	4636      	mov	r6, r6
   15a88:	ea4f 77e6 	mov.w	r7, r6, asr #31
   15a8c:	e670      	b.n	15770 <_svfprintf_r+0x5a0>
   15a8e:	f04a 0a10 	orr.w	sl, sl, #16
   15a92:	9214      	str	r2, [sp, #80]	; 0x50
   15a94:	f01a 0320 	ands.w	r3, sl, #32
   15a98:	f47f af39 	bne.w	1590e <_svfprintf_r+0x73e>
   15a9c:	f01a 0210 	ands.w	r2, sl, #16
   15aa0:	f000 825f 	beq.w	15f62 <_svfprintf_r+0xd92>
   15aa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15aa6:	1d10      	adds	r0, r2, #4
   15aa8:	900a      	str	r0, [sp, #40]	; 0x28
   15aaa:	6816      	ldr	r6, [r2, #0]
   15aac:	1e32      	subs	r2, r6, #0
   15aae:	bf18      	it	ne
   15ab0:	2201      	movne	r2, #1
   15ab2:	4636      	mov	r6, r6
   15ab4:	f04f 0700 	mov.w	r7, #0
   15ab8:	e502      	b.n	154c0 <_svfprintf_r+0x2f0>
   15aba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15abc:	2b65      	cmp	r3, #101	; 0x65
   15abe:	f77f ac5a 	ble.w	15376 <_svfprintf_r+0x1a6>
   15ac2:	9810      	ldr	r0, [sp, #64]	; 0x40
   15ac4:	2200      	movs	r2, #0
   15ac6:	2300      	movs	r3, #0
   15ac8:	9919      	ldr	r1, [sp, #100]	; 0x64
   15aca:	f004 fbbf 	bl	1a24c <__aeabi_dcmpeq>
   15ace:	2800      	cmp	r0, #0
   15ad0:	f000 80e1 	beq.w	15c96 <_svfprintf_r+0xac6>
   15ad4:	2301      	movs	r3, #1
   15ad6:	6063      	str	r3, [r4, #4]
   15ad8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15ada:	f643 6330 	movw	r3, #15920	; 0x3e30
   15ade:	f2c0 0302 	movt	r3, #2
   15ae2:	6023      	str	r3, [r4, #0]
   15ae4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15ae6:	3201      	adds	r2, #1
   15ae8:	9238      	str	r2, [sp, #224]	; 0xe0
   15aea:	3301      	adds	r3, #1
   15aec:	2a07      	cmp	r2, #7
   15aee:	9339      	str	r3, [sp, #228]	; 0xe4
   15af0:	bfd8      	it	le
   15af2:	f104 0308 	addle.w	r3, r4, #8
   15af6:	f300 829f 	bgt.w	16038 <_svfprintf_r+0xe68>
   15afa:	9a42      	ldr	r2, [sp, #264]	; 0x108
   15afc:	9818      	ldr	r0, [sp, #96]	; 0x60
   15afe:	4282      	cmp	r2, r0
   15b00:	db03      	blt.n	15b0a <_svfprintf_r+0x93a>
   15b02:	f01a 0f01 	tst.w	sl, #1
   15b06:	f43f ac7f 	beq.w	15408 <_svfprintf_r+0x238>
   15b0a:	991b      	ldr	r1, [sp, #108]	; 0x6c
   15b0c:	2201      	movs	r2, #1
   15b0e:	605a      	str	r2, [r3, #4]
   15b10:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15b12:	6019      	str	r1, [r3, #0]
   15b14:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15b16:	3201      	adds	r2, #1
   15b18:	9238      	str	r2, [sp, #224]	; 0xe0
   15b1a:	3101      	adds	r1, #1
   15b1c:	2a07      	cmp	r2, #7
   15b1e:	9139      	str	r1, [sp, #228]	; 0xe4
   15b20:	f300 83eb 	bgt.w	162fa <_svfprintf_r+0x112a>
   15b24:	3308      	adds	r3, #8
   15b26:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15b28:	1e56      	subs	r6, r2, #1
   15b2a:	2e00      	cmp	r6, #0
   15b2c:	f77f ac6c 	ble.w	15408 <_svfprintf_r+0x238>
   15b30:	2e10      	cmp	r6, #16
   15b32:	4fa0      	ldr	r7, [pc, #640]	; (15db4 <_svfprintf_r+0xbe4>)
   15b34:	f340 81e9 	ble.w	15f0a <_svfprintf_r+0xd3a>
   15b38:	2410      	movs	r4, #16
   15b3a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   15b3e:	e003      	b.n	15b48 <_svfprintf_r+0x978>
   15b40:	3e10      	subs	r6, #16
   15b42:	2e10      	cmp	r6, #16
   15b44:	f340 81e1 	ble.w	15f0a <_svfprintf_r+0xd3a>
   15b48:	605c      	str	r4, [r3, #4]
   15b4a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15b4c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15b4e:	3201      	adds	r2, #1
   15b50:	601f      	str	r7, [r3, #0]
   15b52:	3110      	adds	r1, #16
   15b54:	2a07      	cmp	r2, #7
   15b56:	9139      	str	r1, [sp, #228]	; 0xe4
   15b58:	f103 0308 	add.w	r3, r3, #8
   15b5c:	9238      	str	r2, [sp, #224]	; 0xe0
   15b5e:	ddef      	ble.n	15b40 <_svfprintf_r+0x970>
   15b60:	9809      	ldr	r0, [sp, #36]	; 0x24
   15b62:	4659      	mov	r1, fp
   15b64:	4642      	mov	r2, r8
   15b66:	f7ff faa5 	bl	150b4 <__sprint_r>
   15b6a:	464b      	mov	r3, r9
   15b6c:	2800      	cmp	r0, #0
   15b6e:	d0e7      	beq.n	15b40 <_svfprintf_r+0x970>
   15b70:	e47c      	b.n	1546c <_svfprintf_r+0x29c>
   15b72:	9916      	ldr	r1, [sp, #88]	; 0x58
   15b74:	2200      	movs	r2, #0
   15b76:	920e      	str	r2, [sp, #56]	; 0x38
   15b78:	9111      	str	r1, [sp, #68]	; 0x44
   15b7a:	e4d6      	b.n	1552a <_svfprintf_r+0x35a>
   15b7c:	990c      	ldr	r1, [sp, #48]	; 0x30
   15b7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   15b80:	1a8e      	subs	r6, r1, r2
   15b82:	2e00      	cmp	r6, #0
   15b84:	f77f ad48 	ble.w	15618 <_svfprintf_r+0x448>
   15b88:	2e10      	cmp	r6, #16
   15b8a:	4f8a      	ldr	r7, [pc, #552]	; (15db4 <_svfprintf_r+0xbe4>)
   15b8c:	bfc8      	it	gt
   15b8e:	f04f 0810 	movgt.w	r8, #16
   15b92:	dc03      	bgt.n	15b9c <_svfprintf_r+0x9cc>
   15b94:	e01b      	b.n	15bce <_svfprintf_r+0x9fe>
   15b96:	3e10      	subs	r6, #16
   15b98:	2e10      	cmp	r6, #16
   15b9a:	dd18      	ble.n	15bce <_svfprintf_r+0x9fe>
   15b9c:	f8c4 8004 	str.w	r8, [r4, #4]
   15ba0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15ba2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15ba4:	3301      	adds	r3, #1
   15ba6:	6027      	str	r7, [r4, #0]
   15ba8:	3210      	adds	r2, #16
   15baa:	2b07      	cmp	r3, #7
   15bac:	9239      	str	r2, [sp, #228]	; 0xe4
   15bae:	f104 0408 	add.w	r4, r4, #8
   15bb2:	9338      	str	r3, [sp, #224]	; 0xe0
   15bb4:	ddef      	ble.n	15b96 <_svfprintf_r+0x9c6>
   15bb6:	9809      	ldr	r0, [sp, #36]	; 0x24
   15bb8:	4659      	mov	r1, fp
   15bba:	aa37      	add	r2, sp, #220	; 0xdc
   15bbc:	464c      	mov	r4, r9
   15bbe:	f7ff fa79 	bl	150b4 <__sprint_r>
   15bc2:	2800      	cmp	r0, #0
   15bc4:	f47f ac52 	bne.w	1546c <_svfprintf_r+0x29c>
   15bc8:	3e10      	subs	r6, #16
   15bca:	2e10      	cmp	r6, #16
   15bcc:	dce6      	bgt.n	15b9c <_svfprintf_r+0x9cc>
   15bce:	6066      	str	r6, [r4, #4]
   15bd0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15bd2:	6027      	str	r7, [r4, #0]
   15bd4:	1c5a      	adds	r2, r3, #1
   15bd6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15bd8:	9238      	str	r2, [sp, #224]	; 0xe0
   15bda:	199b      	adds	r3, r3, r6
   15bdc:	2a07      	cmp	r2, #7
   15bde:	9339      	str	r3, [sp, #228]	; 0xe4
   15be0:	f300 8188 	bgt.w	15ef4 <_svfprintf_r+0xd24>
   15be4:	3408      	adds	r4, #8
   15be6:	e517      	b.n	15618 <_svfprintf_r+0x448>
   15be8:	605e      	str	r6, [r3, #4]
   15bea:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15bec:	601f      	str	r7, [r3, #0]
   15bee:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   15bf0:	3201      	adds	r2, #1
   15bf2:	9238      	str	r2, [sp, #224]	; 0xe0
   15bf4:	18f3      	adds	r3, r6, r3
   15bf6:	2a07      	cmp	r2, #7
   15bf8:	9339      	str	r3, [sp, #228]	; 0xe4
   15bfa:	f77f ad60 	ble.w	156be <_svfprintf_r+0x4ee>
   15bfe:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c00:	4659      	mov	r1, fp
   15c02:	aa37      	add	r2, sp, #220	; 0xdc
   15c04:	f7ff fa56 	bl	150b4 <__sprint_r>
   15c08:	2800      	cmp	r0, #0
   15c0a:	f43f ad57 	beq.w	156bc <_svfprintf_r+0x4ec>
   15c0e:	e42d      	b.n	1546c <_svfprintf_r+0x29c>
   15c10:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c12:	4659      	mov	r1, fp
   15c14:	aa37      	add	r2, sp, #220	; 0xdc
   15c16:	f7ff fa4d 	bl	150b4 <__sprint_r>
   15c1a:	2800      	cmp	r0, #0
   15c1c:	f43f ad5a 	beq.w	156d4 <_svfprintf_r+0x504>
   15c20:	e424      	b.n	1546c <_svfprintf_r+0x29c>
   15c22:	f01a 0f01 	tst.w	sl, #1
   15c26:	f47f abaa 	bne.w	1537e <_svfprintf_r+0x1ae>
   15c2a:	2301      	movs	r3, #1
   15c2c:	6063      	str	r3, [r4, #4]
   15c2e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15c30:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15c32:	3301      	adds	r3, #1
   15c34:	9911      	ldr	r1, [sp, #68]	; 0x44
   15c36:	3201      	adds	r2, #1
   15c38:	2b07      	cmp	r3, #7
   15c3a:	9239      	str	r2, [sp, #228]	; 0xe4
   15c3c:	6021      	str	r1, [r4, #0]
   15c3e:	9338      	str	r3, [sp, #224]	; 0xe0
   15c40:	f77f abd1 	ble.w	153e6 <_svfprintf_r+0x216>
   15c44:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c46:	4659      	mov	r1, fp
   15c48:	aa37      	add	r2, sp, #220	; 0xdc
   15c4a:	f7ff fa33 	bl	150b4 <__sprint_r>
   15c4e:	2800      	cmp	r0, #0
   15c50:	f47f ac0c 	bne.w	1546c <_svfprintf_r+0x29c>
   15c54:	464c      	mov	r4, r9
   15c56:	f7ff bbc7 	b.w	153e8 <_svfprintf_r+0x218>
   15c5a:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c5c:	4659      	mov	r1, fp
   15c5e:	aa37      	add	r2, sp, #220	; 0xdc
   15c60:	f7ff fa28 	bl	150b4 <__sprint_r>
   15c64:	2800      	cmp	r0, #0
   15c66:	f47f ac01 	bne.w	1546c <_svfprintf_r+0x29c>
   15c6a:	464c      	mov	r4, r9
   15c6c:	e508      	b.n	15680 <_svfprintf_r+0x4b0>
   15c6e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c70:	4659      	mov	r1, fp
   15c72:	aa37      	add	r2, sp, #220	; 0xdc
   15c74:	f7ff fa1e 	bl	150b4 <__sprint_r>
   15c78:	2800      	cmp	r0, #0
   15c7a:	f47f abf7 	bne.w	1546c <_svfprintf_r+0x29c>
   15c7e:	464c      	mov	r4, r9
   15c80:	e4b6      	b.n	155f0 <_svfprintf_r+0x420>
   15c82:	9809      	ldr	r0, [sp, #36]	; 0x24
   15c84:	4659      	mov	r1, fp
   15c86:	aa37      	add	r2, sp, #220	; 0xdc
   15c88:	f7ff fa14 	bl	150b4 <__sprint_r>
   15c8c:	2800      	cmp	r0, #0
   15c8e:	f47f abed 	bne.w	1546c <_svfprintf_r+0x29c>
   15c92:	464c      	mov	r4, r9
   15c94:	e4bc      	b.n	15610 <_svfprintf_r+0x440>
   15c96:	9b42      	ldr	r3, [sp, #264]	; 0x108
   15c98:	2b00      	cmp	r3, #0
   15c9a:	f340 81d9 	ble.w	16050 <_svfprintf_r+0xe80>
   15c9e:	9918      	ldr	r1, [sp, #96]	; 0x60
   15ca0:	428b      	cmp	r3, r1
   15ca2:	f2c0 816f 	blt.w	15f84 <_svfprintf_r+0xdb4>
   15ca6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15ca8:	6061      	str	r1, [r4, #4]
   15caa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15cac:	6022      	str	r2, [r4, #0]
   15cae:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15cb0:	3301      	adds	r3, #1
   15cb2:	9338      	str	r3, [sp, #224]	; 0xe0
   15cb4:	1852      	adds	r2, r2, r1
   15cb6:	2b07      	cmp	r3, #7
   15cb8:	9239      	str	r2, [sp, #228]	; 0xe4
   15cba:	bfd8      	it	le
   15cbc:	f104 0308 	addle.w	r3, r4, #8
   15cc0:	f300 83ba 	bgt.w	16438 <_svfprintf_r+0x1268>
   15cc4:	9c42      	ldr	r4, [sp, #264]	; 0x108
   15cc6:	9818      	ldr	r0, [sp, #96]	; 0x60
   15cc8:	1a24      	subs	r4, r4, r0
   15cca:	2c00      	cmp	r4, #0
   15ccc:	f340 819b 	ble.w	16006 <_svfprintf_r+0xe36>
   15cd0:	2c10      	cmp	r4, #16
   15cd2:	4f38      	ldr	r7, [pc, #224]	; (15db4 <_svfprintf_r+0xbe4>)
   15cd4:	f340 818b 	ble.w	15fee <_svfprintf_r+0xe1e>
   15cd8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   15cdc:	2610      	movs	r6, #16
   15cde:	46aa      	mov	sl, r5
   15ce0:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   15ce4:	9d09      	ldr	r5, [sp, #36]	; 0x24
   15ce6:	e003      	b.n	15cf0 <_svfprintf_r+0xb20>
   15ce8:	3c10      	subs	r4, #16
   15cea:	2c10      	cmp	r4, #16
   15cec:	f340 817c 	ble.w	15fe8 <_svfprintf_r+0xe18>
   15cf0:	605e      	str	r6, [r3, #4]
   15cf2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15cf4:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15cf6:	3201      	adds	r2, #1
   15cf8:	601f      	str	r7, [r3, #0]
   15cfa:	3110      	adds	r1, #16
   15cfc:	2a07      	cmp	r2, #7
   15cfe:	9139      	str	r1, [sp, #228]	; 0xe4
   15d00:	f103 0308 	add.w	r3, r3, #8
   15d04:	9238      	str	r2, [sp, #224]	; 0xe0
   15d06:	ddef      	ble.n	15ce8 <_svfprintf_r+0xb18>
   15d08:	4628      	mov	r0, r5
   15d0a:	4659      	mov	r1, fp
   15d0c:	4642      	mov	r2, r8
   15d0e:	f7ff f9d1 	bl	150b4 <__sprint_r>
   15d12:	464b      	mov	r3, r9
   15d14:	2800      	cmp	r0, #0
   15d16:	d0e7      	beq.n	15ce8 <_svfprintf_r+0xb18>
   15d18:	f7ff bba8 	b.w	1546c <_svfprintf_r+0x29c>
   15d1c:	9816      	ldr	r0, [sp, #88]	; 0x58
   15d1e:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   15d22:	4603      	mov	r3, r0
   15d24:	9011      	str	r0, [sp, #68]	; 0x44
   15d26:	0931      	lsrs	r1, r6, #4
   15d28:	f006 020f 	and.w	r2, r6, #15
   15d2c:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   15d30:	0938      	lsrs	r0, r7, #4
   15d32:	f81c 2002 	ldrb.w	r2, [ip, r2]
   15d36:	460e      	mov	r6, r1
   15d38:	4607      	mov	r7, r0
   15d3a:	ea56 0107 	orrs.w	r1, r6, r7
   15d3e:	f803 2d01 	strb.w	r2, [r3, #-1]!
   15d42:	d1f0      	bne.n	15d26 <_svfprintf_r+0xb56>
   15d44:	9a16      	ldr	r2, [sp, #88]	; 0x58
   15d46:	9311      	str	r3, [sp, #68]	; 0x44
   15d48:	1ad2      	subs	r2, r2, r3
   15d4a:	920e      	str	r2, [sp, #56]	; 0x38
   15d4c:	f7ff bbed 	b.w	1552a <_svfprintf_r+0x35a>
   15d50:	2300      	movs	r3, #0
   15d52:	2209      	movs	r2, #9
   15d54:	42b2      	cmp	r2, r6
   15d56:	eb73 0007 	sbcs.w	r0, r3, r7
   15d5a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15d5c:	bf3e      	ittt	cc
   15d5e:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   15d62:	46a0      	movcc	r8, r4
   15d64:	461c      	movcc	r4, r3
   15d66:	d21a      	bcs.n	15d9e <_svfprintf_r+0xbce>
   15d68:	4630      	mov	r0, r6
   15d6a:	4639      	mov	r1, r7
   15d6c:	220a      	movs	r2, #10
   15d6e:	2300      	movs	r3, #0
   15d70:	f004 fac6 	bl	1a300 <__aeabi_uldivmod>
   15d74:	4630      	mov	r0, r6
   15d76:	4639      	mov	r1, r7
   15d78:	2300      	movs	r3, #0
   15d7a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   15d7e:	220a      	movs	r2, #10
   15d80:	f804 cd01 	strb.w	ip, [r4, #-1]!
   15d84:	f004 fabc 	bl	1a300 <__aeabi_uldivmod>
   15d88:	4606      	mov	r6, r0
   15d8a:	460f      	mov	r7, r1
   15d8c:	2009      	movs	r0, #9
   15d8e:	2100      	movs	r1, #0
   15d90:	42b0      	cmp	r0, r6
   15d92:	41b9      	sbcs	r1, r7
   15d94:	d3e8      	bcc.n	15d68 <_svfprintf_r+0xb98>
   15d96:	4623      	mov	r3, r4
   15d98:	4644      	mov	r4, r8
   15d9a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   15d9e:	1e5a      	subs	r2, r3, #1
   15da0:	3630      	adds	r6, #48	; 0x30
   15da2:	9211      	str	r2, [sp, #68]	; 0x44
   15da4:	f803 6c01 	strb.w	r6, [r3, #-1]
   15da8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15daa:	1a9b      	subs	r3, r3, r2
   15dac:	930e      	str	r3, [sp, #56]	; 0x38
   15dae:	f7ff bbbc 	b.w	1552a <_svfprintf_r+0x35a>
   15db2:	bf00      	nop
   15db4:	00023de0 	.word	0x00023de0
   15db8:	9809      	ldr	r0, [sp, #36]	; 0x24
   15dba:	4659      	mov	r1, fp
   15dbc:	aa37      	add	r2, sp, #220	; 0xdc
   15dbe:	f7ff f979 	bl	150b4 <__sprint_r>
   15dc2:	2800      	cmp	r0, #0
   15dc4:	f47f ab52 	bne.w	1546c <_svfprintf_r+0x29c>
   15dc8:	464c      	mov	r4, r9
   15dca:	f7ff bbff 	b.w	155cc <_svfprintf_r+0x3fc>
   15dce:	9818      	ldr	r0, [sp, #96]	; 0x60
   15dd0:	1e46      	subs	r6, r0, #1
   15dd2:	2e00      	cmp	r6, #0
   15dd4:	f77f ab08 	ble.w	153e8 <_svfprintf_r+0x218>
   15dd8:	2e10      	cmp	r6, #16
   15dda:	4f9c      	ldr	r7, [pc, #624]	; (1604c <_svfprintf_r+0xe7c>)
   15ddc:	bfc8      	it	gt
   15dde:	f04f 0810 	movgt.w	r8, #16
   15de2:	dc03      	bgt.n	15dec <_svfprintf_r+0xc1c>
   15de4:	e01b      	b.n	15e1e <_svfprintf_r+0xc4e>
   15de6:	3e10      	subs	r6, #16
   15de8:	2e10      	cmp	r6, #16
   15dea:	dd18      	ble.n	15e1e <_svfprintf_r+0xc4e>
   15dec:	f8c4 8004 	str.w	r8, [r4, #4]
   15df0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15df2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15df4:	3301      	adds	r3, #1
   15df6:	6027      	str	r7, [r4, #0]
   15df8:	3210      	adds	r2, #16
   15dfa:	2b07      	cmp	r3, #7
   15dfc:	9239      	str	r2, [sp, #228]	; 0xe4
   15dfe:	f104 0408 	add.w	r4, r4, #8
   15e02:	9338      	str	r3, [sp, #224]	; 0xe0
   15e04:	ddef      	ble.n	15de6 <_svfprintf_r+0xc16>
   15e06:	9809      	ldr	r0, [sp, #36]	; 0x24
   15e08:	4659      	mov	r1, fp
   15e0a:	aa37      	add	r2, sp, #220	; 0xdc
   15e0c:	464c      	mov	r4, r9
   15e0e:	f7ff f951 	bl	150b4 <__sprint_r>
   15e12:	2800      	cmp	r0, #0
   15e14:	f47f ab2a 	bne.w	1546c <_svfprintf_r+0x29c>
   15e18:	3e10      	subs	r6, #16
   15e1a:	2e10      	cmp	r6, #16
   15e1c:	dce6      	bgt.n	15dec <_svfprintf_r+0xc1c>
   15e1e:	6066      	str	r6, [r4, #4]
   15e20:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15e22:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15e24:	3301      	adds	r3, #1
   15e26:	6027      	str	r7, [r4, #0]
   15e28:	1992      	adds	r2, r2, r6
   15e2a:	2b07      	cmp	r3, #7
   15e2c:	9239      	str	r2, [sp, #228]	; 0xe4
   15e2e:	9338      	str	r3, [sp, #224]	; 0xe0
   15e30:	f77f aad9 	ble.w	153e6 <_svfprintf_r+0x216>
   15e34:	e706      	b.n	15c44 <_svfprintf_r+0xa74>
   15e36:	9814      	ldr	r0, [sp, #80]	; 0x50
   15e38:	2130      	movs	r1, #48	; 0x30
   15e3a:	f04a 0a02 	orr.w	sl, sl, #2
   15e3e:	2201      	movs	r2, #1
   15e40:	2302      	movs	r3, #2
   15e42:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   15e46:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   15e4a:	f7ff bb39 	b.w	154c0 <_svfprintf_r+0x2f0>
   15e4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15e50:	1d13      	adds	r3, r2, #4
   15e52:	6816      	ldr	r6, [r2, #0]
   15e54:	930a      	str	r3, [sp, #40]	; 0x28
   15e56:	4636      	mov	r6, r6
   15e58:	ea4f 77e6 	mov.w	r7, r6, asr #31
   15e5c:	2e00      	cmp	r6, #0
   15e5e:	f177 0000 	sbcs.w	r0, r7, #0
   15e62:	f6bf ac8a 	bge.w	1577a <_svfprintf_r+0x5aa>
   15e66:	4276      	negs	r6, r6
   15e68:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   15e6c:	232d      	movs	r3, #45	; 0x2d
   15e6e:	ea56 0207 	orrs.w	r2, r6, r7
   15e72:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   15e76:	bf0c      	ite	eq
   15e78:	2200      	moveq	r2, #0
   15e7a:	2201      	movne	r2, #1
   15e7c:	2301      	movs	r3, #1
   15e7e:	f7ff bb23 	b.w	154c8 <_svfprintf_r+0x2f8>
   15e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15e84:	1d18      	adds	r0, r3, #4
   15e86:	681e      	ldr	r6, [r3, #0]
   15e88:	900a      	str	r0, [sp, #40]	; 0x28
   15e8a:	4636      	mov	r6, r6
   15e8c:	f04f 0700 	mov.w	r7, #0
   15e90:	f7ff bb0c 	b.w	154ac <_svfprintf_r+0x2dc>
   15e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15e96:	1d13      	adds	r3, r2, #4
   15e98:	6816      	ldr	r6, [r2, #0]
   15e9a:	930a      	str	r3, [sp, #40]	; 0x28
   15e9c:	2301      	movs	r3, #1
   15e9e:	1e32      	subs	r2, r6, #0
   15ea0:	bf18      	it	ne
   15ea2:	2201      	movne	r2, #1
   15ea4:	4636      	mov	r6, r6
   15ea6:	f04f 0700 	mov.w	r7, #0
   15eaa:	f7ff bb09 	b.w	154c0 <_svfprintf_r+0x2f0>
   15eae:	9809      	ldr	r0, [sp, #36]	; 0x24
   15eb0:	4659      	mov	r1, fp
   15eb2:	aa37      	add	r2, sp, #220	; 0xdc
   15eb4:	f7ff f8fe 	bl	150b4 <__sprint_r>
   15eb8:	2800      	cmp	r0, #0
   15eba:	f47f aad7 	bne.w	1546c <_svfprintf_r+0x29c>
   15ebe:	464c      	mov	r4, r9
   15ec0:	f7ff ba79 	b.w	153b6 <_svfprintf_r+0x1e6>
   15ec4:	9809      	ldr	r0, [sp, #36]	; 0x24
   15ec6:	4659      	mov	r1, fp
   15ec8:	aa37      	add	r2, sp, #220	; 0xdc
   15eca:	f7ff f8f3 	bl	150b4 <__sprint_r>
   15ece:	2800      	cmp	r0, #0
   15ed0:	f47f aacc 	bne.w	1546c <_svfprintf_r+0x29c>
   15ed4:	464c      	mov	r4, r9
   15ed6:	f7ff ba60 	b.w	1539a <_svfprintf_r+0x1ca>
   15eda:	2830      	cmp	r0, #48	; 0x30
   15edc:	f000 8296 	beq.w	1640c <_svfprintf_r+0x123c>
   15ee0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15ee2:	2330      	movs	r3, #48	; 0x30
   15ee4:	f802 3d01 	strb.w	r3, [r2, #-1]!
   15ee8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15eea:	9211      	str	r2, [sp, #68]	; 0x44
   15eec:	1a9b      	subs	r3, r3, r2
   15eee:	930e      	str	r3, [sp, #56]	; 0x38
   15ef0:	f7ff bb1b 	b.w	1552a <_svfprintf_r+0x35a>
   15ef4:	9809      	ldr	r0, [sp, #36]	; 0x24
   15ef6:	4659      	mov	r1, fp
   15ef8:	aa37      	add	r2, sp, #220	; 0xdc
   15efa:	f7ff f8db 	bl	150b4 <__sprint_r>
   15efe:	2800      	cmp	r0, #0
   15f00:	f47f aab4 	bne.w	1546c <_svfprintf_r+0x29c>
   15f04:	464c      	mov	r4, r9
   15f06:	f7ff bb87 	b.w	15618 <_svfprintf_r+0x448>
   15f0a:	605e      	str	r6, [r3, #4]
   15f0c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15f0e:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15f10:	3201      	adds	r2, #1
   15f12:	601f      	str	r7, [r3, #0]
   15f14:	1989      	adds	r1, r1, r6
   15f16:	2a07      	cmp	r2, #7
   15f18:	9139      	str	r1, [sp, #228]	; 0xe4
   15f1a:	9238      	str	r2, [sp, #224]	; 0xe0
   15f1c:	f73f abc1 	bgt.w	156a2 <_svfprintf_r+0x4d2>
   15f20:	3308      	adds	r3, #8
   15f22:	f7ff ba71 	b.w	15408 <_svfprintf_r+0x238>
   15f26:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f28:	462b      	mov	r3, r5
   15f2a:	782a      	ldrb	r2, [r5, #0]
   15f2c:	910a      	str	r1, [sp, #40]	; 0x28
   15f2e:	f7ff b9b8 	b.w	152a2 <_svfprintf_r+0xd2>
   15f32:	f01a 0f10 	tst.w	sl, #16
   15f36:	f000 81cd 	beq.w	162d4 <_svfprintf_r+0x1104>
   15f3a:	980a      	ldr	r0, [sp, #40]	; 0x28
   15f3c:	990d      	ldr	r1, [sp, #52]	; 0x34
   15f3e:	f100 0a04 	add.w	sl, r0, #4
   15f42:	6803      	ldr	r3, [r0, #0]
   15f44:	6019      	str	r1, [r3, #0]
   15f46:	f7ff b96d 	b.w	15224 <_svfprintf_r+0x54>
   15f4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   15f4c:	1dd3      	adds	r3, r2, #7
   15f4e:	f023 0307 	bic.w	r3, r3, #7
   15f52:	f103 0008 	add.w	r0, r3, #8
   15f56:	900a      	str	r0, [sp, #40]	; 0x28
   15f58:	685e      	ldr	r6, [r3, #4]
   15f5a:	681f      	ldr	r7, [r3, #0]
   15f5c:	9619      	str	r6, [sp, #100]	; 0x64
   15f5e:	9710      	str	r7, [sp, #64]	; 0x40
   15f60:	e43f      	b.n	157e2 <_svfprintf_r+0x612>
   15f62:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   15f66:	f000 81a9 	beq.w	162bc <_svfprintf_r+0x10ec>
   15f6a:	990a      	ldr	r1, [sp, #40]	; 0x28
   15f6c:	4613      	mov	r3, r2
   15f6e:	1d0a      	adds	r2, r1, #4
   15f70:	920a      	str	r2, [sp, #40]	; 0x28
   15f72:	880e      	ldrh	r6, [r1, #0]
   15f74:	1e32      	subs	r2, r6, #0
   15f76:	bf18      	it	ne
   15f78:	2201      	movne	r2, #1
   15f7a:	4636      	mov	r6, r6
   15f7c:	f04f 0700 	mov.w	r7, #0
   15f80:	f7ff ba9e 	b.w	154c0 <_svfprintf_r+0x2f0>
   15f84:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15f86:	6063      	str	r3, [r4, #4]
   15f88:	9938      	ldr	r1, [sp, #224]	; 0xe0
   15f8a:	6022      	str	r2, [r4, #0]
   15f8c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15f8e:	3101      	adds	r1, #1
   15f90:	9138      	str	r1, [sp, #224]	; 0xe0
   15f92:	18d3      	adds	r3, r2, r3
   15f94:	2907      	cmp	r1, #7
   15f96:	9339      	str	r3, [sp, #228]	; 0xe4
   15f98:	f300 8262 	bgt.w	16460 <_svfprintf_r+0x1290>
   15f9c:	3408      	adds	r4, #8
   15f9e:	2301      	movs	r3, #1
   15fa0:	9e42      	ldr	r6, [sp, #264]	; 0x108
   15fa2:	6063      	str	r3, [r4, #4]
   15fa4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   15fa6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   15fa8:	3301      	adds	r3, #1
   15faa:	981b      	ldr	r0, [sp, #108]	; 0x6c
   15fac:	3201      	adds	r2, #1
   15fae:	2b07      	cmp	r3, #7
   15fb0:	9338      	str	r3, [sp, #224]	; 0xe0
   15fb2:	bfd8      	it	le
   15fb4:	f104 0308 	addle.w	r3, r4, #8
   15fb8:	6020      	str	r0, [r4, #0]
   15fba:	9239      	str	r2, [sp, #228]	; 0xe4
   15fbc:	f300 8246 	bgt.w	1644c <_svfprintf_r+0x127c>
   15fc0:	9a42      	ldr	r2, [sp, #264]	; 0x108
   15fc2:	9911      	ldr	r1, [sp, #68]	; 0x44
   15fc4:	9818      	ldr	r0, [sp, #96]	; 0x60
   15fc6:	198e      	adds	r6, r1, r6
   15fc8:	601e      	str	r6, [r3, #0]
   15fca:	1a81      	subs	r1, r0, r2
   15fcc:	6059      	str	r1, [r3, #4]
   15fce:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15fd0:	1a8a      	subs	r2, r1, r2
   15fd2:	9938      	ldr	r1, [sp, #224]	; 0xe0
   15fd4:	1812      	adds	r2, r2, r0
   15fd6:	9239      	str	r2, [sp, #228]	; 0xe4
   15fd8:	3101      	adds	r1, #1
   15fda:	9138      	str	r1, [sp, #224]	; 0xe0
   15fdc:	2907      	cmp	r1, #7
   15fde:	f73f ab60 	bgt.w	156a2 <_svfprintf_r+0x4d2>
   15fe2:	3308      	adds	r3, #8
   15fe4:	f7ff ba10 	b.w	15408 <_svfprintf_r+0x238>
   15fe8:	4655      	mov	r5, sl
   15fea:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   15fee:	605c      	str	r4, [r3, #4]
   15ff0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   15ff2:	9939      	ldr	r1, [sp, #228]	; 0xe4
   15ff4:	3201      	adds	r2, #1
   15ff6:	601f      	str	r7, [r3, #0]
   15ff8:	1909      	adds	r1, r1, r4
   15ffa:	2a07      	cmp	r2, #7
   15ffc:	9139      	str	r1, [sp, #228]	; 0xe4
   15ffe:	9238      	str	r2, [sp, #224]	; 0xe0
   16000:	f300 827f 	bgt.w	16502 <_svfprintf_r+0x1332>
   16004:	3308      	adds	r3, #8
   16006:	f01a 0f01 	tst.w	sl, #1
   1600a:	f43f a9fd 	beq.w	15408 <_svfprintf_r+0x238>
   1600e:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16010:	2201      	movs	r2, #1
   16012:	605a      	str	r2, [r3, #4]
   16014:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16016:	6019      	str	r1, [r3, #0]
   16018:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1601a:	3201      	adds	r2, #1
   1601c:	9238      	str	r2, [sp, #224]	; 0xe0
   1601e:	3101      	adds	r1, #1
   16020:	2a07      	cmp	r2, #7
   16022:	9139      	str	r1, [sp, #228]	; 0xe4
   16024:	f73f ab3d 	bgt.w	156a2 <_svfprintf_r+0x4d2>
   16028:	3308      	adds	r3, #8
   1602a:	f7ff b9ed 	b.w	15408 <_svfprintf_r+0x238>
   1602e:	232d      	movs	r3, #45	; 0x2d
   16030:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16034:	f7ff bbe8 	b.w	15808 <_svfprintf_r+0x638>
   16038:	9809      	ldr	r0, [sp, #36]	; 0x24
   1603a:	4659      	mov	r1, fp
   1603c:	aa37      	add	r2, sp, #220	; 0xdc
   1603e:	f7ff f839 	bl	150b4 <__sprint_r>
   16042:	2800      	cmp	r0, #0
   16044:	f47f aa12 	bne.w	1546c <_svfprintf_r+0x29c>
   16048:	464b      	mov	r3, r9
   1604a:	e556      	b.n	15afa <_svfprintf_r+0x92a>
   1604c:	00023de0 	.word	0x00023de0
   16050:	2301      	movs	r3, #1
   16052:	6063      	str	r3, [r4, #4]
   16054:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16056:	f643 6330 	movw	r3, #15920	; 0x3e30
   1605a:	f2c0 0302 	movt	r3, #2
   1605e:	6023      	str	r3, [r4, #0]
   16060:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16062:	3201      	adds	r2, #1
   16064:	9238      	str	r2, [sp, #224]	; 0xe0
   16066:	3301      	adds	r3, #1
   16068:	2a07      	cmp	r2, #7
   1606a:	9339      	str	r3, [sp, #228]	; 0xe4
   1606c:	bfd8      	it	le
   1606e:	f104 0308 	addle.w	r3, r4, #8
   16072:	f300 8173 	bgt.w	1635c <_svfprintf_r+0x118c>
   16076:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16078:	b92a      	cbnz	r2, 16086 <_svfprintf_r+0xeb6>
   1607a:	9818      	ldr	r0, [sp, #96]	; 0x60
   1607c:	b918      	cbnz	r0, 16086 <_svfprintf_r+0xeb6>
   1607e:	f01a 0f01 	tst.w	sl, #1
   16082:	f43f a9c1 	beq.w	15408 <_svfprintf_r+0x238>
   16086:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16088:	2201      	movs	r2, #1
   1608a:	605a      	str	r2, [r3, #4]
   1608c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1608e:	6019      	str	r1, [r3, #0]
   16090:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16092:	3201      	adds	r2, #1
   16094:	9238      	str	r2, [sp, #224]	; 0xe0
   16096:	3101      	adds	r1, #1
   16098:	2a07      	cmp	r2, #7
   1609a:	9139      	str	r1, [sp, #228]	; 0xe4
   1609c:	f300 8168 	bgt.w	16370 <_svfprintf_r+0x11a0>
   160a0:	3308      	adds	r3, #8
   160a2:	9c42      	ldr	r4, [sp, #264]	; 0x108
   160a4:	4264      	negs	r4, r4
   160a6:	2c00      	cmp	r4, #0
   160a8:	f340 8187 	ble.w	163ba <_svfprintf_r+0x11ea>
   160ac:	2c10      	cmp	r4, #16
   160ae:	4f9e      	ldr	r7, [pc, #632]	; (16328 <_svfprintf_r+0x1158>)
   160b0:	f340 81a0 	ble.w	163f4 <_svfprintf_r+0x1224>
   160b4:	2610      	movs	r6, #16
   160b6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   160ba:	e003      	b.n	160c4 <_svfprintf_r+0xef4>
   160bc:	3c10      	subs	r4, #16
   160be:	2c10      	cmp	r4, #16
   160c0:	f340 8198 	ble.w	163f4 <_svfprintf_r+0x1224>
   160c4:	605e      	str	r6, [r3, #4]
   160c6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   160c8:	9939      	ldr	r1, [sp, #228]	; 0xe4
   160ca:	3201      	adds	r2, #1
   160cc:	601f      	str	r7, [r3, #0]
   160ce:	3110      	adds	r1, #16
   160d0:	2a07      	cmp	r2, #7
   160d2:	9139      	str	r1, [sp, #228]	; 0xe4
   160d4:	f103 0308 	add.w	r3, r3, #8
   160d8:	9238      	str	r2, [sp, #224]	; 0xe0
   160da:	ddef      	ble.n	160bc <_svfprintf_r+0xeec>
   160dc:	9809      	ldr	r0, [sp, #36]	; 0x24
   160de:	4659      	mov	r1, fp
   160e0:	4642      	mov	r2, r8
   160e2:	f7fe ffe7 	bl	150b4 <__sprint_r>
   160e6:	464b      	mov	r3, r9
   160e8:	2800      	cmp	r0, #0
   160ea:	d0e7      	beq.n	160bc <_svfprintf_r+0xeec>
   160ec:	f7ff b9be 	b.w	1546c <_svfprintf_r+0x29c>
   160f0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   160f2:	465e      	mov	r6, fp
   160f4:	2b00      	cmp	r3, #0
   160f6:	f43f a9ba 	beq.w	1546e <_svfprintf_r+0x29e>
   160fa:	9809      	ldr	r0, [sp, #36]	; 0x24
   160fc:	4659      	mov	r1, fp
   160fe:	aa37      	add	r2, sp, #220	; 0xdc
   16100:	f7fe ffd8 	bl	150b4 <__sprint_r>
   16104:	f7ff b9b3 	b.w	1546e <_svfprintf_r+0x29e>
   16108:	990a      	ldr	r1, [sp, #40]	; 0x28
   1610a:	f04a 0a20 	orr.w	sl, sl, #32
   1610e:	786a      	ldrb	r2, [r5, #1]
   16110:	1c6b      	adds	r3, r5, #1
   16112:	910a      	str	r1, [sp, #40]	; 0x28
   16114:	f7ff b8c5 	b.w	152a2 <_svfprintf_r+0xd2>
   16118:	4638      	mov	r0, r7
   1611a:	4631      	mov	r1, r6
   1611c:	9308      	str	r3, [sp, #32]
   1611e:	f003 f973 	bl	19408 <__isnand>
   16122:	9b08      	ldr	r3, [sp, #32]
   16124:	2800      	cmp	r0, #0
   16126:	f040 8101 	bne.w	1632c <_svfprintf_r+0x115c>
   1612a:	f1b8 3fff 	cmp.w	r8, #4294967295
   1612e:	bf08      	it	eq
   16130:	f108 0807 	addeq.w	r8, r8, #7
   16134:	d00e      	beq.n	16154 <_svfprintf_r+0xf84>
   16136:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16138:	2a67      	cmp	r2, #103	; 0x67
   1613a:	bf14      	ite	ne
   1613c:	2300      	movne	r3, #0
   1613e:	2301      	moveq	r3, #1
   16140:	2a47      	cmp	r2, #71	; 0x47
   16142:	bf08      	it	eq
   16144:	f043 0301 	orreq.w	r3, r3, #1
   16148:	b123      	cbz	r3, 16154 <_svfprintf_r+0xf84>
   1614a:	f1b8 0f00 	cmp.w	r8, #0
   1614e:	bf08      	it	eq
   16150:	f04f 0801 	moveq.w	r8, #1
   16154:	4633      	mov	r3, r6
   16156:	463a      	mov	r2, r7
   16158:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   1615c:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   16160:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   16162:	2b00      	cmp	r3, #0
   16164:	f2c0 820a 	blt.w	1657c <_svfprintf_r+0x13ac>
   16168:	2300      	movs	r3, #0
   1616a:	9315      	str	r3, [sp, #84]	; 0x54
   1616c:	9914      	ldr	r1, [sp, #80]	; 0x50
   1616e:	2966      	cmp	r1, #102	; 0x66
   16170:	bf14      	ite	ne
   16172:	2300      	movne	r3, #0
   16174:	2301      	moveq	r3, #1
   16176:	2946      	cmp	r1, #70	; 0x46
   16178:	bf08      	it	eq
   1617a:	f043 0301 	orreq.w	r3, r3, #1
   1617e:	9312      	str	r3, [sp, #72]	; 0x48
   16180:	2b00      	cmp	r3, #0
   16182:	f000 818a 	beq.w	1649a <_svfprintf_r+0x12ca>
   16186:	2303      	movs	r3, #3
   16188:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   1618c:	990b      	ldr	r1, [sp, #44]	; 0x2c
   1618e:	970e      	str	r7, [sp, #56]	; 0x38
   16190:	960f      	str	r6, [sp, #60]	; 0x3c
   16192:	9300      	str	r3, [sp, #0]
   16194:	9809      	ldr	r0, [sp, #36]	; 0x24
   16196:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1619a:	9101      	str	r1, [sp, #4]
   1619c:	a942      	add	r1, sp, #264	; 0x108
   1619e:	9102      	str	r1, [sp, #8]
   161a0:	a941      	add	r1, sp, #260	; 0x104
   161a2:	9103      	str	r1, [sp, #12]
   161a4:	a940      	add	r1, sp, #256	; 0x100
   161a6:	9104      	str	r1, [sp, #16]
   161a8:	f000 faea 	bl	16780 <_dtoa_r>
   161ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
   161ae:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   161b2:	bf18      	it	ne
   161b4:	2301      	movne	r3, #1
   161b6:	2a47      	cmp	r2, #71	; 0x47
   161b8:	bf0c      	ite	eq
   161ba:	2300      	moveq	r3, #0
   161bc:	f003 0301 	andne.w	r3, r3, #1
   161c0:	9011      	str	r0, [sp, #68]	; 0x44
   161c2:	b92b      	cbnz	r3, 161d0 <_svfprintf_r+0x1000>
   161c4:	f01a 0f01 	tst.w	sl, #1
   161c8:	bf08      	it	eq
   161ca:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   161ce:	d01a      	beq.n	16206 <_svfprintf_r+0x1036>
   161d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
   161d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
   161d4:	9912      	ldr	r1, [sp, #72]	; 0x48
   161d6:	eb03 0c00 	add.w	ip, r3, r0
   161da:	b129      	cbz	r1, 161e8 <_svfprintf_r+0x1018>
   161dc:	781b      	ldrb	r3, [r3, #0]
   161de:	2b30      	cmp	r3, #48	; 0x30
   161e0:	f000 80d0 	beq.w	16384 <_svfprintf_r+0x11b4>
   161e4:	9b42      	ldr	r3, [sp, #264]	; 0x108
   161e6:	449c      	add	ip, r3
   161e8:	4638      	mov	r0, r7
   161ea:	2200      	movs	r2, #0
   161ec:	2300      	movs	r3, #0
   161ee:	4631      	mov	r1, r6
   161f0:	f8cd c020 	str.w	ip, [sp, #32]
   161f4:	f004 f82a 	bl	1a24c <__aeabi_dcmpeq>
   161f8:	f8dd c020 	ldr.w	ip, [sp, #32]
   161fc:	2800      	cmp	r0, #0
   161fe:	f000 8173 	beq.w	164e8 <_svfprintf_r+0x1318>
   16202:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   16206:	9814      	ldr	r0, [sp, #80]	; 0x50
   16208:	9911      	ldr	r1, [sp, #68]	; 0x44
   1620a:	2867      	cmp	r0, #103	; 0x67
   1620c:	bf14      	ite	ne
   1620e:	2300      	movne	r3, #0
   16210:	2301      	moveq	r3, #1
   16212:	2847      	cmp	r0, #71	; 0x47
   16214:	bf08      	it	eq
   16216:	f043 0301 	orreq.w	r3, r3, #1
   1621a:	ebc1 010c 	rsb	r1, r1, ip
   1621e:	9118      	str	r1, [sp, #96]	; 0x60
   16220:	2b00      	cmp	r3, #0
   16222:	f000 814a 	beq.w	164ba <_svfprintf_r+0x12ea>
   16226:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16228:	f112 0f03 	cmn.w	r2, #3
   1622c:	920e      	str	r2, [sp, #56]	; 0x38
   1622e:	db02      	blt.n	16236 <_svfprintf_r+0x1066>
   16230:	4590      	cmp	r8, r2
   16232:	f280 814b 	bge.w	164cc <_svfprintf_r+0x12fc>
   16236:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16238:	3b02      	subs	r3, #2
   1623a:	9314      	str	r3, [sp, #80]	; 0x50
   1623c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1623e:	9814      	ldr	r0, [sp, #80]	; 0x50
   16240:	1e53      	subs	r3, r2, #1
   16242:	9342      	str	r3, [sp, #264]	; 0x108
   16244:	2b00      	cmp	r3, #0
   16246:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   1624a:	f2c0 81d1 	blt.w	165f0 <_svfprintf_r+0x1420>
   1624e:	222b      	movs	r2, #43	; 0x2b
   16250:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   16254:	2b09      	cmp	r3, #9
   16256:	f300 8162 	bgt.w	1651e <_svfprintf_r+0x134e>
   1625a:	a93f      	add	r1, sp, #252	; 0xfc
   1625c:	3330      	adds	r3, #48	; 0x30
   1625e:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   16262:	2330      	movs	r3, #48	; 0x30
   16264:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   16268:	ab3e      	add	r3, sp, #248	; 0xf8
   1626a:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1626c:	1acb      	subs	r3, r1, r3
   1626e:	9918      	ldr	r1, [sp, #96]	; 0x60
   16270:	931a      	str	r3, [sp, #104]	; 0x68
   16272:	1859      	adds	r1, r3, r1
   16274:	2a01      	cmp	r2, #1
   16276:	910e      	str	r1, [sp, #56]	; 0x38
   16278:	f340 81cc 	ble.w	16614 <_svfprintf_r+0x1444>
   1627c:	980e      	ldr	r0, [sp, #56]	; 0x38
   1627e:	3001      	adds	r0, #1
   16280:	900e      	str	r0, [sp, #56]	; 0x38
   16282:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   16286:	910b      	str	r1, [sp, #44]	; 0x2c
   16288:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1628a:	2b00      	cmp	r3, #0
   1628c:	f000 80fd 	beq.w	1648a <_svfprintf_r+0x12ba>
   16290:	232d      	movs	r3, #45	; 0x2d
   16292:	2000      	movs	r0, #0
   16294:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16298:	9015      	str	r0, [sp, #84]	; 0x54
   1629a:	f7ff b950 	b.w	1553e <_svfprintf_r+0x36e>
   1629e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   162a0:	425b      	negs	r3, r3
   162a2:	930c      	str	r3, [sp, #48]	; 0x30
   162a4:	f7ff bace 	b.w	15844 <_svfprintf_r+0x674>
   162a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   162aa:	2000      	movs	r0, #0
   162ac:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   162b0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   162b4:	9015      	str	r0, [sp, #84]	; 0x54
   162b6:	920b      	str	r2, [sp, #44]	; 0x2c
   162b8:	f7ff b940 	b.w	1553c <_svfprintf_r+0x36c>
   162bc:	980a      	ldr	r0, [sp, #40]	; 0x28
   162be:	1d01      	adds	r1, r0, #4
   162c0:	910a      	str	r1, [sp, #40]	; 0x28
   162c2:	6806      	ldr	r6, [r0, #0]
   162c4:	1e32      	subs	r2, r6, #0
   162c6:	bf18      	it	ne
   162c8:	2201      	movne	r2, #1
   162ca:	4636      	mov	r6, r6
   162cc:	f04f 0700 	mov.w	r7, #0
   162d0:	f7ff b8f6 	b.w	154c0 <_svfprintf_r+0x2f0>
   162d4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   162d8:	bf17      	itett	ne
   162da:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   162dc:	990a      	ldreq	r1, [sp, #40]	; 0x28
   162de:	980d      	ldrne	r0, [sp, #52]	; 0x34
   162e0:	f102 0a04 	addne.w	sl, r2, #4
   162e4:	bf11      	iteee	ne
   162e6:	6813      	ldrne	r3, [r2, #0]
   162e8:	f101 0a04 	addeq.w	sl, r1, #4
   162ec:	680b      	ldreq	r3, [r1, #0]
   162ee:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   162f0:	bf14      	ite	ne
   162f2:	8018      	strhne	r0, [r3, #0]
   162f4:	601a      	streq	r2, [r3, #0]
   162f6:	f7fe bf95 	b.w	15224 <_svfprintf_r+0x54>
   162fa:	9809      	ldr	r0, [sp, #36]	; 0x24
   162fc:	4659      	mov	r1, fp
   162fe:	aa37      	add	r2, sp, #220	; 0xdc
   16300:	f7fe fed8 	bl	150b4 <__sprint_r>
   16304:	2800      	cmp	r0, #0
   16306:	f47f a8b1 	bne.w	1546c <_svfprintf_r+0x29c>
   1630a:	464b      	mov	r3, r9
   1630c:	e40b      	b.n	15b26 <_svfprintf_r+0x956>
   1630e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16310:	2140      	movs	r1, #64	; 0x40
   16312:	f001 fe43 	bl	17f9c <_malloc_r>
   16316:	6030      	str	r0, [r6, #0]
   16318:	6130      	str	r0, [r6, #16]
   1631a:	2800      	cmp	r0, #0
   1631c:	f000 818d 	beq.w	1663a <_svfprintf_r+0x146a>
   16320:	2340      	movs	r3, #64	; 0x40
   16322:	6173      	str	r3, [r6, #20]
   16324:	f7fe bf67 	b.w	151f6 <_svfprintf_r+0x26>
   16328:	00023de0 	.word	0x00023de0
   1632c:	2003      	movs	r0, #3
   1632e:	f643 6210 	movw	r2, #15888	; 0x3e10
   16332:	f643 610c 	movw	r1, #15884	; 0x3e0c
   16336:	900b      	str	r0, [sp, #44]	; 0x2c
   16338:	9814      	ldr	r0, [sp, #80]	; 0x50
   1633a:	f2c0 0102 	movt	r1, #2
   1633e:	f2c0 0202 	movt	r2, #2
   16342:	9315      	str	r3, [sp, #84]	; 0x54
   16344:	2847      	cmp	r0, #71	; 0x47
   16346:	bfd8      	it	le
   16348:	460a      	movle	r2, r1
   1634a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   1634e:	2103      	movs	r1, #3
   16350:	9211      	str	r2, [sp, #68]	; 0x44
   16352:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16356:	910e      	str	r1, [sp, #56]	; 0x38
   16358:	f7ff b8f0 	b.w	1553c <_svfprintf_r+0x36c>
   1635c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1635e:	4659      	mov	r1, fp
   16360:	aa37      	add	r2, sp, #220	; 0xdc
   16362:	f7fe fea7 	bl	150b4 <__sprint_r>
   16366:	2800      	cmp	r0, #0
   16368:	f47f a880 	bne.w	1546c <_svfprintf_r+0x29c>
   1636c:	464b      	mov	r3, r9
   1636e:	e682      	b.n	16076 <_svfprintf_r+0xea6>
   16370:	9809      	ldr	r0, [sp, #36]	; 0x24
   16372:	4659      	mov	r1, fp
   16374:	aa37      	add	r2, sp, #220	; 0xdc
   16376:	f7fe fe9d 	bl	150b4 <__sprint_r>
   1637a:	2800      	cmp	r0, #0
   1637c:	f47f a876 	bne.w	1546c <_svfprintf_r+0x29c>
   16380:	464b      	mov	r3, r9
   16382:	e68e      	b.n	160a2 <_svfprintf_r+0xed2>
   16384:	4638      	mov	r0, r7
   16386:	2200      	movs	r2, #0
   16388:	2300      	movs	r3, #0
   1638a:	4631      	mov	r1, r6
   1638c:	f8cd c020 	str.w	ip, [sp, #32]
   16390:	f003 ff5c 	bl	1a24c <__aeabi_dcmpeq>
   16394:	f8dd c020 	ldr.w	ip, [sp, #32]
   16398:	2800      	cmp	r0, #0
   1639a:	f47f af23 	bne.w	161e4 <_svfprintf_r+0x1014>
   1639e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   163a0:	f1c2 0301 	rsb	r3, r2, #1
   163a4:	9342      	str	r3, [sp, #264]	; 0x108
   163a6:	e71e      	b.n	161e6 <_svfprintf_r+0x1016>
   163a8:	9809      	ldr	r0, [sp, #36]	; 0x24
   163aa:	4659      	mov	r1, fp
   163ac:	aa37      	add	r2, sp, #220	; 0xdc
   163ae:	f7fe fe81 	bl	150b4 <__sprint_r>
   163b2:	2800      	cmp	r0, #0
   163b4:	f47f a85a 	bne.w	1546c <_svfprintf_r+0x29c>
   163b8:	464b      	mov	r3, r9
   163ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
   163bc:	9811      	ldr	r0, [sp, #68]	; 0x44
   163be:	605a      	str	r2, [r3, #4]
   163c0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   163c2:	9939      	ldr	r1, [sp, #228]	; 0xe4
   163c4:	6018      	str	r0, [r3, #0]
   163c6:	3201      	adds	r2, #1
   163c8:	9818      	ldr	r0, [sp, #96]	; 0x60
   163ca:	9238      	str	r2, [sp, #224]	; 0xe0
   163cc:	1809      	adds	r1, r1, r0
   163ce:	2a07      	cmp	r2, #7
   163d0:	9139      	str	r1, [sp, #228]	; 0xe4
   163d2:	f73f a966 	bgt.w	156a2 <_svfprintf_r+0x4d2>
   163d6:	3308      	adds	r3, #8
   163d8:	f7ff b816 	b.w	15408 <_svfprintf_r+0x238>
   163dc:	2100      	movs	r1, #0
   163de:	9115      	str	r1, [sp, #84]	; 0x54
   163e0:	f7fe faee 	bl	149c0 <strlen>
   163e4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   163e8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   163ec:	900e      	str	r0, [sp, #56]	; 0x38
   163ee:	920b      	str	r2, [sp, #44]	; 0x2c
   163f0:	f7ff b8a4 	b.w	1553c <_svfprintf_r+0x36c>
   163f4:	605c      	str	r4, [r3, #4]
   163f6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   163f8:	601f      	str	r7, [r3, #0]
   163fa:	1c51      	adds	r1, r2, #1
   163fc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   163fe:	9138      	str	r1, [sp, #224]	; 0xe0
   16400:	1912      	adds	r2, r2, r4
   16402:	2907      	cmp	r1, #7
   16404:	9239      	str	r2, [sp, #228]	; 0xe4
   16406:	dccf      	bgt.n	163a8 <_svfprintf_r+0x11d8>
   16408:	3308      	adds	r3, #8
   1640a:	e7d6      	b.n	163ba <_svfprintf_r+0x11ea>
   1640c:	9916      	ldr	r1, [sp, #88]	; 0x58
   1640e:	9811      	ldr	r0, [sp, #68]	; 0x44
   16410:	1a08      	subs	r0, r1, r0
   16412:	900e      	str	r0, [sp, #56]	; 0x38
   16414:	f7ff b889 	b.w	1552a <_svfprintf_r+0x35a>
   16418:	f1b8 0f06 	cmp.w	r8, #6
   1641c:	bf34      	ite	cc
   1641e:	4641      	movcc	r1, r8
   16420:	2106      	movcs	r1, #6
   16422:	f643 6228 	movw	r2, #15912	; 0x3e28
   16426:	f2c0 0202 	movt	r2, #2
   1642a:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   1642e:	910e      	str	r1, [sp, #56]	; 0x38
   16430:	9211      	str	r2, [sp, #68]	; 0x44
   16432:	930b      	str	r3, [sp, #44]	; 0x2c
   16434:	f7ff b963 	b.w	156fe <_svfprintf_r+0x52e>
   16438:	9809      	ldr	r0, [sp, #36]	; 0x24
   1643a:	4659      	mov	r1, fp
   1643c:	aa37      	add	r2, sp, #220	; 0xdc
   1643e:	f7fe fe39 	bl	150b4 <__sprint_r>
   16442:	2800      	cmp	r0, #0
   16444:	f47f a812 	bne.w	1546c <_svfprintf_r+0x29c>
   16448:	464b      	mov	r3, r9
   1644a:	e43b      	b.n	15cc4 <_svfprintf_r+0xaf4>
   1644c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1644e:	4659      	mov	r1, fp
   16450:	aa37      	add	r2, sp, #220	; 0xdc
   16452:	f7fe fe2f 	bl	150b4 <__sprint_r>
   16456:	2800      	cmp	r0, #0
   16458:	f47f a808 	bne.w	1546c <_svfprintf_r+0x29c>
   1645c:	464b      	mov	r3, r9
   1645e:	e5af      	b.n	15fc0 <_svfprintf_r+0xdf0>
   16460:	9809      	ldr	r0, [sp, #36]	; 0x24
   16462:	4659      	mov	r1, fp
   16464:	aa37      	add	r2, sp, #220	; 0xdc
   16466:	f7fe fe25 	bl	150b4 <__sprint_r>
   1646a:	2800      	cmp	r0, #0
   1646c:	f47e affe 	bne.w	1546c <_svfprintf_r+0x29c>
   16470:	464c      	mov	r4, r9
   16472:	e594      	b.n	15f9e <_svfprintf_r+0xdce>
   16474:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   16478:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   1647c:	9015      	str	r0, [sp, #84]	; 0x54
   1647e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   16482:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16486:	f7ff b859 	b.w	1553c <_svfprintf_r+0x36c>
   1648a:	980e      	ldr	r0, [sp, #56]	; 0x38
   1648c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16490:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   16494:	900b      	str	r0, [sp, #44]	; 0x2c
   16496:	f7ff b851 	b.w	1553c <_svfprintf_r+0x36c>
   1649a:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1649c:	2a65      	cmp	r2, #101	; 0x65
   1649e:	bf14      	ite	ne
   164a0:	2300      	movne	r3, #0
   164a2:	2301      	moveq	r3, #1
   164a4:	2a45      	cmp	r2, #69	; 0x45
   164a6:	bf08      	it	eq
   164a8:	f043 0301 	orreq.w	r3, r3, #1
   164ac:	2b00      	cmp	r3, #0
   164ae:	d032      	beq.n	16516 <_svfprintf_r+0x1346>
   164b0:	f108 0301 	add.w	r3, r8, #1
   164b4:	930b      	str	r3, [sp, #44]	; 0x2c
   164b6:	2302      	movs	r3, #2
   164b8:	e668      	b.n	1618c <_svfprintf_r+0xfbc>
   164ba:	9814      	ldr	r0, [sp, #80]	; 0x50
   164bc:	2865      	cmp	r0, #101	; 0x65
   164be:	dd62      	ble.n	16586 <_svfprintf_r+0x13b6>
   164c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   164c2:	2a66      	cmp	r2, #102	; 0x66
   164c4:	bf1c      	itt	ne
   164c6:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   164c8:	930e      	strne	r3, [sp, #56]	; 0x38
   164ca:	d06f      	beq.n	165ac <_svfprintf_r+0x13dc>
   164cc:	9a18      	ldr	r2, [sp, #96]	; 0x60
   164ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   164d0:	429a      	cmp	r2, r3
   164d2:	dc5b      	bgt.n	1658c <_svfprintf_r+0x13bc>
   164d4:	f01a 0f01 	tst.w	sl, #1
   164d8:	f040 8081 	bne.w	165de <_svfprintf_r+0x140e>
   164dc:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   164e0:	2167      	movs	r1, #103	; 0x67
   164e2:	900b      	str	r0, [sp, #44]	; 0x2c
   164e4:	9114      	str	r1, [sp, #80]	; 0x50
   164e6:	e6cf      	b.n	16288 <_svfprintf_r+0x10b8>
   164e8:	9b40      	ldr	r3, [sp, #256]	; 0x100
   164ea:	459c      	cmp	ip, r3
   164ec:	bf98      	it	ls
   164ee:	469c      	movls	ip, r3
   164f0:	f67f ae89 	bls.w	16206 <_svfprintf_r+0x1036>
   164f4:	2230      	movs	r2, #48	; 0x30
   164f6:	f803 2b01 	strb.w	r2, [r3], #1
   164fa:	459c      	cmp	ip, r3
   164fc:	9340      	str	r3, [sp, #256]	; 0x100
   164fe:	d8fa      	bhi.n	164f6 <_svfprintf_r+0x1326>
   16500:	e681      	b.n	16206 <_svfprintf_r+0x1036>
   16502:	9809      	ldr	r0, [sp, #36]	; 0x24
   16504:	4659      	mov	r1, fp
   16506:	aa37      	add	r2, sp, #220	; 0xdc
   16508:	f7fe fdd4 	bl	150b4 <__sprint_r>
   1650c:	2800      	cmp	r0, #0
   1650e:	f47e afad 	bne.w	1546c <_svfprintf_r+0x29c>
   16512:	464b      	mov	r3, r9
   16514:	e577      	b.n	16006 <_svfprintf_r+0xe36>
   16516:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   1651a:	3302      	adds	r3, #2
   1651c:	e636      	b.n	1618c <_svfprintf_r+0xfbc>
   1651e:	f246 6c67 	movw	ip, #26215	; 0x6667
   16522:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   16526:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   1652a:	fb8c 2103 	smull	r2, r1, ip, r3
   1652e:	17da      	asrs	r2, r3, #31
   16530:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   16534:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   16538:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   1653c:	4613      	mov	r3, r2
   1653e:	3130      	adds	r1, #48	; 0x30
   16540:	2a09      	cmp	r2, #9
   16542:	f800 1d01 	strb.w	r1, [r0, #-1]!
   16546:	dcf0      	bgt.n	1652a <_svfprintf_r+0x135a>
   16548:	3330      	adds	r3, #48	; 0x30
   1654a:	1e42      	subs	r2, r0, #1
   1654c:	b2d9      	uxtb	r1, r3
   1654e:	f800 1c01 	strb.w	r1, [r0, #-1]
   16552:	9b07      	ldr	r3, [sp, #28]
   16554:	4293      	cmp	r3, r2
   16556:	bf98      	it	ls
   16558:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   1655c:	f67f ae84 	bls.w	16268 <_svfprintf_r+0x1098>
   16560:	4602      	mov	r2, r0
   16562:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   16566:	e001      	b.n	1656c <_svfprintf_r+0x139c>
   16568:	f812 1b01 	ldrb.w	r1, [r2], #1
   1656c:	f803 1c01 	strb.w	r1, [r3, #-1]
   16570:	4619      	mov	r1, r3
   16572:	9807      	ldr	r0, [sp, #28]
   16574:	3301      	adds	r3, #1
   16576:	4290      	cmp	r0, r2
   16578:	d8f6      	bhi.n	16568 <_svfprintf_r+0x1398>
   1657a:	e675      	b.n	16268 <_svfprintf_r+0x1098>
   1657c:	202d      	movs	r0, #45	; 0x2d
   1657e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   16582:	9015      	str	r0, [sp, #84]	; 0x54
   16584:	e5f2      	b.n	1616c <_svfprintf_r+0xf9c>
   16586:	9942      	ldr	r1, [sp, #264]	; 0x108
   16588:	910e      	str	r1, [sp, #56]	; 0x38
   1658a:	e657      	b.n	1623c <_svfprintf_r+0x106c>
   1658c:	990e      	ldr	r1, [sp, #56]	; 0x38
   1658e:	9818      	ldr	r0, [sp, #96]	; 0x60
   16590:	2900      	cmp	r1, #0
   16592:	bfda      	itte	le
   16594:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   16596:	f1c2 0302 	rsble	r3, r2, #2
   1659a:	2301      	movgt	r3, #1
   1659c:	181b      	adds	r3, r3, r0
   1659e:	2167      	movs	r1, #103	; 0x67
   165a0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   165a4:	930e      	str	r3, [sp, #56]	; 0x38
   165a6:	9114      	str	r1, [sp, #80]	; 0x50
   165a8:	920b      	str	r2, [sp, #44]	; 0x2c
   165aa:	e66d      	b.n	16288 <_svfprintf_r+0x10b8>
   165ac:	9842      	ldr	r0, [sp, #264]	; 0x108
   165ae:	2800      	cmp	r0, #0
   165b0:	900e      	str	r0, [sp, #56]	; 0x38
   165b2:	dd38      	ble.n	16626 <_svfprintf_r+0x1456>
   165b4:	f1b8 0f00 	cmp.w	r8, #0
   165b8:	d107      	bne.n	165ca <_svfprintf_r+0x13fa>
   165ba:	f01a 0f01 	tst.w	sl, #1
   165be:	bf04      	itt	eq
   165c0:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   165c4:	910b      	streq	r1, [sp, #44]	; 0x2c
   165c6:	f43f ae5f 	beq.w	16288 <_svfprintf_r+0x10b8>
   165ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   165cc:	2066      	movs	r0, #102	; 0x66
   165ce:	9014      	str	r0, [sp, #80]	; 0x50
   165d0:	1c53      	adds	r3, r2, #1
   165d2:	4443      	add	r3, r8
   165d4:	930e      	str	r3, [sp, #56]	; 0x38
   165d6:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   165da:	910b      	str	r1, [sp, #44]	; 0x2c
   165dc:	e654      	b.n	16288 <_svfprintf_r+0x10b8>
   165de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   165e0:	2367      	movs	r3, #103	; 0x67
   165e2:	9314      	str	r3, [sp, #80]	; 0x50
   165e4:	3201      	adds	r2, #1
   165e6:	920e      	str	r2, [sp, #56]	; 0x38
   165e8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   165ec:	900b      	str	r0, [sp, #44]	; 0x2c
   165ee:	e64b      	b.n	16288 <_svfprintf_r+0x10b8>
   165f0:	222d      	movs	r2, #45	; 0x2d
   165f2:	425b      	negs	r3, r3
   165f4:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   165f8:	e62c      	b.n	16254 <_svfprintf_r+0x1084>
   165fa:	990a      	ldr	r1, [sp, #40]	; 0x28
   165fc:	781a      	ldrb	r2, [r3, #0]
   165fe:	f8d1 8000 	ldr.w	r8, [r1]
   16602:	3104      	adds	r1, #4
   16604:	910a      	str	r1, [sp, #40]	; 0x28
   16606:	f1b8 0f00 	cmp.w	r8, #0
   1660a:	bfb8      	it	lt
   1660c:	f04f 38ff 	movlt.w	r8, #4294967295
   16610:	f7fe be47 	b.w	152a2 <_svfprintf_r+0xd2>
   16614:	f01a 0f01 	tst.w	sl, #1
   16618:	bf04      	itt	eq
   1661a:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   1661e:	930b      	streq	r3, [sp, #44]	; 0x2c
   16620:	f43f ae32 	beq.w	16288 <_svfprintf_r+0x10b8>
   16624:	e62a      	b.n	1627c <_svfprintf_r+0x10ac>
   16626:	f1b8 0f00 	cmp.w	r8, #0
   1662a:	d10e      	bne.n	1664a <_svfprintf_r+0x147a>
   1662c:	f01a 0f01 	tst.w	sl, #1
   16630:	d10b      	bne.n	1664a <_svfprintf_r+0x147a>
   16632:	2201      	movs	r2, #1
   16634:	920b      	str	r2, [sp, #44]	; 0x2c
   16636:	920e      	str	r2, [sp, #56]	; 0x38
   16638:	e626      	b.n	16288 <_svfprintf_r+0x10b8>
   1663a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1663c:	230c      	movs	r3, #12
   1663e:	f04f 31ff 	mov.w	r1, #4294967295
   16642:	910d      	str	r1, [sp, #52]	; 0x34
   16644:	6003      	str	r3, [r0, #0]
   16646:	f7fe bf1a 	b.w	1547e <_svfprintf_r+0x2ae>
   1664a:	f108 0302 	add.w	r3, r8, #2
   1664e:	2066      	movs	r0, #102	; 0x66
   16650:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   16654:	930e      	str	r3, [sp, #56]	; 0x38
   16656:	9014      	str	r0, [sp, #80]	; 0x50
   16658:	910b      	str	r1, [sp, #44]	; 0x2c
   1665a:	e615      	b.n	16288 <_svfprintf_r+0x10b8>
   1665c:	0000      	lsls	r0, r0, #0
	...

00016660 <quorem>:
   16660:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16664:	6903      	ldr	r3, [r0, #16]
   16666:	690e      	ldr	r6, [r1, #16]
   16668:	4682      	mov	sl, r0
   1666a:	4689      	mov	r9, r1
   1666c:	429e      	cmp	r6, r3
   1666e:	f300 8083 	bgt.w	16778 <quorem+0x118>
   16672:	1cf2      	adds	r2, r6, #3
   16674:	f101 0514 	add.w	r5, r1, #20
   16678:	f100 0414 	add.w	r4, r0, #20
   1667c:	3e01      	subs	r6, #1
   1667e:	0092      	lsls	r2, r2, #2
   16680:	188b      	adds	r3, r1, r2
   16682:	1812      	adds	r2, r2, r0
   16684:	f103 0804 	add.w	r8, r3, #4
   16688:	6859      	ldr	r1, [r3, #4]
   1668a:	6850      	ldr	r0, [r2, #4]
   1668c:	3101      	adds	r1, #1
   1668e:	f003 f87f 	bl	19790 <__aeabi_uidiv>
   16692:	4607      	mov	r7, r0
   16694:	2800      	cmp	r0, #0
   16696:	d039      	beq.n	1670c <quorem+0xac>
   16698:	2300      	movs	r3, #0
   1669a:	469c      	mov	ip, r3
   1669c:	461a      	mov	r2, r3
   1669e:	58e9      	ldr	r1, [r5, r3]
   166a0:	58e0      	ldr	r0, [r4, r3]
   166a2:	fa1f fe81 	uxth.w	lr, r1
   166a6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
   166aa:	b281      	uxth	r1, r0
   166ac:	fb0e ce07 	mla	lr, lr, r7, ip
   166b0:	1851      	adds	r1, r2, r1
   166b2:	fb0b fc07 	mul.w	ip, fp, r7
   166b6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
   166ba:	fa1f fe8e 	uxth.w	lr, lr
   166be:	ebce 0101 	rsb	r1, lr, r1
   166c2:	fa1f f28c 	uxth.w	r2, ip
   166c6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   166ca:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   166ce:	fa1f fe81 	uxth.w	lr, r1
   166d2:	eb02 4221 	add.w	r2, r2, r1, asr #16
   166d6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
   166da:	50e1      	str	r1, [r4, r3]
   166dc:	3304      	adds	r3, #4
   166de:	1412      	asrs	r2, r2, #16
   166e0:	1959      	adds	r1, r3, r5
   166e2:	4588      	cmp	r8, r1
   166e4:	d2db      	bcs.n	1669e <quorem+0x3e>
   166e6:	1d32      	adds	r2, r6, #4
   166e8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   166ec:	6859      	ldr	r1, [r3, #4]
   166ee:	b969      	cbnz	r1, 1670c <quorem+0xac>
   166f0:	429c      	cmp	r4, r3
   166f2:	d209      	bcs.n	16708 <quorem+0xa8>
   166f4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   166f8:	b112      	cbz	r2, 16700 <quorem+0xa0>
   166fa:	e005      	b.n	16708 <quorem+0xa8>
   166fc:	681a      	ldr	r2, [r3, #0]
   166fe:	b91a      	cbnz	r2, 16708 <quorem+0xa8>
   16700:	3b04      	subs	r3, #4
   16702:	3e01      	subs	r6, #1
   16704:	429c      	cmp	r4, r3
   16706:	d3f9      	bcc.n	166fc <quorem+0x9c>
   16708:	f8ca 6010 	str.w	r6, [sl, #16]
   1670c:	4649      	mov	r1, r9
   1670e:	4650      	mov	r0, sl
   16710:	f002 f834 	bl	1877c <__mcmp>
   16714:	2800      	cmp	r0, #0
   16716:	db2c      	blt.n	16772 <quorem+0x112>
   16718:	2300      	movs	r3, #0
   1671a:	3701      	adds	r7, #1
   1671c:	469c      	mov	ip, r3
   1671e:	58ea      	ldr	r2, [r5, r3]
   16720:	58e0      	ldr	r0, [r4, r3]
   16722:	b291      	uxth	r1, r2
   16724:	0c12      	lsrs	r2, r2, #16
   16726:	fa1f f980 	uxth.w	r9, r0
   1672a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   1672e:	ebc1 0109 	rsb	r1, r1, r9
   16732:	4461      	add	r1, ip
   16734:	eb02 4221 	add.w	r2, r2, r1, asr #16
   16738:	b289      	uxth	r1, r1
   1673a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   1673e:	50e1      	str	r1, [r4, r3]
   16740:	3304      	adds	r3, #4
   16742:	ea4f 4c22 	mov.w	ip, r2, asr #16
   16746:	195a      	adds	r2, r3, r5
   16748:	4590      	cmp	r8, r2
   1674a:	d2e8      	bcs.n	1671e <quorem+0xbe>
   1674c:	1d32      	adds	r2, r6, #4
   1674e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   16752:	6859      	ldr	r1, [r3, #4]
   16754:	b969      	cbnz	r1, 16772 <quorem+0x112>
   16756:	429c      	cmp	r4, r3
   16758:	d209      	bcs.n	1676e <quorem+0x10e>
   1675a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   1675e:	b112      	cbz	r2, 16766 <quorem+0x106>
   16760:	e005      	b.n	1676e <quorem+0x10e>
   16762:	681a      	ldr	r2, [r3, #0]
   16764:	b91a      	cbnz	r2, 1676e <quorem+0x10e>
   16766:	3b04      	subs	r3, #4
   16768:	3e01      	subs	r6, #1
   1676a:	429c      	cmp	r4, r3
   1676c:	d3f9      	bcc.n	16762 <quorem+0x102>
   1676e:	f8ca 6010 	str.w	r6, [sl, #16]
   16772:	4638      	mov	r0, r7
   16774:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16778:	2000      	movs	r0, #0
   1677a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1677e:	bf00      	nop

00016780 <_dtoa_r>:
   16780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16784:	6a46      	ldr	r6, [r0, #36]	; 0x24
   16786:	b0a1      	sub	sp, #132	; 0x84
   16788:	4604      	mov	r4, r0
   1678a:	4690      	mov	r8, r2
   1678c:	4699      	mov	r9, r3
   1678e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   16790:	2e00      	cmp	r6, #0
   16792:	f000 8423 	beq.w	16fdc <_dtoa_r+0x85c>
   16796:	6832      	ldr	r2, [r6, #0]
   16798:	b182      	cbz	r2, 167bc <_dtoa_r+0x3c>
   1679a:	6a61      	ldr	r1, [r4, #36]	; 0x24
   1679c:	f04f 0c01 	mov.w	ip, #1
   167a0:	6876      	ldr	r6, [r6, #4]
   167a2:	4620      	mov	r0, r4
   167a4:	680b      	ldr	r3, [r1, #0]
   167a6:	6056      	str	r6, [r2, #4]
   167a8:	684a      	ldr	r2, [r1, #4]
   167aa:	4619      	mov	r1, r3
   167ac:	fa0c f202 	lsl.w	r2, ip, r2
   167b0:	609a      	str	r2, [r3, #8]
   167b2:	f002 f91d 	bl	189f0 <_Bfree>
   167b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   167b8:	2200      	movs	r2, #0
   167ba:	601a      	str	r2, [r3, #0]
   167bc:	f1b9 0600 	subs.w	r6, r9, #0
   167c0:	db38      	blt.n	16834 <_dtoa_r+0xb4>
   167c2:	2300      	movs	r3, #0
   167c4:	602b      	str	r3, [r5, #0]
   167c6:	f240 0300 	movw	r3, #0
   167ca:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   167ce:	461a      	mov	r2, r3
   167d0:	ea06 0303 	and.w	r3, r6, r3
   167d4:	4293      	cmp	r3, r2
   167d6:	d017      	beq.n	16808 <_dtoa_r+0x88>
   167d8:	2200      	movs	r2, #0
   167da:	2300      	movs	r3, #0
   167dc:	4640      	mov	r0, r8
   167de:	4649      	mov	r1, r9
   167e0:	e9cd 8906 	strd	r8, r9, [sp, #24]
   167e4:	f003 fd32 	bl	1a24c <__aeabi_dcmpeq>
   167e8:	2800      	cmp	r0, #0
   167ea:	d029      	beq.n	16840 <_dtoa_r+0xc0>
   167ec:	982c      	ldr	r0, [sp, #176]	; 0xb0
   167ee:	2301      	movs	r3, #1
   167f0:	992e      	ldr	r1, [sp, #184]	; 0xb8
   167f2:	6003      	str	r3, [r0, #0]
   167f4:	2900      	cmp	r1, #0
   167f6:	f000 80d0 	beq.w	1699a <_dtoa_r+0x21a>
   167fa:	4b79      	ldr	r3, [pc, #484]	; (169e0 <_dtoa_r+0x260>)
   167fc:	1e58      	subs	r0, r3, #1
   167fe:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   16800:	6013      	str	r3, [r2, #0]
   16802:	b021      	add	sp, #132	; 0x84
   16804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16808:	982c      	ldr	r0, [sp, #176]	; 0xb0
   1680a:	f242 730f 	movw	r3, #9999	; 0x270f
   1680e:	6003      	str	r3, [r0, #0]
   16810:	f1b8 0f00 	cmp.w	r8, #0
   16814:	f000 8095 	beq.w	16942 <_dtoa_r+0x1c2>
   16818:	f643 6040 	movw	r0, #15936	; 0x3e40
   1681c:	f2c0 0002 	movt	r0, #2
   16820:	992e      	ldr	r1, [sp, #184]	; 0xb8
   16822:	2900      	cmp	r1, #0
   16824:	d0ed      	beq.n	16802 <_dtoa_r+0x82>
   16826:	78c2      	ldrb	r2, [r0, #3]
   16828:	1cc3      	adds	r3, r0, #3
   1682a:	2a00      	cmp	r2, #0
   1682c:	d0e7      	beq.n	167fe <_dtoa_r+0x7e>
   1682e:	f100 0308 	add.w	r3, r0, #8
   16832:	e7e4      	b.n	167fe <_dtoa_r+0x7e>
   16834:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
   16838:	2301      	movs	r3, #1
   1683a:	46b1      	mov	r9, r6
   1683c:	602b      	str	r3, [r5, #0]
   1683e:	e7c2      	b.n	167c6 <_dtoa_r+0x46>
   16840:	4620      	mov	r0, r4
   16842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   16846:	a91e      	add	r1, sp, #120	; 0x78
   16848:	9100      	str	r1, [sp, #0]
   1684a:	a91f      	add	r1, sp, #124	; 0x7c
   1684c:	9101      	str	r1, [sp, #4]
   1684e:	f002 f921 	bl	18a94 <__d2b>
   16852:	f3c6 550a 	ubfx	r5, r6, #20, #11
   16856:	4683      	mov	fp, r0
   16858:	2d00      	cmp	r5, #0
   1685a:	d07e      	beq.n	1695a <_dtoa_r+0x1da>
   1685c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   16860:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
   16864:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   16866:	3d07      	subs	r5, #7
   16868:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   1686c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   16870:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
   16874:	2300      	movs	r3, #0
   16876:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
   1687a:	9319      	str	r3, [sp, #100]	; 0x64
   1687c:	f240 0300 	movw	r3, #0
   16880:	2200      	movs	r2, #0
   16882:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
   16886:	f003 f8c5 	bl	19a14 <__aeabi_dsub>
   1688a:	a34f      	add	r3, pc, #316	; (adr r3, 169c8 <_dtoa_r+0x248>)
   1688c:	e9d3 2300 	ldrd	r2, r3, [r3]
   16890:	f003 fa74 	bl	19d7c <__aeabi_dmul>
   16894:	a34e      	add	r3, pc, #312	; (adr r3, 169d0 <_dtoa_r+0x250>)
   16896:	e9d3 2300 	ldrd	r2, r3, [r3]
   1689a:	f003 f8bd 	bl	19a18 <__adddf3>
   1689e:	e9cd 0108 	strd	r0, r1, [sp, #32]
   168a2:	4628      	mov	r0, r5
   168a4:	f003 fa04 	bl	19cb0 <__aeabi_i2d>
   168a8:	a34b      	add	r3, pc, #300	; (adr r3, 169d8 <_dtoa_r+0x258>)
   168aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   168ae:	f003 fa65 	bl	19d7c <__aeabi_dmul>
   168b2:	4602      	mov	r2, r0
   168b4:	460b      	mov	r3, r1
   168b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   168ba:	f003 f8ad 	bl	19a18 <__adddf3>
   168be:	e9cd 0108 	strd	r0, r1, [sp, #32]
   168c2:	f003 fcf5 	bl	1a2b0 <__aeabi_d2iz>
   168c6:	2200      	movs	r2, #0
   168c8:	2300      	movs	r3, #0
   168ca:	4606      	mov	r6, r0
   168cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   168d0:	f003 fcc6 	bl	1a260 <__aeabi_dcmplt>
   168d4:	b140      	cbz	r0, 168e8 <_dtoa_r+0x168>
   168d6:	4630      	mov	r0, r6
   168d8:	f003 f9ea 	bl	19cb0 <__aeabi_i2d>
   168dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   168e0:	f003 fcb4 	bl	1a24c <__aeabi_dcmpeq>
   168e4:	b900      	cbnz	r0, 168e8 <_dtoa_r+0x168>
   168e6:	3e01      	subs	r6, #1
   168e8:	2e16      	cmp	r6, #22
   168ea:	d95b      	bls.n	169a4 <_dtoa_r+0x224>
   168ec:	2301      	movs	r3, #1
   168ee:	9318      	str	r3, [sp, #96]	; 0x60
   168f0:	3f01      	subs	r7, #1
   168f2:	ebb7 0a05 	subs.w	sl, r7, r5
   168f6:	bf42      	ittt	mi
   168f8:	f1ca 0a00 	rsbmi	sl, sl, #0
   168fc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
   16900:	f04f 0a00 	movmi.w	sl, #0
   16904:	d401      	bmi.n	1690a <_dtoa_r+0x18a>
   16906:	2200      	movs	r2, #0
   16908:	920f      	str	r2, [sp, #60]	; 0x3c
   1690a:	2e00      	cmp	r6, #0
   1690c:	f2c0 8371 	blt.w	16ff2 <_dtoa_r+0x872>
   16910:	44b2      	add	sl, r6
   16912:	2300      	movs	r3, #0
   16914:	9617      	str	r6, [sp, #92]	; 0x5c
   16916:	9315      	str	r3, [sp, #84]	; 0x54
   16918:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   1691a:	2b09      	cmp	r3, #9
   1691c:	d862      	bhi.n	169e4 <_dtoa_r+0x264>
   1691e:	2b05      	cmp	r3, #5
   16920:	f340 8677 	ble.w	17612 <_dtoa_r+0xe92>
   16924:	982a      	ldr	r0, [sp, #168]	; 0xa8
   16926:	2700      	movs	r7, #0
   16928:	3804      	subs	r0, #4
   1692a:	902a      	str	r0, [sp, #168]	; 0xa8
   1692c:	992a      	ldr	r1, [sp, #168]	; 0xa8
   1692e:	1e8b      	subs	r3, r1, #2
   16930:	2b03      	cmp	r3, #3
   16932:	f200 83dd 	bhi.w	170f0 <_dtoa_r+0x970>
   16936:	e8df f013 	tbh	[pc, r3, lsl #1]
   1693a:	03a5      	.short	0x03a5
   1693c:	03d503d8 	.word	0x03d503d8
   16940:	03c4      	.short	0x03c4
   16942:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
   16946:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
   1694a:	2e00      	cmp	r6, #0
   1694c:	f47f af64 	bne.w	16818 <_dtoa_r+0x98>
   16950:	f643 6034 	movw	r0, #15924	; 0x3e34
   16954:	f2c0 0002 	movt	r0, #2
   16958:	e762      	b.n	16820 <_dtoa_r+0xa0>
   1695a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   1695c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1695e:	18fb      	adds	r3, r7, r3
   16960:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   16964:	1c9d      	adds	r5, r3, #2
   16966:	2d20      	cmp	r5, #32
   16968:	bfdc      	itt	le
   1696a:	f1c5 0020 	rsble	r0, r5, #32
   1696e:	fa08 f000 	lslle.w	r0, r8, r0
   16972:	dd08      	ble.n	16986 <_dtoa_r+0x206>
   16974:	3b1e      	subs	r3, #30
   16976:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
   1697a:	fa16 f202 	lsls.w	r2, r6, r2
   1697e:	fa28 f303 	lsr.w	r3, r8, r3
   16982:	ea42 0003 	orr.w	r0, r2, r3
   16986:	f003 f983 	bl	19c90 <__aeabi_ui2d>
   1698a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
   1698e:	2201      	movs	r2, #1
   16990:	3d03      	subs	r5, #3
   16992:	9219      	str	r2, [sp, #100]	; 0x64
   16994:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   16998:	e770      	b.n	1687c <_dtoa_r+0xfc>
   1699a:	f643 6030 	movw	r0, #15920	; 0x3e30
   1699e:	f2c0 0002 	movt	r0, #2
   169a2:	e72e      	b.n	16802 <_dtoa_r+0x82>
   169a4:	f643 6388 	movw	r3, #16008	; 0x3e88
   169a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   169ac:	f2c0 0302 	movt	r3, #2
   169b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   169b4:	e9d3 2300 	ldrd	r2, r3, [r3]
   169b8:	f003 fc52 	bl	1a260 <__aeabi_dcmplt>
   169bc:	2800      	cmp	r0, #0
   169be:	f040 8320 	bne.w	17002 <_dtoa_r+0x882>
   169c2:	9018      	str	r0, [sp, #96]	; 0x60
   169c4:	e794      	b.n	168f0 <_dtoa_r+0x170>
   169c6:	bf00      	nop
   169c8:	636f4361 	.word	0x636f4361
   169cc:	3fd287a7 	.word	0x3fd287a7
   169d0:	8b60c8b3 	.word	0x8b60c8b3
   169d4:	3fc68a28 	.word	0x3fc68a28
   169d8:	509f79fb 	.word	0x509f79fb
   169dc:	3fd34413 	.word	0x3fd34413
   169e0:	00023e31 	.word	0x00023e31
   169e4:	2300      	movs	r3, #0
   169e6:	f04f 30ff 	mov.w	r0, #4294967295
   169ea:	461f      	mov	r7, r3
   169ec:	2101      	movs	r1, #1
   169ee:	932a      	str	r3, [sp, #168]	; 0xa8
   169f0:	9011      	str	r0, [sp, #68]	; 0x44
   169f2:	9116      	str	r1, [sp, #88]	; 0x58
   169f4:	9008      	str	r0, [sp, #32]
   169f6:	932b      	str	r3, [sp, #172]	; 0xac
   169f8:	6a65      	ldr	r5, [r4, #36]	; 0x24
   169fa:	2300      	movs	r3, #0
   169fc:	606b      	str	r3, [r5, #4]
   169fe:	4620      	mov	r0, r4
   16a00:	6869      	ldr	r1, [r5, #4]
   16a02:	f002 f811 	bl	18a28 <_Balloc>
   16a06:	6a63      	ldr	r3, [r4, #36]	; 0x24
   16a08:	6028      	str	r0, [r5, #0]
   16a0a:	681b      	ldr	r3, [r3, #0]
   16a0c:	9310      	str	r3, [sp, #64]	; 0x40
   16a0e:	2f00      	cmp	r7, #0
   16a10:	f000 815b 	beq.w	16cca <_dtoa_r+0x54a>
   16a14:	2e00      	cmp	r6, #0
   16a16:	f340 842a 	ble.w	1726e <_dtoa_r+0xaee>
   16a1a:	f643 6388 	movw	r3, #16008	; 0x3e88
   16a1e:	f006 020f 	and.w	r2, r6, #15
   16a22:	f2c0 0302 	movt	r3, #2
   16a26:	1135      	asrs	r5, r6, #4
   16a28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   16a2c:	f015 0f10 	tst.w	r5, #16
   16a30:	e9d3 0100 	ldrd	r0, r1, [r3]
   16a34:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   16a38:	f000 82e7 	beq.w	1700a <_dtoa_r+0x88a>
   16a3c:	f643 7360 	movw	r3, #16224	; 0x3f60
   16a40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   16a44:	f2c0 0302 	movt	r3, #2
   16a48:	f005 050f 	and.w	r5, r5, #15
   16a4c:	f04f 0803 	mov.w	r8, #3
   16a50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   16a54:	f003 fabc 	bl	19fd0 <__aeabi_ddiv>
   16a58:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   16a5c:	b1bd      	cbz	r5, 16a8e <_dtoa_r+0x30e>
   16a5e:	f643 7760 	movw	r7, #16224	; 0x3f60
   16a62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   16a66:	f2c0 0702 	movt	r7, #2
   16a6a:	f015 0f01 	tst.w	r5, #1
   16a6e:	4610      	mov	r0, r2
   16a70:	4619      	mov	r1, r3
   16a72:	d007      	beq.n	16a84 <_dtoa_r+0x304>
   16a74:	e9d7 2300 	ldrd	r2, r3, [r7]
   16a78:	f108 0801 	add.w	r8, r8, #1
   16a7c:	f003 f97e 	bl	19d7c <__aeabi_dmul>
   16a80:	4602      	mov	r2, r0
   16a82:	460b      	mov	r3, r1
   16a84:	3708      	adds	r7, #8
   16a86:	106d      	asrs	r5, r5, #1
   16a88:	d1ef      	bne.n	16a6a <_dtoa_r+0x2ea>
   16a8a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   16a8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   16a92:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   16a96:	f003 fa9b 	bl	19fd0 <__aeabi_ddiv>
   16a9a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   16a9e:	9918      	ldr	r1, [sp, #96]	; 0x60
   16aa0:	2900      	cmp	r1, #0
   16aa2:	f000 80de 	beq.w	16c62 <_dtoa_r+0x4e2>
   16aa6:	f240 0300 	movw	r3, #0
   16aaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16aae:	2200      	movs	r2, #0
   16ab0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   16ab4:	f04f 0500 	mov.w	r5, #0
   16ab8:	f003 fbd2 	bl	1a260 <__aeabi_dcmplt>
   16abc:	b108      	cbz	r0, 16ac2 <_dtoa_r+0x342>
   16abe:	f04f 0501 	mov.w	r5, #1
   16ac2:	9a08      	ldr	r2, [sp, #32]
   16ac4:	2a00      	cmp	r2, #0
   16ac6:	bfd4      	ite	le
   16ac8:	2500      	movle	r5, #0
   16aca:	f005 0501 	andgt.w	r5, r5, #1
   16ace:	2d00      	cmp	r5, #0
   16ad0:	f000 80c7 	beq.w	16c62 <_dtoa_r+0x4e2>
   16ad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16ad6:	2b00      	cmp	r3, #0
   16ad8:	f340 80f5 	ble.w	16cc6 <_dtoa_r+0x546>
   16adc:	f240 0300 	movw	r3, #0
   16ae0:	2200      	movs	r2, #0
   16ae2:	f2c4 0324 	movt	r3, #16420	; 0x4024
   16ae6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16aea:	f003 f947 	bl	19d7c <__aeabi_dmul>
   16aee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   16af2:	f108 0001 	add.w	r0, r8, #1
   16af6:	1e71      	subs	r1, r6, #1
   16af8:	9112      	str	r1, [sp, #72]	; 0x48
   16afa:	f003 f8d9 	bl	19cb0 <__aeabi_i2d>
   16afe:	4602      	mov	r2, r0
   16b00:	460b      	mov	r3, r1
   16b02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16b06:	f003 f939 	bl	19d7c <__aeabi_dmul>
   16b0a:	f240 0300 	movw	r3, #0
   16b0e:	2200      	movs	r2, #0
   16b10:	f2c4 031c 	movt	r3, #16412	; 0x401c
   16b14:	f002 ff80 	bl	19a18 <__adddf3>
   16b18:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   16b1c:	4680      	mov	r8, r0
   16b1e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   16b22:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16b24:	2b00      	cmp	r3, #0
   16b26:	f000 83ad 	beq.w	17284 <_dtoa_r+0xb04>
   16b2a:	f643 6388 	movw	r3, #16008	; 0x3e88
   16b2e:	f240 0100 	movw	r1, #0
   16b32:	f2c0 0302 	movt	r3, #2
   16b36:	2000      	movs	r0, #0
   16b38:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   16b3c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   16b40:	f8cd c00c 	str.w	ip, [sp, #12]
   16b44:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   16b48:	f003 fa42 	bl	19fd0 <__aeabi_ddiv>
   16b4c:	4642      	mov	r2, r8
   16b4e:	464b      	mov	r3, r9
   16b50:	9d10      	ldr	r5, [sp, #64]	; 0x40
   16b52:	f002 ff5f 	bl	19a14 <__aeabi_dsub>
   16b56:	4680      	mov	r8, r0
   16b58:	4689      	mov	r9, r1
   16b5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16b5e:	f003 fba7 	bl	1a2b0 <__aeabi_d2iz>
   16b62:	4607      	mov	r7, r0
   16b64:	f003 f8a4 	bl	19cb0 <__aeabi_i2d>
   16b68:	4602      	mov	r2, r0
   16b6a:	460b      	mov	r3, r1
   16b6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16b70:	f002 ff50 	bl	19a14 <__aeabi_dsub>
   16b74:	f107 0330 	add.w	r3, r7, #48	; 0x30
   16b78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   16b7c:	4640      	mov	r0, r8
   16b7e:	f805 3b01 	strb.w	r3, [r5], #1
   16b82:	4649      	mov	r1, r9
   16b84:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   16b88:	f003 fb88 	bl	1a29c <__aeabi_dcmpgt>
   16b8c:	2800      	cmp	r0, #0
   16b8e:	f040 8213 	bne.w	16fb8 <_dtoa_r+0x838>
   16b92:	f240 0100 	movw	r1, #0
   16b96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   16b9a:	2000      	movs	r0, #0
   16b9c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   16ba0:	f002 ff38 	bl	19a14 <__aeabi_dsub>
   16ba4:	4602      	mov	r2, r0
   16ba6:	460b      	mov	r3, r1
   16ba8:	4640      	mov	r0, r8
   16baa:	4649      	mov	r1, r9
   16bac:	f003 fb76 	bl	1a29c <__aeabi_dcmpgt>
   16bb0:	f8dd c00c 	ldr.w	ip, [sp, #12]
   16bb4:	2800      	cmp	r0, #0
   16bb6:	f040 83e7 	bne.w	17388 <_dtoa_r+0xc08>
   16bba:	f1bc 0f01 	cmp.w	ip, #1
   16bbe:	f340 8082 	ble.w	16cc6 <_dtoa_r+0x546>
   16bc2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
   16bc6:	2701      	movs	r7, #1
   16bc8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
   16bcc:	961d      	str	r6, [sp, #116]	; 0x74
   16bce:	4666      	mov	r6, ip
   16bd0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
   16bd4:	940c      	str	r4, [sp, #48]	; 0x30
   16bd6:	e010      	b.n	16bfa <_dtoa_r+0x47a>
   16bd8:	f240 0100 	movw	r1, #0
   16bdc:	2000      	movs	r0, #0
   16bde:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   16be2:	f002 ff17 	bl	19a14 <__aeabi_dsub>
   16be6:	4642      	mov	r2, r8
   16be8:	464b      	mov	r3, r9
   16bea:	f003 fb39 	bl	1a260 <__aeabi_dcmplt>
   16bee:	2800      	cmp	r0, #0
   16bf0:	f040 83c7 	bne.w	17382 <_dtoa_r+0xc02>
   16bf4:	42b7      	cmp	r7, r6
   16bf6:	f280 848b 	bge.w	17510 <_dtoa_r+0xd90>
   16bfa:	f240 0300 	movw	r3, #0
   16bfe:	4640      	mov	r0, r8
   16c00:	4649      	mov	r1, r9
   16c02:	2200      	movs	r2, #0
   16c04:	f2c4 0324 	movt	r3, #16420	; 0x4024
   16c08:	3501      	adds	r5, #1
   16c0a:	f003 f8b7 	bl	19d7c <__aeabi_dmul>
   16c0e:	f240 0300 	movw	r3, #0
   16c12:	2200      	movs	r2, #0
   16c14:	f2c4 0324 	movt	r3, #16420	; 0x4024
   16c18:	4680      	mov	r8, r0
   16c1a:	4689      	mov	r9, r1
   16c1c:	4650      	mov	r0, sl
   16c1e:	4659      	mov	r1, fp
   16c20:	f003 f8ac 	bl	19d7c <__aeabi_dmul>
   16c24:	468b      	mov	fp, r1
   16c26:	4682      	mov	sl, r0
   16c28:	f003 fb42 	bl	1a2b0 <__aeabi_d2iz>
   16c2c:	4604      	mov	r4, r0
   16c2e:	f003 f83f 	bl	19cb0 <__aeabi_i2d>
   16c32:	3430      	adds	r4, #48	; 0x30
   16c34:	4602      	mov	r2, r0
   16c36:	460b      	mov	r3, r1
   16c38:	4650      	mov	r0, sl
   16c3a:	4659      	mov	r1, fp
   16c3c:	f002 feea 	bl	19a14 <__aeabi_dsub>
   16c40:	9a10      	ldr	r2, [sp, #64]	; 0x40
   16c42:	464b      	mov	r3, r9
   16c44:	55d4      	strb	r4, [r2, r7]
   16c46:	4642      	mov	r2, r8
   16c48:	3701      	adds	r7, #1
   16c4a:	4682      	mov	sl, r0
   16c4c:	468b      	mov	fp, r1
   16c4e:	f003 fb07 	bl	1a260 <__aeabi_dcmplt>
   16c52:	4652      	mov	r2, sl
   16c54:	465b      	mov	r3, fp
   16c56:	2800      	cmp	r0, #0
   16c58:	d0be      	beq.n	16bd8 <_dtoa_r+0x458>
   16c5a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   16c5e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   16c60:	e1aa      	b.n	16fb8 <_dtoa_r+0x838>
   16c62:	4640      	mov	r0, r8
   16c64:	f003 f824 	bl	19cb0 <__aeabi_i2d>
   16c68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   16c6c:	f003 f886 	bl	19d7c <__aeabi_dmul>
   16c70:	f240 0300 	movw	r3, #0
   16c74:	2200      	movs	r2, #0
   16c76:	f2c4 031c 	movt	r3, #16412	; 0x401c
   16c7a:	f002 fecd 	bl	19a18 <__adddf3>
   16c7e:	9a08      	ldr	r2, [sp, #32]
   16c80:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   16c84:	4680      	mov	r8, r0
   16c86:	46a9      	mov	r9, r5
   16c88:	2a00      	cmp	r2, #0
   16c8a:	f040 82ec 	bne.w	17266 <_dtoa_r+0xae6>
   16c8e:	f240 0300 	movw	r3, #0
   16c92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16c96:	2200      	movs	r2, #0
   16c98:	f2c4 0314 	movt	r3, #16404	; 0x4014
   16c9c:	f002 feba 	bl	19a14 <__aeabi_dsub>
   16ca0:	4642      	mov	r2, r8
   16ca2:	462b      	mov	r3, r5
   16ca4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   16ca8:	f003 faf8 	bl	1a29c <__aeabi_dcmpgt>
   16cac:	2800      	cmp	r0, #0
   16cae:	f040 824a 	bne.w	17146 <_dtoa_r+0x9c6>
   16cb2:	4642      	mov	r2, r8
   16cb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   16cb8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   16cbc:	f003 fad0 	bl	1a260 <__aeabi_dcmplt>
   16cc0:	2800      	cmp	r0, #0
   16cc2:	f040 81d5 	bne.w	17070 <_dtoa_r+0x8f0>
   16cc6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
   16cca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   16ccc:	ea6f 0703 	mvn.w	r7, r3
   16cd0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
   16cd4:	2e0e      	cmp	r6, #14
   16cd6:	bfcc      	ite	gt
   16cd8:	2700      	movgt	r7, #0
   16cda:	f007 0701 	andle.w	r7, r7, #1
   16cde:	2f00      	cmp	r7, #0
   16ce0:	f000 80b7 	beq.w	16e52 <_dtoa_r+0x6d2>
   16ce4:	982b      	ldr	r0, [sp, #172]	; 0xac
   16ce6:	f643 6388 	movw	r3, #16008	; 0x3e88
   16cea:	f2c0 0302 	movt	r3, #2
   16cee:	9908      	ldr	r1, [sp, #32]
   16cf0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   16cf4:	0fc2      	lsrs	r2, r0, #31
   16cf6:	2900      	cmp	r1, #0
   16cf8:	bfcc      	ite	gt
   16cfa:	2200      	movgt	r2, #0
   16cfc:	f002 0201 	andle.w	r2, r2, #1
   16d00:	e9d3 0100 	ldrd	r0, r1, [r3]
   16d04:	e9cd 0104 	strd	r0, r1, [sp, #16]
   16d08:	2a00      	cmp	r2, #0
   16d0a:	f040 81a0 	bne.w	1704e <_dtoa_r+0x8ce>
   16d0e:	4602      	mov	r2, r0
   16d10:	460b      	mov	r3, r1
   16d12:	4640      	mov	r0, r8
   16d14:	4649      	mov	r1, r9
   16d16:	f003 f95b 	bl	19fd0 <__aeabi_ddiv>
   16d1a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   16d1c:	f003 fac8 	bl	1a2b0 <__aeabi_d2iz>
   16d20:	4682      	mov	sl, r0
   16d22:	f002 ffc5 	bl	19cb0 <__aeabi_i2d>
   16d26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   16d2a:	f003 f827 	bl	19d7c <__aeabi_dmul>
   16d2e:	4602      	mov	r2, r0
   16d30:	460b      	mov	r3, r1
   16d32:	4640      	mov	r0, r8
   16d34:	4649      	mov	r1, r9
   16d36:	f002 fe6d 	bl	19a14 <__aeabi_dsub>
   16d3a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
   16d3e:	f805 3b01 	strb.w	r3, [r5], #1
   16d42:	9a08      	ldr	r2, [sp, #32]
   16d44:	2a01      	cmp	r2, #1
   16d46:	4680      	mov	r8, r0
   16d48:	4689      	mov	r9, r1
   16d4a:	d052      	beq.n	16df2 <_dtoa_r+0x672>
   16d4c:	f240 0300 	movw	r3, #0
   16d50:	2200      	movs	r2, #0
   16d52:	f2c4 0324 	movt	r3, #16420	; 0x4024
   16d56:	f003 f811 	bl	19d7c <__aeabi_dmul>
   16d5a:	2200      	movs	r2, #0
   16d5c:	2300      	movs	r3, #0
   16d5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   16d62:	f003 fa73 	bl	1a24c <__aeabi_dcmpeq>
   16d66:	2800      	cmp	r0, #0
   16d68:	f040 81eb 	bne.w	17142 <_dtoa_r+0x9c2>
   16d6c:	9810      	ldr	r0, [sp, #64]	; 0x40
   16d6e:	f04f 0801 	mov.w	r8, #1
   16d72:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   16d76:	46a3      	mov	fp, r4
   16d78:	1c87      	adds	r7, r0, #2
   16d7a:	960f      	str	r6, [sp, #60]	; 0x3c
   16d7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
   16d80:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   16d84:	e00a      	b.n	16d9c <_dtoa_r+0x61c>
   16d86:	f002 fff9 	bl	19d7c <__aeabi_dmul>
   16d8a:	2200      	movs	r2, #0
   16d8c:	2300      	movs	r3, #0
   16d8e:	4604      	mov	r4, r0
   16d90:	460d      	mov	r5, r1
   16d92:	f003 fa5b 	bl	1a24c <__aeabi_dcmpeq>
   16d96:	2800      	cmp	r0, #0
   16d98:	f040 81ce 	bne.w	17138 <_dtoa_r+0x9b8>
   16d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   16da0:	4620      	mov	r0, r4
   16da2:	4629      	mov	r1, r5
   16da4:	f108 0801 	add.w	r8, r8, #1
   16da8:	f003 f912 	bl	19fd0 <__aeabi_ddiv>
   16dac:	463e      	mov	r6, r7
   16dae:	f003 fa7f 	bl	1a2b0 <__aeabi_d2iz>
   16db2:	4682      	mov	sl, r0
   16db4:	f002 ff7c 	bl	19cb0 <__aeabi_i2d>
   16db8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   16dbc:	f002 ffde 	bl	19d7c <__aeabi_dmul>
   16dc0:	4602      	mov	r2, r0
   16dc2:	460b      	mov	r3, r1
   16dc4:	4620      	mov	r0, r4
   16dc6:	4629      	mov	r1, r5
   16dc8:	f002 fe24 	bl	19a14 <__aeabi_dsub>
   16dcc:	2200      	movs	r2, #0
   16dce:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
   16dd2:	f807 cc01 	strb.w	ip, [r7, #-1]
   16dd6:	3701      	adds	r7, #1
   16dd8:	45c1      	cmp	r9, r8
   16dda:	f240 0300 	movw	r3, #0
   16dde:	f2c4 0324 	movt	r3, #16420	; 0x4024
   16de2:	d1d0      	bne.n	16d86 <_dtoa_r+0x606>
   16de4:	4635      	mov	r5, r6
   16de6:	465c      	mov	r4, fp
   16de8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   16dea:	4680      	mov	r8, r0
   16dec:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   16df0:	4689      	mov	r9, r1
   16df2:	4642      	mov	r2, r8
   16df4:	464b      	mov	r3, r9
   16df6:	4640      	mov	r0, r8
   16df8:	4649      	mov	r1, r9
   16dfa:	f002 fe0d 	bl	19a18 <__adddf3>
   16dfe:	4680      	mov	r8, r0
   16e00:	4689      	mov	r9, r1
   16e02:	4642      	mov	r2, r8
   16e04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   16e08:	464b      	mov	r3, r9
   16e0a:	f003 fa29 	bl	1a260 <__aeabi_dcmplt>
   16e0e:	b960      	cbnz	r0, 16e2a <_dtoa_r+0x6aa>
   16e10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   16e14:	4642      	mov	r2, r8
   16e16:	464b      	mov	r3, r9
   16e18:	f003 fa18 	bl	1a24c <__aeabi_dcmpeq>
   16e1c:	2800      	cmp	r0, #0
   16e1e:	f000 8190 	beq.w	17142 <_dtoa_r+0x9c2>
   16e22:	f01a 0f01 	tst.w	sl, #1
   16e26:	f000 818c 	beq.w	17142 <_dtoa_r+0x9c2>
   16e2a:	9910      	ldr	r1, [sp, #64]	; 0x40
   16e2c:	e000      	b.n	16e30 <_dtoa_r+0x6b0>
   16e2e:	461d      	mov	r5, r3
   16e30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   16e34:	1e6b      	subs	r3, r5, #1
   16e36:	2a39      	cmp	r2, #57	; 0x39
   16e38:	f040 8367 	bne.w	1750a <_dtoa_r+0xd8a>
   16e3c:	428b      	cmp	r3, r1
   16e3e:	d1f6      	bne.n	16e2e <_dtoa_r+0x6ae>
   16e40:	9910      	ldr	r1, [sp, #64]	; 0x40
   16e42:	2330      	movs	r3, #48	; 0x30
   16e44:	3601      	adds	r6, #1
   16e46:	2231      	movs	r2, #49	; 0x31
   16e48:	700b      	strb	r3, [r1, #0]
   16e4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16e4c:	701a      	strb	r2, [r3, #0]
   16e4e:	9612      	str	r6, [sp, #72]	; 0x48
   16e50:	e0b2      	b.n	16fb8 <_dtoa_r+0x838>
   16e52:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16e54:	2a00      	cmp	r2, #0
   16e56:	f040 80df 	bne.w	17018 <_dtoa_r+0x898>
   16e5a:	9f15      	ldr	r7, [sp, #84]	; 0x54
   16e5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   16e5e:	920c      	str	r2, [sp, #48]	; 0x30
   16e60:	2d00      	cmp	r5, #0
   16e62:	bfd4      	ite	le
   16e64:	2300      	movle	r3, #0
   16e66:	2301      	movgt	r3, #1
   16e68:	f1ba 0f00 	cmp.w	sl, #0
   16e6c:	bfd4      	ite	le
   16e6e:	2300      	movle	r3, #0
   16e70:	f003 0301 	andgt.w	r3, r3, #1
   16e74:	b14b      	cbz	r3, 16e8a <_dtoa_r+0x70a>
   16e76:	45aa      	cmp	sl, r5
   16e78:	bfb4      	ite	lt
   16e7a:	4653      	movlt	r3, sl
   16e7c:	462b      	movge	r3, r5
   16e7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   16e80:	ebc3 0a0a 	rsb	sl, r3, sl
   16e84:	1aed      	subs	r5, r5, r3
   16e86:	1ac0      	subs	r0, r0, r3
   16e88:	900f      	str	r0, [sp, #60]	; 0x3c
   16e8a:	9915      	ldr	r1, [sp, #84]	; 0x54
   16e8c:	2900      	cmp	r1, #0
   16e8e:	dd1c      	ble.n	16eca <_dtoa_r+0x74a>
   16e90:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16e92:	2a00      	cmp	r2, #0
   16e94:	f000 82e9 	beq.w	1746a <_dtoa_r+0xcea>
   16e98:	2f00      	cmp	r7, #0
   16e9a:	dd12      	ble.n	16ec2 <_dtoa_r+0x742>
   16e9c:	990c      	ldr	r1, [sp, #48]	; 0x30
   16e9e:	463a      	mov	r2, r7
   16ea0:	4620      	mov	r0, r4
   16ea2:	f002 f821 	bl	18ee8 <__pow5mult>
   16ea6:	465a      	mov	r2, fp
   16ea8:	900c      	str	r0, [sp, #48]	; 0x30
   16eaa:	4620      	mov	r0, r4
   16eac:	990c      	ldr	r1, [sp, #48]	; 0x30
   16eae:	f001 ff33 	bl	18d18 <__multiply>
   16eb2:	4659      	mov	r1, fp
   16eb4:	4603      	mov	r3, r0
   16eb6:	4620      	mov	r0, r4
   16eb8:	9303      	str	r3, [sp, #12]
   16eba:	f001 fd99 	bl	189f0 <_Bfree>
   16ebe:	9b03      	ldr	r3, [sp, #12]
   16ec0:	469b      	mov	fp, r3
   16ec2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16ec4:	1bda      	subs	r2, r3, r7
   16ec6:	f040 8311 	bne.w	174ec <_dtoa_r+0xd6c>
   16eca:	2101      	movs	r1, #1
   16ecc:	4620      	mov	r0, r4
   16ece:	f001 ffbd 	bl	18e4c <__i2b>
   16ed2:	9006      	str	r0, [sp, #24]
   16ed4:	9817      	ldr	r0, [sp, #92]	; 0x5c
   16ed6:	2800      	cmp	r0, #0
   16ed8:	dd05      	ble.n	16ee6 <_dtoa_r+0x766>
   16eda:	9906      	ldr	r1, [sp, #24]
   16edc:	4620      	mov	r0, r4
   16ede:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16ee0:	f002 f802 	bl	18ee8 <__pow5mult>
   16ee4:	9006      	str	r0, [sp, #24]
   16ee6:	992a      	ldr	r1, [sp, #168]	; 0xa8
   16ee8:	2901      	cmp	r1, #1
   16eea:	f340 810a 	ble.w	17102 <_dtoa_r+0x982>
   16eee:	2700      	movs	r7, #0
   16ef0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16ef2:	2b00      	cmp	r3, #0
   16ef4:	f040 8261 	bne.w	173ba <_dtoa_r+0xc3a>
   16ef8:	2301      	movs	r3, #1
   16efa:	4453      	add	r3, sl
   16efc:	f013 031f 	ands.w	r3, r3, #31
   16f00:	f040 812a 	bne.w	17158 <_dtoa_r+0x9d8>
   16f04:	231c      	movs	r3, #28
   16f06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16f08:	449a      	add	sl, r3
   16f0a:	18ed      	adds	r5, r5, r3
   16f0c:	18d2      	adds	r2, r2, r3
   16f0e:	920f      	str	r2, [sp, #60]	; 0x3c
   16f10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16f12:	2b00      	cmp	r3, #0
   16f14:	dd05      	ble.n	16f22 <_dtoa_r+0x7a2>
   16f16:	4659      	mov	r1, fp
   16f18:	461a      	mov	r2, r3
   16f1a:	4620      	mov	r0, r4
   16f1c:	f001 fe9e 	bl	18c5c <__lshift>
   16f20:	4683      	mov	fp, r0
   16f22:	f1ba 0f00 	cmp.w	sl, #0
   16f26:	dd05      	ble.n	16f34 <_dtoa_r+0x7b4>
   16f28:	9906      	ldr	r1, [sp, #24]
   16f2a:	4652      	mov	r2, sl
   16f2c:	4620      	mov	r0, r4
   16f2e:	f001 fe95 	bl	18c5c <__lshift>
   16f32:	9006      	str	r0, [sp, #24]
   16f34:	9818      	ldr	r0, [sp, #96]	; 0x60
   16f36:	2800      	cmp	r0, #0
   16f38:	f040 8229 	bne.w	1738e <_dtoa_r+0xc0e>
   16f3c:	982a      	ldr	r0, [sp, #168]	; 0xa8
   16f3e:	9908      	ldr	r1, [sp, #32]
   16f40:	2802      	cmp	r0, #2
   16f42:	bfd4      	ite	le
   16f44:	2300      	movle	r3, #0
   16f46:	2301      	movgt	r3, #1
   16f48:	2900      	cmp	r1, #0
   16f4a:	bfcc      	ite	gt
   16f4c:	2300      	movgt	r3, #0
   16f4e:	f003 0301 	andle.w	r3, r3, #1
   16f52:	2b00      	cmp	r3, #0
   16f54:	f000 810c 	beq.w	17170 <_dtoa_r+0x9f0>
   16f58:	2900      	cmp	r1, #0
   16f5a:	f040 808c 	bne.w	17076 <_dtoa_r+0x8f6>
   16f5e:	2205      	movs	r2, #5
   16f60:	9906      	ldr	r1, [sp, #24]
   16f62:	9b08      	ldr	r3, [sp, #32]
   16f64:	4620      	mov	r0, r4
   16f66:	f001 ff7b 	bl	18e60 <__multadd>
   16f6a:	9006      	str	r0, [sp, #24]
   16f6c:	4658      	mov	r0, fp
   16f6e:	9906      	ldr	r1, [sp, #24]
   16f70:	f001 fc04 	bl	1877c <__mcmp>
   16f74:	2800      	cmp	r0, #0
   16f76:	dd7e      	ble.n	17076 <_dtoa_r+0x8f6>
   16f78:	9d10      	ldr	r5, [sp, #64]	; 0x40
   16f7a:	3601      	adds	r6, #1
   16f7c:	2700      	movs	r7, #0
   16f7e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   16f82:	2331      	movs	r3, #49	; 0x31
   16f84:	f805 3b01 	strb.w	r3, [r5], #1
   16f88:	9906      	ldr	r1, [sp, #24]
   16f8a:	4620      	mov	r0, r4
   16f8c:	f001 fd30 	bl	189f0 <_Bfree>
   16f90:	f1ba 0f00 	cmp.w	sl, #0
   16f94:	f000 80d5 	beq.w	17142 <_dtoa_r+0x9c2>
   16f98:	1e3b      	subs	r3, r7, #0
   16f9a:	bf18      	it	ne
   16f9c:	2301      	movne	r3, #1
   16f9e:	4557      	cmp	r7, sl
   16fa0:	bf0c      	ite	eq
   16fa2:	2300      	moveq	r3, #0
   16fa4:	f003 0301 	andne.w	r3, r3, #1
   16fa8:	2b00      	cmp	r3, #0
   16faa:	f040 80d0 	bne.w	1714e <_dtoa_r+0x9ce>
   16fae:	4651      	mov	r1, sl
   16fb0:	4620      	mov	r0, r4
   16fb2:	f001 fd1d 	bl	189f0 <_Bfree>
   16fb6:	9612      	str	r6, [sp, #72]	; 0x48
   16fb8:	4620      	mov	r0, r4
   16fba:	4659      	mov	r1, fp
   16fbc:	f001 fd18 	bl	189f0 <_Bfree>
   16fc0:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16fc2:	1c53      	adds	r3, r2, #1
   16fc4:	2200      	movs	r2, #0
   16fc6:	702a      	strb	r2, [r5, #0]
   16fc8:	982c      	ldr	r0, [sp, #176]	; 0xb0
   16fca:	992e      	ldr	r1, [sp, #184]	; 0xb8
   16fcc:	6003      	str	r3, [r0, #0]
   16fce:	2900      	cmp	r1, #0
   16fd0:	f000 81d4 	beq.w	1737c <_dtoa_r+0xbfc>
   16fd4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   16fd6:	9810      	ldr	r0, [sp, #64]	; 0x40
   16fd8:	6015      	str	r5, [r2, #0]
   16fda:	e412      	b.n	16802 <_dtoa_r+0x82>
   16fdc:	2010      	movs	r0, #16
   16fde:	f000 ffd5 	bl	17f8c <malloc>
   16fe2:	60c6      	str	r6, [r0, #12]
   16fe4:	6046      	str	r6, [r0, #4]
   16fe6:	6086      	str	r6, [r0, #8]
   16fe8:	6006      	str	r6, [r0, #0]
   16fea:	4606      	mov	r6, r0
   16fec:	6260      	str	r0, [r4, #36]	; 0x24
   16fee:	f7ff bbd2 	b.w	16796 <_dtoa_r+0x16>
   16ff2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   16ff4:	4271      	negs	r1, r6
   16ff6:	2200      	movs	r2, #0
   16ff8:	9115      	str	r1, [sp, #84]	; 0x54
   16ffa:	1b80      	subs	r0, r0, r6
   16ffc:	9217      	str	r2, [sp, #92]	; 0x5c
   16ffe:	900f      	str	r0, [sp, #60]	; 0x3c
   17000:	e48a      	b.n	16918 <_dtoa_r+0x198>
   17002:	2100      	movs	r1, #0
   17004:	3e01      	subs	r6, #1
   17006:	9118      	str	r1, [sp, #96]	; 0x60
   17008:	e472      	b.n	168f0 <_dtoa_r+0x170>
   1700a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   1700e:	f04f 0802 	mov.w	r8, #2
   17012:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   17016:	e521      	b.n	16a5c <_dtoa_r+0x2dc>
   17018:	982a      	ldr	r0, [sp, #168]	; 0xa8
   1701a:	2801      	cmp	r0, #1
   1701c:	f340 826c 	ble.w	174f8 <_dtoa_r+0xd78>
   17020:	9a08      	ldr	r2, [sp, #32]
   17022:	9815      	ldr	r0, [sp, #84]	; 0x54
   17024:	1e53      	subs	r3, r2, #1
   17026:	4298      	cmp	r0, r3
   17028:	f2c0 8258 	blt.w	174dc <_dtoa_r+0xd5c>
   1702c:	1ac7      	subs	r7, r0, r3
   1702e:	9b08      	ldr	r3, [sp, #32]
   17030:	2b00      	cmp	r3, #0
   17032:	bfa8      	it	ge
   17034:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
   17036:	f2c0 8273 	blt.w	17520 <_dtoa_r+0xda0>
   1703a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1703c:	4620      	mov	r0, r4
   1703e:	2101      	movs	r1, #1
   17040:	449a      	add	sl, r3
   17042:	18d2      	adds	r2, r2, r3
   17044:	920f      	str	r2, [sp, #60]	; 0x3c
   17046:	f001 ff01 	bl	18e4c <__i2b>
   1704a:	900c      	str	r0, [sp, #48]	; 0x30
   1704c:	e708      	b.n	16e60 <_dtoa_r+0x6e0>
   1704e:	9b08      	ldr	r3, [sp, #32]
   17050:	b973      	cbnz	r3, 17070 <_dtoa_r+0x8f0>
   17052:	f240 0300 	movw	r3, #0
   17056:	2200      	movs	r2, #0
   17058:	f2c4 0314 	movt	r3, #16404	; 0x4014
   1705c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17060:	f002 fe8c 	bl	19d7c <__aeabi_dmul>
   17064:	4642      	mov	r2, r8
   17066:	464b      	mov	r3, r9
   17068:	f003 f90e 	bl	1a288 <__aeabi_dcmpge>
   1706c:	2800      	cmp	r0, #0
   1706e:	d06a      	beq.n	17146 <_dtoa_r+0x9c6>
   17070:	2200      	movs	r2, #0
   17072:	9206      	str	r2, [sp, #24]
   17074:	920c      	str	r2, [sp, #48]	; 0x30
   17076:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   17078:	2700      	movs	r7, #0
   1707a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   1707e:	43de      	mvns	r6, r3
   17080:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17082:	e781      	b.n	16f88 <_dtoa_r+0x808>
   17084:	2100      	movs	r1, #0
   17086:	9116      	str	r1, [sp, #88]	; 0x58
   17088:	982b      	ldr	r0, [sp, #172]	; 0xac
   1708a:	2800      	cmp	r0, #0
   1708c:	f340 819f 	ble.w	173ce <_dtoa_r+0xc4e>
   17090:	982b      	ldr	r0, [sp, #172]	; 0xac
   17092:	4601      	mov	r1, r0
   17094:	9011      	str	r0, [sp, #68]	; 0x44
   17096:	9008      	str	r0, [sp, #32]
   17098:	6a65      	ldr	r5, [r4, #36]	; 0x24
   1709a:	2200      	movs	r2, #0
   1709c:	2917      	cmp	r1, #23
   1709e:	606a      	str	r2, [r5, #4]
   170a0:	f240 82ab 	bls.w	175fa <_dtoa_r+0xe7a>
   170a4:	2304      	movs	r3, #4
   170a6:	005b      	lsls	r3, r3, #1
   170a8:	3201      	adds	r2, #1
   170aa:	f103 0014 	add.w	r0, r3, #20
   170ae:	4288      	cmp	r0, r1
   170b0:	d9f9      	bls.n	170a6 <_dtoa_r+0x926>
   170b2:	9b08      	ldr	r3, [sp, #32]
   170b4:	606a      	str	r2, [r5, #4]
   170b6:	2b0e      	cmp	r3, #14
   170b8:	bf8c      	ite	hi
   170ba:	2700      	movhi	r7, #0
   170bc:	f007 0701 	andls.w	r7, r7, #1
   170c0:	e49d      	b.n	169fe <_dtoa_r+0x27e>
   170c2:	2201      	movs	r2, #1
   170c4:	9216      	str	r2, [sp, #88]	; 0x58
   170c6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   170c8:	18f3      	adds	r3, r6, r3
   170ca:	9311      	str	r3, [sp, #68]	; 0x44
   170cc:	1c59      	adds	r1, r3, #1
   170ce:	2900      	cmp	r1, #0
   170d0:	bfc8      	it	gt
   170d2:	9108      	strgt	r1, [sp, #32]
   170d4:	dce0      	bgt.n	17098 <_dtoa_r+0x918>
   170d6:	290e      	cmp	r1, #14
   170d8:	bf8c      	ite	hi
   170da:	2700      	movhi	r7, #0
   170dc:	f007 0701 	andls.w	r7, r7, #1
   170e0:	9108      	str	r1, [sp, #32]
   170e2:	e489      	b.n	169f8 <_dtoa_r+0x278>
   170e4:	2301      	movs	r3, #1
   170e6:	9316      	str	r3, [sp, #88]	; 0x58
   170e8:	e7ce      	b.n	17088 <_dtoa_r+0x908>
   170ea:	2200      	movs	r2, #0
   170ec:	9216      	str	r2, [sp, #88]	; 0x58
   170ee:	e7ea      	b.n	170c6 <_dtoa_r+0x946>
   170f0:	f04f 33ff 	mov.w	r3, #4294967295
   170f4:	2700      	movs	r7, #0
   170f6:	2001      	movs	r0, #1
   170f8:	9311      	str	r3, [sp, #68]	; 0x44
   170fa:	9016      	str	r0, [sp, #88]	; 0x58
   170fc:	9308      	str	r3, [sp, #32]
   170fe:	972b      	str	r7, [sp, #172]	; 0xac
   17100:	e47a      	b.n	169f8 <_dtoa_r+0x278>
   17102:	f1b8 0f00 	cmp.w	r8, #0
   17106:	f47f aef2 	bne.w	16eee <_dtoa_r+0x76e>
   1710a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
   1710e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17112:	2b00      	cmp	r3, #0
   17114:	f47f aeeb 	bne.w	16eee <_dtoa_r+0x76e>
   17118:	f240 0300 	movw	r3, #0
   1711c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   17120:	ea09 0303 	and.w	r3, r9, r3
   17124:	2b00      	cmp	r3, #0
   17126:	f43f aee2 	beq.w	16eee <_dtoa_r+0x76e>
   1712a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1712c:	f10a 0a01 	add.w	sl, sl, #1
   17130:	2701      	movs	r7, #1
   17132:	3201      	adds	r2, #1
   17134:	920f      	str	r2, [sp, #60]	; 0x3c
   17136:	e6db      	b.n	16ef0 <_dtoa_r+0x770>
   17138:	4635      	mov	r5, r6
   1713a:	465c      	mov	r4, fp
   1713c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   1713e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17142:	9612      	str	r6, [sp, #72]	; 0x48
   17144:	e738      	b.n	16fb8 <_dtoa_r+0x838>
   17146:	2000      	movs	r0, #0
   17148:	9006      	str	r0, [sp, #24]
   1714a:	900c      	str	r0, [sp, #48]	; 0x30
   1714c:	e714      	b.n	16f78 <_dtoa_r+0x7f8>
   1714e:	4639      	mov	r1, r7
   17150:	4620      	mov	r0, r4
   17152:	f001 fc4d 	bl	189f0 <_Bfree>
   17156:	e72a      	b.n	16fae <_dtoa_r+0x82e>
   17158:	f1c3 0320 	rsb	r3, r3, #32
   1715c:	2b04      	cmp	r3, #4
   1715e:	f340 8254 	ble.w	1760a <_dtoa_r+0xe8a>
   17162:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17164:	3b04      	subs	r3, #4
   17166:	449a      	add	sl, r3
   17168:	18ed      	adds	r5, r5, r3
   1716a:	18c9      	adds	r1, r1, r3
   1716c:	910f      	str	r1, [sp, #60]	; 0x3c
   1716e:	e6cf      	b.n	16f10 <_dtoa_r+0x790>
   17170:	9916      	ldr	r1, [sp, #88]	; 0x58
   17172:	2900      	cmp	r1, #0
   17174:	f000 8131 	beq.w	173da <_dtoa_r+0xc5a>
   17178:	2d00      	cmp	r5, #0
   1717a:	dd05      	ble.n	17188 <_dtoa_r+0xa08>
   1717c:	990c      	ldr	r1, [sp, #48]	; 0x30
   1717e:	462a      	mov	r2, r5
   17180:	4620      	mov	r0, r4
   17182:	f001 fd6b 	bl	18c5c <__lshift>
   17186:	900c      	str	r0, [sp, #48]	; 0x30
   17188:	2f00      	cmp	r7, #0
   1718a:	f040 81ea 	bne.w	17562 <_dtoa_r+0xde2>
   1718e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17192:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17194:	2301      	movs	r3, #1
   17196:	f008 0001 	and.w	r0, r8, #1
   1719a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   1719c:	9011      	str	r0, [sp, #68]	; 0x44
   1719e:	950f      	str	r5, [sp, #60]	; 0x3c
   171a0:	461d      	mov	r5, r3
   171a2:	960c      	str	r6, [sp, #48]	; 0x30
   171a4:	9906      	ldr	r1, [sp, #24]
   171a6:	4658      	mov	r0, fp
   171a8:	f7ff fa5a 	bl	16660 <quorem>
   171ac:	4639      	mov	r1, r7
   171ae:	3030      	adds	r0, #48	; 0x30
   171b0:	900b      	str	r0, [sp, #44]	; 0x2c
   171b2:	4658      	mov	r0, fp
   171b4:	f001 fae2 	bl	1877c <__mcmp>
   171b8:	9906      	ldr	r1, [sp, #24]
   171ba:	4652      	mov	r2, sl
   171bc:	4606      	mov	r6, r0
   171be:	4620      	mov	r0, r4
   171c0:	f001 fcd0 	bl	18b64 <__mdiff>
   171c4:	68c3      	ldr	r3, [r0, #12]
   171c6:	4680      	mov	r8, r0
   171c8:	2b00      	cmp	r3, #0
   171ca:	d03d      	beq.n	17248 <_dtoa_r+0xac8>
   171cc:	f04f 0901 	mov.w	r9, #1
   171d0:	4641      	mov	r1, r8
   171d2:	4620      	mov	r0, r4
   171d4:	f001 fc0c 	bl	189f0 <_Bfree>
   171d8:	992a      	ldr	r1, [sp, #168]	; 0xa8
   171da:	ea59 0101 	orrs.w	r1, r9, r1
   171de:	d103      	bne.n	171e8 <_dtoa_r+0xa68>
   171e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
   171e2:	2a00      	cmp	r2, #0
   171e4:	f000 81eb 	beq.w	175be <_dtoa_r+0xe3e>
   171e8:	2e00      	cmp	r6, #0
   171ea:	f2c0 819e 	blt.w	1752a <_dtoa_r+0xdaa>
   171ee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   171f0:	4332      	orrs	r2, r6
   171f2:	d103      	bne.n	171fc <_dtoa_r+0xa7c>
   171f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   171f6:	2b00      	cmp	r3, #0
   171f8:	f000 8197 	beq.w	1752a <_dtoa_r+0xdaa>
   171fc:	f1b9 0f00 	cmp.w	r9, #0
   17200:	f300 81ce 	bgt.w	175a0 <_dtoa_r+0xe20>
   17204:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17206:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17208:	f801 2b01 	strb.w	r2, [r1], #1
   1720c:	9b08      	ldr	r3, [sp, #32]
   1720e:	910f      	str	r1, [sp, #60]	; 0x3c
   17210:	429d      	cmp	r5, r3
   17212:	f000 81c2 	beq.w	1759a <_dtoa_r+0xe1a>
   17216:	4659      	mov	r1, fp
   17218:	220a      	movs	r2, #10
   1721a:	2300      	movs	r3, #0
   1721c:	4620      	mov	r0, r4
   1721e:	f001 fe1f 	bl	18e60 <__multadd>
   17222:	4557      	cmp	r7, sl
   17224:	4639      	mov	r1, r7
   17226:	4683      	mov	fp, r0
   17228:	d014      	beq.n	17254 <_dtoa_r+0xad4>
   1722a:	220a      	movs	r2, #10
   1722c:	2300      	movs	r3, #0
   1722e:	4620      	mov	r0, r4
   17230:	3501      	adds	r5, #1
   17232:	f001 fe15 	bl	18e60 <__multadd>
   17236:	4651      	mov	r1, sl
   17238:	220a      	movs	r2, #10
   1723a:	2300      	movs	r3, #0
   1723c:	4607      	mov	r7, r0
   1723e:	4620      	mov	r0, r4
   17240:	f001 fe0e 	bl	18e60 <__multadd>
   17244:	4682      	mov	sl, r0
   17246:	e7ad      	b.n	171a4 <_dtoa_r+0xa24>
   17248:	4658      	mov	r0, fp
   1724a:	4641      	mov	r1, r8
   1724c:	f001 fa96 	bl	1877c <__mcmp>
   17250:	4681      	mov	r9, r0
   17252:	e7bd      	b.n	171d0 <_dtoa_r+0xa50>
   17254:	4620      	mov	r0, r4
   17256:	220a      	movs	r2, #10
   17258:	2300      	movs	r3, #0
   1725a:	3501      	adds	r5, #1
   1725c:	f001 fe00 	bl	18e60 <__multadd>
   17260:	4607      	mov	r7, r0
   17262:	4682      	mov	sl, r0
   17264:	e79e      	b.n	171a4 <_dtoa_r+0xa24>
   17266:	9612      	str	r6, [sp, #72]	; 0x48
   17268:	f8dd c020 	ldr.w	ip, [sp, #32]
   1726c:	e459      	b.n	16b22 <_dtoa_r+0x3a2>
   1726e:	4275      	negs	r5, r6
   17270:	2d00      	cmp	r5, #0
   17272:	f040 8101 	bne.w	17478 <_dtoa_r+0xcf8>
   17276:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1727a:	f04f 0802 	mov.w	r8, #2
   1727e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17282:	e40c      	b.n	16a9e <_dtoa_r+0x31e>
   17284:	f643 6188 	movw	r1, #16008	; 0x3e88
   17288:	4642      	mov	r2, r8
   1728a:	f2c0 0102 	movt	r1, #2
   1728e:	464b      	mov	r3, r9
   17290:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
   17294:	f8cd c00c 	str.w	ip, [sp, #12]
   17298:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1729a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   1729e:	f002 fd6d 	bl	19d7c <__aeabi_dmul>
   172a2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   172a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172aa:	f003 f801 	bl	1a2b0 <__aeabi_d2iz>
   172ae:	4607      	mov	r7, r0
   172b0:	f002 fcfe 	bl	19cb0 <__aeabi_i2d>
   172b4:	460b      	mov	r3, r1
   172b6:	4602      	mov	r2, r0
   172b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172bc:	f002 fbaa 	bl	19a14 <__aeabi_dsub>
   172c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
   172c4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   172c8:	f805 3b01 	strb.w	r3, [r5], #1
   172cc:	f8dd c00c 	ldr.w	ip, [sp, #12]
   172d0:	f1bc 0f01 	cmp.w	ip, #1
   172d4:	d029      	beq.n	1732a <_dtoa_r+0xbaa>
   172d6:	46d1      	mov	r9, sl
   172d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   172dc:	46b2      	mov	sl, r6
   172de:	9e10      	ldr	r6, [sp, #64]	; 0x40
   172e0:	951c      	str	r5, [sp, #112]	; 0x70
   172e2:	2701      	movs	r7, #1
   172e4:	4665      	mov	r5, ip
   172e6:	46a0      	mov	r8, r4
   172e8:	f240 0300 	movw	r3, #0
   172ec:	2200      	movs	r2, #0
   172ee:	f2c4 0324 	movt	r3, #16420	; 0x4024
   172f2:	f002 fd43 	bl	19d7c <__aeabi_dmul>
   172f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   172fa:	f002 ffd9 	bl	1a2b0 <__aeabi_d2iz>
   172fe:	4604      	mov	r4, r0
   17300:	f002 fcd6 	bl	19cb0 <__aeabi_i2d>
   17304:	3430      	adds	r4, #48	; 0x30
   17306:	4602      	mov	r2, r0
   17308:	460b      	mov	r3, r1
   1730a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1730e:	f002 fb81 	bl	19a14 <__aeabi_dsub>
   17312:	55f4      	strb	r4, [r6, r7]
   17314:	3701      	adds	r7, #1
   17316:	42af      	cmp	r7, r5
   17318:	d1e6      	bne.n	172e8 <_dtoa_r+0xb68>
   1731a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   1731c:	3f01      	subs	r7, #1
   1731e:	4656      	mov	r6, sl
   17320:	4644      	mov	r4, r8
   17322:	46ca      	mov	sl, r9
   17324:	19ed      	adds	r5, r5, r7
   17326:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1732a:	f240 0300 	movw	r3, #0
   1732e:	2200      	movs	r2, #0
   17330:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   17334:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   17338:	f002 fb6e 	bl	19a18 <__adddf3>
   1733c:	4602      	mov	r2, r0
   1733e:	460b      	mov	r3, r1
   17340:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17344:	f002 ffaa 	bl	1a29c <__aeabi_dcmpgt>
   17348:	b9f0      	cbnz	r0, 17388 <_dtoa_r+0xc08>
   1734a:	f240 0100 	movw	r1, #0
   1734e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   17352:	2000      	movs	r0, #0
   17354:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17358:	f002 fb5c 	bl	19a14 <__aeabi_dsub>
   1735c:	4602      	mov	r2, r0
   1735e:	460b      	mov	r3, r1
   17360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17364:	f002 ff7c 	bl	1a260 <__aeabi_dcmplt>
   17368:	2800      	cmp	r0, #0
   1736a:	f43f acac 	beq.w	16cc6 <_dtoa_r+0x546>
   1736e:	462b      	mov	r3, r5
   17370:	461d      	mov	r5, r3
   17372:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17376:	2a30      	cmp	r2, #48	; 0x30
   17378:	d0fa      	beq.n	17370 <_dtoa_r+0xbf0>
   1737a:	e61d      	b.n	16fb8 <_dtoa_r+0x838>
   1737c:	9810      	ldr	r0, [sp, #64]	; 0x40
   1737e:	f7ff ba40 	b.w	16802 <_dtoa_r+0x82>
   17382:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17386:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17388:	9e12      	ldr	r6, [sp, #72]	; 0x48
   1738a:	9910      	ldr	r1, [sp, #64]	; 0x40
   1738c:	e550      	b.n	16e30 <_dtoa_r+0x6b0>
   1738e:	4658      	mov	r0, fp
   17390:	9906      	ldr	r1, [sp, #24]
   17392:	f001 f9f3 	bl	1877c <__mcmp>
   17396:	2800      	cmp	r0, #0
   17398:	f6bf add0 	bge.w	16f3c <_dtoa_r+0x7bc>
   1739c:	4659      	mov	r1, fp
   1739e:	4620      	mov	r0, r4
   173a0:	220a      	movs	r2, #10
   173a2:	2300      	movs	r3, #0
   173a4:	f001 fd5c 	bl	18e60 <__multadd>
   173a8:	9916      	ldr	r1, [sp, #88]	; 0x58
   173aa:	3e01      	subs	r6, #1
   173ac:	4683      	mov	fp, r0
   173ae:	2900      	cmp	r1, #0
   173b0:	f040 8119 	bne.w	175e6 <_dtoa_r+0xe66>
   173b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
   173b6:	9208      	str	r2, [sp, #32]
   173b8:	e5c0      	b.n	16f3c <_dtoa_r+0x7bc>
   173ba:	9806      	ldr	r0, [sp, #24]
   173bc:	6903      	ldr	r3, [r0, #16]
   173be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   173c2:	6918      	ldr	r0, [r3, #16]
   173c4:	f001 f988 	bl	186d8 <__hi0bits>
   173c8:	f1c0 0320 	rsb	r3, r0, #32
   173cc:	e595      	b.n	16efa <_dtoa_r+0x77a>
   173ce:	2101      	movs	r1, #1
   173d0:	9111      	str	r1, [sp, #68]	; 0x44
   173d2:	9108      	str	r1, [sp, #32]
   173d4:	912b      	str	r1, [sp, #172]	; 0xac
   173d6:	f7ff bb0f 	b.w	169f8 <_dtoa_r+0x278>
   173da:	9d10      	ldr	r5, [sp, #64]	; 0x40
   173dc:	46b1      	mov	r9, r6
   173de:	9f16      	ldr	r7, [sp, #88]	; 0x58
   173e0:	46aa      	mov	sl, r5
   173e2:	f8dd 8018 	ldr.w	r8, [sp, #24]
   173e6:	9e08      	ldr	r6, [sp, #32]
   173e8:	e002      	b.n	173f0 <_dtoa_r+0xc70>
   173ea:	f001 fd39 	bl	18e60 <__multadd>
   173ee:	4683      	mov	fp, r0
   173f0:	4641      	mov	r1, r8
   173f2:	4658      	mov	r0, fp
   173f4:	f7ff f934 	bl	16660 <quorem>
   173f8:	3501      	adds	r5, #1
   173fa:	220a      	movs	r2, #10
   173fc:	2300      	movs	r3, #0
   173fe:	4659      	mov	r1, fp
   17400:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   17404:	f80a c007 	strb.w	ip, [sl, r7]
   17408:	3701      	adds	r7, #1
   1740a:	4620      	mov	r0, r4
   1740c:	42be      	cmp	r6, r7
   1740e:	dcec      	bgt.n	173ea <_dtoa_r+0xc6a>
   17410:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17414:	464e      	mov	r6, r9
   17416:	2700      	movs	r7, #0
   17418:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   1741c:	4659      	mov	r1, fp
   1741e:	2201      	movs	r2, #1
   17420:	4620      	mov	r0, r4
   17422:	f001 fc1b 	bl	18c5c <__lshift>
   17426:	9906      	ldr	r1, [sp, #24]
   17428:	4683      	mov	fp, r0
   1742a:	f001 f9a7 	bl	1877c <__mcmp>
   1742e:	2800      	cmp	r0, #0
   17430:	dd0f      	ble.n	17452 <_dtoa_r+0xcd2>
   17432:	9910      	ldr	r1, [sp, #64]	; 0x40
   17434:	e000      	b.n	17438 <_dtoa_r+0xcb8>
   17436:	461d      	mov	r5, r3
   17438:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   1743c:	1e6b      	subs	r3, r5, #1
   1743e:	2a39      	cmp	r2, #57	; 0x39
   17440:	f040 808c 	bne.w	1755c <_dtoa_r+0xddc>
   17444:	428b      	cmp	r3, r1
   17446:	d1f6      	bne.n	17436 <_dtoa_r+0xcb6>
   17448:	9910      	ldr	r1, [sp, #64]	; 0x40
   1744a:	2331      	movs	r3, #49	; 0x31
   1744c:	3601      	adds	r6, #1
   1744e:	700b      	strb	r3, [r1, #0]
   17450:	e59a      	b.n	16f88 <_dtoa_r+0x808>
   17452:	d103      	bne.n	1745c <_dtoa_r+0xcdc>
   17454:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17456:	f010 0f01 	tst.w	r0, #1
   1745a:	d1ea      	bne.n	17432 <_dtoa_r+0xcb2>
   1745c:	462b      	mov	r3, r5
   1745e:	461d      	mov	r5, r3
   17460:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   17464:	2a30      	cmp	r2, #48	; 0x30
   17466:	d0fa      	beq.n	1745e <_dtoa_r+0xcde>
   17468:	e58e      	b.n	16f88 <_dtoa_r+0x808>
   1746a:	4659      	mov	r1, fp
   1746c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1746e:	4620      	mov	r0, r4
   17470:	f001 fd3a 	bl	18ee8 <__pow5mult>
   17474:	4683      	mov	fp, r0
   17476:	e528      	b.n	16eca <_dtoa_r+0x74a>
   17478:	f005 030f 	and.w	r3, r5, #15
   1747c:	f643 6288 	movw	r2, #16008	; 0x3e88
   17480:	f2c0 0202 	movt	r2, #2
   17484:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17488:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   1748c:	e9d3 2300 	ldrd	r2, r3, [r3]
   17490:	f002 fc74 	bl	19d7c <__aeabi_dmul>
   17494:	112d      	asrs	r5, r5, #4
   17496:	bf08      	it	eq
   17498:	f04f 0802 	moveq.w	r8, #2
   1749c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   174a0:	f43f aafd 	beq.w	16a9e <_dtoa_r+0x31e>
   174a4:	f643 7760 	movw	r7, #16224	; 0x3f60
   174a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   174ac:	f04f 0802 	mov.w	r8, #2
   174b0:	f2c0 0702 	movt	r7, #2
   174b4:	f015 0f01 	tst.w	r5, #1
   174b8:	4610      	mov	r0, r2
   174ba:	4619      	mov	r1, r3
   174bc:	d007      	beq.n	174ce <_dtoa_r+0xd4e>
   174be:	e9d7 2300 	ldrd	r2, r3, [r7]
   174c2:	f108 0801 	add.w	r8, r8, #1
   174c6:	f002 fc59 	bl	19d7c <__aeabi_dmul>
   174ca:	4602      	mov	r2, r0
   174cc:	460b      	mov	r3, r1
   174ce:	3708      	adds	r7, #8
   174d0:	106d      	asrs	r5, r5, #1
   174d2:	d1ef      	bne.n	174b4 <_dtoa_r+0xd34>
   174d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   174d8:	f7ff bae1 	b.w	16a9e <_dtoa_r+0x31e>
   174dc:	9915      	ldr	r1, [sp, #84]	; 0x54
   174de:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   174e0:	1a5b      	subs	r3, r3, r1
   174e2:	18c9      	adds	r1, r1, r3
   174e4:	18d2      	adds	r2, r2, r3
   174e6:	9115      	str	r1, [sp, #84]	; 0x54
   174e8:	9217      	str	r2, [sp, #92]	; 0x5c
   174ea:	e5a0      	b.n	1702e <_dtoa_r+0x8ae>
   174ec:	4659      	mov	r1, fp
   174ee:	4620      	mov	r0, r4
   174f0:	f001 fcfa 	bl	18ee8 <__pow5mult>
   174f4:	4683      	mov	fp, r0
   174f6:	e4e8      	b.n	16eca <_dtoa_r+0x74a>
   174f8:	9919      	ldr	r1, [sp, #100]	; 0x64
   174fa:	2900      	cmp	r1, #0
   174fc:	d047      	beq.n	1758e <_dtoa_r+0xe0e>
   174fe:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17502:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17504:	3303      	adds	r3, #3
   17506:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17508:	e597      	b.n	1703a <_dtoa_r+0x8ba>
   1750a:	3201      	adds	r2, #1
   1750c:	b2d2      	uxtb	r2, r2
   1750e:	e49d      	b.n	16e4c <_dtoa_r+0x6cc>
   17510:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17514:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   17518:	9e1d      	ldr	r6, [sp, #116]	; 0x74
   1751a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   1751c:	f7ff bbd3 	b.w	16cc6 <_dtoa_r+0x546>
   17520:	990f      	ldr	r1, [sp, #60]	; 0x3c
   17522:	2300      	movs	r3, #0
   17524:	9808      	ldr	r0, [sp, #32]
   17526:	1a0d      	subs	r5, r1, r0
   17528:	e587      	b.n	1703a <_dtoa_r+0x8ba>
   1752a:	f1b9 0f00 	cmp.w	r9, #0
   1752e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17530:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   17532:	dd0f      	ble.n	17554 <_dtoa_r+0xdd4>
   17534:	4659      	mov	r1, fp
   17536:	2201      	movs	r2, #1
   17538:	4620      	mov	r0, r4
   1753a:	f001 fb8f 	bl	18c5c <__lshift>
   1753e:	9906      	ldr	r1, [sp, #24]
   17540:	4683      	mov	fp, r0
   17542:	f001 f91b 	bl	1877c <__mcmp>
   17546:	2800      	cmp	r0, #0
   17548:	dd47      	ble.n	175da <_dtoa_r+0xe5a>
   1754a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   1754c:	2939      	cmp	r1, #57	; 0x39
   1754e:	d031      	beq.n	175b4 <_dtoa_r+0xe34>
   17550:	3101      	adds	r1, #1
   17552:	910b      	str	r1, [sp, #44]	; 0x2c
   17554:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17556:	f805 2b01 	strb.w	r2, [r5], #1
   1755a:	e515      	b.n	16f88 <_dtoa_r+0x808>
   1755c:	3201      	adds	r2, #1
   1755e:	701a      	strb	r2, [r3, #0]
   17560:	e512      	b.n	16f88 <_dtoa_r+0x808>
   17562:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   17564:	4620      	mov	r0, r4
   17566:	6851      	ldr	r1, [r2, #4]
   17568:	f001 fa5e 	bl	18a28 <_Balloc>
   1756c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1756e:	f103 010c 	add.w	r1, r3, #12
   17572:	691a      	ldr	r2, [r3, #16]
   17574:	3202      	adds	r2, #2
   17576:	0092      	lsls	r2, r2, #2
   17578:	4605      	mov	r5, r0
   1757a:	300c      	adds	r0, #12
   1757c:	f7fc ffc2 	bl	14504 <memcpy>
   17580:	4620      	mov	r0, r4
   17582:	4629      	mov	r1, r5
   17584:	2201      	movs	r2, #1
   17586:	f001 fb69 	bl	18c5c <__lshift>
   1758a:	4682      	mov	sl, r0
   1758c:	e601      	b.n	17192 <_dtoa_r+0xa12>
   1758e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   17590:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17592:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17594:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   17598:	e54f      	b.n	1703a <_dtoa_r+0x8ba>
   1759a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1759c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   1759e:	e73d      	b.n	1741c <_dtoa_r+0xc9c>
   175a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   175a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   175a4:	2b39      	cmp	r3, #57	; 0x39
   175a6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   175a8:	d004      	beq.n	175b4 <_dtoa_r+0xe34>
   175aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
   175ac:	1c43      	adds	r3, r0, #1
   175ae:	f805 3b01 	strb.w	r3, [r5], #1
   175b2:	e4e9      	b.n	16f88 <_dtoa_r+0x808>
   175b4:	2339      	movs	r3, #57	; 0x39
   175b6:	f805 3b01 	strb.w	r3, [r5], #1
   175ba:	9910      	ldr	r1, [sp, #64]	; 0x40
   175bc:	e73c      	b.n	17438 <_dtoa_r+0xcb8>
   175be:	980b      	ldr	r0, [sp, #44]	; 0x2c
   175c0:	4633      	mov	r3, r6
   175c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   175c4:	2839      	cmp	r0, #57	; 0x39
   175c6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   175c8:	d0f4      	beq.n	175b4 <_dtoa_r+0xe34>
   175ca:	2b00      	cmp	r3, #0
   175cc:	dd01      	ble.n	175d2 <_dtoa_r+0xe52>
   175ce:	3001      	adds	r0, #1
   175d0:	900b      	str	r0, [sp, #44]	; 0x2c
   175d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   175d4:	f805 1b01 	strb.w	r1, [r5], #1
   175d8:	e4d6      	b.n	16f88 <_dtoa_r+0x808>
   175da:	d1bb      	bne.n	17554 <_dtoa_r+0xdd4>
   175dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
   175de:	f010 0f01 	tst.w	r0, #1
   175e2:	d0b7      	beq.n	17554 <_dtoa_r+0xdd4>
   175e4:	e7b1      	b.n	1754a <_dtoa_r+0xdca>
   175e6:	2300      	movs	r3, #0
   175e8:	990c      	ldr	r1, [sp, #48]	; 0x30
   175ea:	4620      	mov	r0, r4
   175ec:	220a      	movs	r2, #10
   175ee:	f001 fc37 	bl	18e60 <__multadd>
   175f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   175f4:	9308      	str	r3, [sp, #32]
   175f6:	900c      	str	r0, [sp, #48]	; 0x30
   175f8:	e4a0      	b.n	16f3c <_dtoa_r+0x7bc>
   175fa:	9908      	ldr	r1, [sp, #32]
   175fc:	290e      	cmp	r1, #14
   175fe:	bf8c      	ite	hi
   17600:	2700      	movhi	r7, #0
   17602:	f007 0701 	andls.w	r7, r7, #1
   17606:	f7ff b9fa 	b.w	169fe <_dtoa_r+0x27e>
   1760a:	f43f ac81 	beq.w	16f10 <_dtoa_r+0x790>
   1760e:	331c      	adds	r3, #28
   17610:	e479      	b.n	16f06 <_dtoa_r+0x786>
   17612:	2701      	movs	r7, #1
   17614:	f7ff b98a 	b.w	1692c <_dtoa_r+0x1ac>

00017618 <print_e>:
   17618:	b5f0      	push	{r4, r5, r6, r7, lr}
   1761a:	b08b      	sub	sp, #44	; 0x2c
   1761c:	460e      	mov	r6, r1
   1761e:	2102      	movs	r1, #2
   17620:	9c10      	ldr	r4, [sp, #64]	; 0x40
   17622:	9100      	str	r1, [sp, #0]
   17624:	9f12      	ldr	r7, [sp, #72]	; 0x48
   17626:	1c61      	adds	r1, r4, #1
   17628:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
   1762c:	9101      	str	r1, [sp, #4]
   1762e:	a907      	add	r1, sp, #28
   17630:	9102      	str	r1, [sp, #8]
   17632:	a909      	add	r1, sp, #36	; 0x24
   17634:	9103      	str	r1, [sp, #12]
   17636:	a908      	add	r1, sp, #32
   17638:	9104      	str	r1, [sp, #16]
   1763a:	f7ff f8a1 	bl	16780 <_dtoa_r>
   1763e:	f242 730f 	movw	r3, #9999	; 0x270f
   17642:	4601      	mov	r1, r0
   17644:	9807      	ldr	r0, [sp, #28]
   17646:	4298      	cmp	r0, r3
   17648:	d079      	beq.n	1773e <print_e+0x126>
   1764a:	780a      	ldrb	r2, [r1, #0]
   1764c:	4633      	mov	r3, r6
   1764e:	4327      	orrs	r7, r4
   17650:	bf08      	it	eq
   17652:	463c      	moveq	r4, r7
   17654:	f803 2b01 	strb.w	r2, [r3], #1
   17658:	d020      	beq.n	1769c <print_e+0x84>
   1765a:	222e      	movs	r2, #46	; 0x2e
   1765c:	7072      	strb	r2, [r6, #1]
   1765e:	784a      	ldrb	r2, [r1, #1]
   17660:	2c00      	cmp	r4, #0
   17662:	bfd4      	ite	le
   17664:	2700      	movle	r7, #0
   17666:	2701      	movgt	r7, #1
   17668:	3301      	adds	r3, #1
   1766a:	2a00      	cmp	r2, #0
   1766c:	bf0c      	ite	eq
   1766e:	2700      	moveq	r7, #0
   17670:	f007 0701 	andne.w	r7, r7, #1
   17674:	b197      	cbz	r7, 1769c <print_e+0x84>
   17676:	3603      	adds	r6, #3
   17678:	f806 2c01 	strb.w	r2, [r6, #-1]
   1767c:	3c01      	subs	r4, #1
   1767e:	788a      	ldrb	r2, [r1, #2]
   17680:	4633      	mov	r3, r6
   17682:	3101      	adds	r1, #1
   17684:	3601      	adds	r6, #1
   17686:	1e10      	subs	r0, r2, #0
   17688:	bf18      	it	ne
   1768a:	2001      	movne	r0, #1
   1768c:	2c00      	cmp	r4, #0
   1768e:	bfd4      	ite	le
   17690:	2000      	movle	r0, #0
   17692:	f000 0001 	andgt.w	r0, r0, #1
   17696:	2800      	cmp	r0, #0
   17698:	d1ee      	bne.n	17678 <print_e+0x60>
   1769a:	9807      	ldr	r0, [sp, #28]
   1769c:	2d67      	cmp	r5, #103	; 0x67
   1769e:	d040      	beq.n	17722 <print_e+0x10a>
   176a0:	2d47      	cmp	r5, #71	; 0x47
   176a2:	d04a      	beq.n	1773a <print_e+0x122>
   176a4:	2c00      	cmp	r4, #0
   176a6:	dd06      	ble.n	176b6 <print_e+0x9e>
   176a8:	2200      	movs	r2, #0
   176aa:	2130      	movs	r1, #48	; 0x30
   176ac:	5499      	strb	r1, [r3, r2]
   176ae:	3201      	adds	r2, #1
   176b0:	42a2      	cmp	r2, r4
   176b2:	d1fb      	bne.n	176ac <print_e+0x94>
   176b4:	189b      	adds	r3, r3, r2
   176b6:	461c      	mov	r4, r3
   176b8:	3801      	subs	r0, #1
   176ba:	f804 5b01 	strb.w	r5, [r4], #1
   176be:	d436      	bmi.n	1772e <print_e+0x116>
   176c0:	3401      	adds	r4, #1
   176c2:	4602      	mov	r2, r0
   176c4:	212b      	movs	r1, #43	; 0x2b
   176c6:	7059      	strb	r1, [r3, #1]
   176c8:	2a63      	cmp	r2, #99	; 0x63
   176ca:	dd11      	ble.n	176f0 <print_e+0xd8>
   176cc:	f248 531f 	movw	r3, #34079	; 0x851f
   176d0:	17d1      	asrs	r1, r2, #31
   176d2:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   176d6:	fb83 5302 	smull	r5, r3, r3, r2
   176da:	ebc1 1363 	rsb	r3, r1, r3, asr #5
   176de:	f103 0230 	add.w	r2, r3, #48	; 0x30
   176e2:	f804 2b01 	strb.w	r2, [r4], #1
   176e6:	f06f 0263 	mvn.w	r2, #99	; 0x63
   176ea:	fb02 0203 	mla	r2, r2, r3, r0
   176ee:	4610      	mov	r0, r2
   176f0:	f246 6167 	movw	r1, #26215	; 0x6667
   176f4:	ea4f 7ce2 	mov.w	ip, r2, asr #31
   176f8:	f2c6 6166 	movt	r1, #26214	; 0x6666
   176fc:	4623      	mov	r3, r4
   176fe:	fb81 5202 	smull	r5, r2, r1, r2
   17702:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
   17706:	f102 0130 	add.w	r1, r2, #48	; 0x30
   1770a:	f803 1b01 	strb.w	r1, [r3], #1
   1770e:	f06f 0109 	mvn.w	r1, #9
   17712:	fb01 0202 	mla	r2, r1, r2, r0
   17716:	3230      	adds	r2, #48	; 0x30
   17718:	7062      	strb	r2, [r4, #1]
   1771a:	2200      	movs	r2, #0
   1771c:	705a      	strb	r2, [r3, #1]
   1771e:	b00b      	add	sp, #44	; 0x2c
   17720:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17722:	2565      	movs	r5, #101	; 0x65
   17724:	461c      	mov	r4, r3
   17726:	3801      	subs	r0, #1
   17728:	f804 5b01 	strb.w	r5, [r4], #1
   1772c:	d5c8      	bpl.n	176c0 <print_e+0xa8>
   1772e:	4242      	negs	r2, r0
   17730:	212d      	movs	r1, #45	; 0x2d
   17732:	3401      	adds	r4, #1
   17734:	7059      	strb	r1, [r3, #1]
   17736:	4610      	mov	r0, r2
   17738:	e7c6      	b.n	176c8 <print_e+0xb0>
   1773a:	2545      	movs	r5, #69	; 0x45
   1773c:	e7bb      	b.n	176b6 <print_e+0x9e>
   1773e:	4630      	mov	r0, r6
   17740:	f7fd f8e0 	bl	14904 <strcpy>
   17744:	e7eb      	b.n	1771e <print_e+0x106>
   17746:	bf00      	nop

00017748 <_gcvt>:
   17748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1774c:	4616      	mov	r6, r2
   1774e:	b08b      	sub	sp, #44	; 0x2c
   17750:	461d      	mov	r5, r3
   17752:	4680      	mov	r8, r0
   17754:	469b      	mov	fp, r3
   17756:	2200      	movs	r2, #0
   17758:	2300      	movs	r3, #0
   1775a:	4630      	mov	r0, r6
   1775c:	4629      	mov	r1, r5
   1775e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   17760:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17762:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
   17766:	f89d a058 	ldrb.w	sl, [sp, #88]	; 0x58
   1776a:	f002 fd79 	bl	1a260 <__aeabi_dcmplt>
   1776e:	b108      	cbz	r0, 17774 <_gcvt+0x2c>
   17770:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   17774:	4630      	mov	r0, r6
   17776:	2200      	movs	r2, #0
   17778:	2300      	movs	r3, #0
   1777a:	4629      	mov	r1, r5
   1777c:	f002 fd66 	bl	1a24c <__aeabi_dcmpeq>
   17780:	2800      	cmp	r0, #0
   17782:	f040 80c5 	bne.w	17910 <_gcvt+0x1c8>
   17786:	4630      	mov	r0, r6
   17788:	a36f      	add	r3, pc, #444	; (adr r3, 17948 <_gcvt+0x200>)
   1778a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1778e:	4629      	mov	r1, r5
   17790:	f002 fd70 	bl	1a274 <__aeabi_dcmple>
   17794:	2800      	cmp	r0, #0
   17796:	f040 80ab 	bne.w	178f0 <_gcvt+0x1a8>
   1779a:	4620      	mov	r0, r4
   1779c:	f001 f8b8 	bl	18910 <_mprec_log10>
   177a0:	4632      	mov	r2, r6
   177a2:	462b      	mov	r3, r5
   177a4:	f002 fd66 	bl	1a274 <__aeabi_dcmple>
   177a8:	2800      	cmp	r0, #0
   177aa:	f040 80a1 	bne.w	178f0 <_gcvt+0x1a8>
   177ae:	f240 0300 	movw	r3, #0
   177b2:	4630      	mov	r0, r6
   177b4:	2200      	movs	r2, #0
   177b6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   177ba:	4629      	mov	r1, r5
   177bc:	f002 fd50 	bl	1a260 <__aeabi_dcmplt>
   177c0:	2800      	cmp	r0, #0
   177c2:	f040 80aa 	bne.w	1791a <_gcvt+0x1d2>
   177c6:	4632      	mov	r2, r6
   177c8:	4640      	mov	r0, r8
   177ca:	462b      	mov	r3, r5
   177cc:	2102      	movs	r1, #2
   177ce:	9401      	str	r4, [sp, #4]
   177d0:	9100      	str	r1, [sp, #0]
   177d2:	a909      	add	r1, sp, #36	; 0x24
   177d4:	9102      	str	r1, [sp, #8]
   177d6:	a908      	add	r1, sp, #32
   177d8:	9103      	str	r1, [sp, #12]
   177da:	a907      	add	r1, sp, #28
   177dc:	9104      	str	r1, [sp, #16]
   177de:	f7fe ffcf 	bl	16780 <_dtoa_r>
   177e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   177e4:	f242 730f 	movw	r3, #9999	; 0x270f
   177e8:	429a      	cmp	r2, r3
   177ea:	f000 80a1 	beq.w	17930 <_gcvt+0x1e8>
   177ee:	7805      	ldrb	r5, [r0, #0]
   177f0:	2d00      	cmp	r5, #0
   177f2:	f000 80a2 	beq.w	1793a <_gcvt+0x1f2>
   177f6:	2a00      	cmp	r2, #0
   177f8:	bfc8      	it	gt
   177fa:	463b      	movgt	r3, r7
   177fc:	dc02      	bgt.n	17804 <_gcvt+0xbc>
   177fe:	e09e      	b.n	1793e <_gcvt+0x1f6>
   17800:	2a00      	cmp	r2, #0
   17802:	dd25      	ble.n	17850 <_gcvt+0x108>
   17804:	f803 5b01 	strb.w	r5, [r3], #1
   17808:	3c01      	subs	r4, #1
   1780a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1780c:	3a01      	subs	r2, #1
   1780e:	9209      	str	r2, [sp, #36]	; 0x24
   17810:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   17814:	2d00      	cmp	r5, #0
   17816:	d1f3      	bne.n	17800 <_gcvt+0xb8>
   17818:	2a00      	cmp	r2, #0
   1781a:	bfd4      	ite	le
   1781c:	2200      	movle	r2, #0
   1781e:	2201      	movgt	r2, #1
   17820:	2c00      	cmp	r4, #0
   17822:	bfd4      	ite	le
   17824:	2200      	movle	r2, #0
   17826:	f002 0201 	andgt.w	r2, r2, #1
   1782a:	b18a      	cbz	r2, 17850 <_gcvt+0x108>
   1782c:	2130      	movs	r1, #48	; 0x30
   1782e:	f803 1b01 	strb.w	r1, [r3], #1
   17832:	3c01      	subs	r4, #1
   17834:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17836:	3a01      	subs	r2, #1
   17838:	9209      	str	r2, [sp, #36]	; 0x24
   1783a:	2a00      	cmp	r2, #0
   1783c:	bfd4      	ite	le
   1783e:	2200      	movle	r2, #0
   17840:	2201      	movgt	r2, #1
   17842:	2c00      	cmp	r4, #0
   17844:	bfd4      	ite	le
   17846:	2200      	movle	r2, #0
   17848:	f002 0201 	andgt.w	r2, r2, #1
   1784c:	2a00      	cmp	r2, #0
   1784e:	d1ee      	bne.n	1782e <_gcvt+0xe6>
   17850:	f1b9 0f00 	cmp.w	r9, #0
   17854:	d102      	bne.n	1785c <_gcvt+0x114>
   17856:	7802      	ldrb	r2, [r0, #0]
   17858:	2a00      	cmp	r2, #0
   1785a:	d046      	beq.n	178ea <_gcvt+0x1a2>
   1785c:	42bb      	cmp	r3, r7
   1785e:	bf18      	it	ne
   17860:	461a      	movne	r2, r3
   17862:	d060      	beq.n	17926 <_gcvt+0x1de>
   17864:	4613      	mov	r3, r2
   17866:	212e      	movs	r1, #46	; 0x2e
   17868:	2c00      	cmp	r4, #0
   1786a:	bfd4      	ite	le
   1786c:	f04f 0c00 	movle.w	ip, #0
   17870:	f04f 0c01 	movgt.w	ip, #1
   17874:	f803 1b01 	strb.w	r1, [r3], #1
   17878:	9909      	ldr	r1, [sp, #36]	; 0x24
   1787a:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   1787e:	d012      	beq.n	178a6 <_gcvt+0x15e>
   17880:	3202      	adds	r2, #2
   17882:	2530      	movs	r5, #48	; 0x30
   17884:	f802 5c01 	strb.w	r5, [r2, #-1]
   17888:	3c01      	subs	r4, #1
   1788a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1788c:	2c00      	cmp	r4, #0
   1788e:	bfd4      	ite	le
   17890:	f04f 0c00 	movle.w	ip, #0
   17894:	f04f 0c01 	movgt.w	ip, #1
   17898:	4613      	mov	r3, r2
   1789a:	3201      	adds	r2, #1
   1789c:	3101      	adds	r1, #1
   1789e:	9109      	str	r1, [sp, #36]	; 0x24
   178a0:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   178a4:	d1ee      	bne.n	17884 <_gcvt+0x13c>
   178a6:	7802      	ldrb	r2, [r0, #0]
   178a8:	2a00      	cmp	r2, #0
   178aa:	bf0c      	ite	eq
   178ac:	2100      	moveq	r1, #0
   178ae:	f00c 0101 	andne.w	r1, ip, #1
   178b2:	b171      	cbz	r1, 178d2 <_gcvt+0x18a>
   178b4:	f803 2b01 	strb.w	r2, [r3], #1
   178b8:	3c01      	subs	r4, #1
   178ba:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   178be:	1e11      	subs	r1, r2, #0
   178c0:	bf18      	it	ne
   178c2:	2101      	movne	r1, #1
   178c4:	2c00      	cmp	r4, #0
   178c6:	bfd4      	ite	le
   178c8:	2100      	movle	r1, #0
   178ca:	f001 0101 	andgt.w	r1, r1, #1
   178ce:	2900      	cmp	r1, #0
   178d0:	d1f0      	bne.n	178b4 <_gcvt+0x16c>
   178d2:	f1b9 0f00 	cmp.w	r9, #0
   178d6:	d008      	beq.n	178ea <_gcvt+0x1a2>
   178d8:	2c00      	cmp	r4, #0
   178da:	dd06      	ble.n	178ea <_gcvt+0x1a2>
   178dc:	2200      	movs	r2, #0
   178de:	2130      	movs	r1, #48	; 0x30
   178e0:	5499      	strb	r1, [r3, r2]
   178e2:	3201      	adds	r2, #1
   178e4:	42a2      	cmp	r2, r4
   178e6:	d1fb      	bne.n	178e0 <_gcvt+0x198>
   178e8:	189b      	adds	r3, r3, r2
   178ea:	2200      	movs	r2, #0
   178ec:	701a      	strb	r2, [r3, #0]
   178ee:	e00b      	b.n	17908 <_gcvt+0x1c0>
   178f0:	4632      	mov	r2, r6
   178f2:	4640      	mov	r0, r8
   178f4:	462b      	mov	r3, r5
   178f6:	4639      	mov	r1, r7
   178f8:	3c01      	subs	r4, #1
   178fa:	f8cd a004 	str.w	sl, [sp, #4]
   178fe:	f8cd 9008 	str.w	r9, [sp, #8]
   17902:	9400      	str	r4, [sp, #0]
   17904:	f7ff fe88 	bl	17618 <print_e>
   17908:	4638      	mov	r0, r7
   1790a:	b00b      	add	sp, #44	; 0x2c
   1790c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17910:	2330      	movs	r3, #48	; 0x30
   17912:	703b      	strb	r3, [r7, #0]
   17914:	2300      	movs	r3, #0
   17916:	707b      	strb	r3, [r7, #1]
   17918:	e7f6      	b.n	17908 <_gcvt+0x1c0>
   1791a:	4632      	mov	r2, r6
   1791c:	4640      	mov	r0, r8
   1791e:	462b      	mov	r3, r5
   17920:	9401      	str	r4, [sp, #4]
   17922:	2103      	movs	r1, #3
   17924:	e754      	b.n	177d0 <_gcvt+0x88>
   17926:	463a      	mov	r2, r7
   17928:	2330      	movs	r3, #48	; 0x30
   1792a:	f802 3b01 	strb.w	r3, [r2], #1
   1792e:	e799      	b.n	17864 <_gcvt+0x11c>
   17930:	4601      	mov	r1, r0
   17932:	4638      	mov	r0, r7
   17934:	f7fc ffe6 	bl	14904 <strcpy>
   17938:	e7e6      	b.n	17908 <_gcvt+0x1c0>
   1793a:	463b      	mov	r3, r7
   1793c:	e76c      	b.n	17818 <_gcvt+0xd0>
   1793e:	463b      	mov	r3, r7
   17940:	e786      	b.n	17850 <_gcvt+0x108>
   17942:	bf00      	nop
   17944:	f3af 8000 	nop.w
   17948:	eb1c432d 	.word	0xeb1c432d
   1794c:	3f1a36e2 	.word	0x3f1a36e2

00017950 <ecvtbuf>:
   17950:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   17954:	b08b      	sub	sp, #44	; 0x2c
   17956:	4615      	mov	r5, r2
   17958:	461e      	mov	r6, r3
   1795a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   1795c:	4680      	mov	r8, r0
   1795e:	4689      	mov	r9, r1
   17960:	2c00      	cmp	r4, #0
   17962:	d033      	beq.n	179cc <ecvtbuf+0x7c>
   17964:	f240 03d4 	movw	r3, #212	; 0xd4
   17968:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1796c:	6818      	ldr	r0, [r3, #0]
   1796e:	9912      	ldr	r1, [sp, #72]	; 0x48
   17970:	464b      	mov	r3, r9
   17972:	4642      	mov	r2, r8
   17974:	9602      	str	r6, [sp, #8]
   17976:	9501      	str	r5, [sp, #4]
   17978:	9103      	str	r1, [sp, #12]
   1797a:	2102      	movs	r1, #2
   1797c:	9100      	str	r1, [sp, #0]
   1797e:	a909      	add	r1, sp, #36	; 0x24
   17980:	9104      	str	r1, [sp, #16]
   17982:	f7fe fefd 	bl	16780 <_dtoa_r>
   17986:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17988:	4298      	cmp	r0, r3
   1798a:	d237      	bcs.n	179fc <ecvtbuf+0xac>
   1798c:	4602      	mov	r2, r0
   1798e:	4621      	mov	r1, r4
   17990:	2300      	movs	r3, #0
   17992:	f810 c003 	ldrb.w	ip, [r0, r3]
   17996:	3201      	adds	r2, #1
   17998:	3101      	adds	r1, #1
   1799a:	f804 c003 	strb.w	ip, [r4, r3]
   1799e:	3301      	adds	r3, #1
   179a0:	9e09      	ldr	r6, [sp, #36]	; 0x24
   179a2:	4296      	cmp	r6, r2
   179a4:	d8f5      	bhi.n	17992 <ecvtbuf+0x42>
   179a6:	429d      	cmp	r5, r3
   179a8:	dd0a      	ble.n	179c0 <ecvtbuf+0x70>
   179aa:	2200      	movs	r2, #0
   179ac:	f04f 0c30 	mov.w	ip, #48	; 0x30
   179b0:	f801 c002 	strb.w	ip, [r1, r2]
   179b4:	3201      	adds	r2, #1
   179b6:	18d0      	adds	r0, r2, r3
   179b8:	4285      	cmp	r5, r0
   179ba:	dcf9      	bgt.n	179b0 <ecvtbuf+0x60>
   179bc:	1aed      	subs	r5, r5, r3
   179be:	1949      	adds	r1, r1, r5
   179c0:	2300      	movs	r3, #0
   179c2:	700b      	strb	r3, [r1, #0]
   179c4:	4620      	mov	r0, r4
   179c6:	b00b      	add	sp, #44	; 0x2c
   179c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   179cc:	f240 07d4 	movw	r7, #212	; 0xd4
   179d0:	f2c2 0700 	movt	r7, #8192	; 0x2000
   179d4:	6838      	ldr	r0, [r7, #0]
   179d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
   179d8:	4293      	cmp	r3, r2
   179da:	bfc8      	it	gt
   179dc:	6b44      	ldrgt	r4, [r0, #52]	; 0x34
   179de:	dcc6      	bgt.n	1796e <ecvtbuf+0x1e>
   179e0:	1c53      	adds	r3, r2, #1
   179e2:	6b41      	ldr	r1, [r0, #52]	; 0x34
   179e4:	461a      	mov	r2, r3
   179e6:	9307      	str	r3, [sp, #28]
   179e8:	f001 fb22 	bl	19030 <_realloc_r>
   179ec:	9b07      	ldr	r3, [sp, #28]
   179ee:	4604      	mov	r4, r0
   179f0:	2800      	cmp	r0, #0
   179f2:	d0e7      	beq.n	179c4 <ecvtbuf+0x74>
   179f4:	6838      	ldr	r0, [r7, #0]
   179f6:	6303      	str	r3, [r0, #48]	; 0x30
   179f8:	6344      	str	r4, [r0, #52]	; 0x34
   179fa:	e7b8      	b.n	1796e <ecvtbuf+0x1e>
   179fc:	4621      	mov	r1, r4
   179fe:	2300      	movs	r3, #0
   17a00:	e7d1      	b.n	179a6 <ecvtbuf+0x56>
   17a02:	bf00      	nop

00017a04 <fcvtbuf>:
   17a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a08:	b08b      	sub	sp, #44	; 0x2c
   17a0a:	4614      	mov	r4, r2
   17a0c:	461e      	mov	r6, r3
   17a0e:	9d15      	ldr	r5, [sp, #84]	; 0x54
   17a10:	4680      	mov	r8, r0
   17a12:	4689      	mov	r9, r1
   17a14:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
   17a18:	2d00      	cmp	r5, #0
   17a1a:	d04e      	beq.n	17aba <fcvtbuf+0xb6>
   17a1c:	f240 03d4 	movw	r3, #212	; 0xd4
   17a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17a24:	681f      	ldr	r7, [r3, #0]
   17a26:	f240 0300 	movw	r3, #0
   17a2a:	4640      	mov	r0, r8
   17a2c:	4649      	mov	r1, r9
   17a2e:	2200      	movs	r2, #0
   17a30:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   17a34:	f002 fc14 	bl	1a260 <__aeabi_dcmplt>
   17a38:	b150      	cbz	r0, 17a50 <fcvtbuf+0x4c>
   17a3a:	f240 0300 	movw	r3, #0
   17a3e:	4640      	mov	r0, r8
   17a40:	4649      	mov	r1, r9
   17a42:	2200      	movs	r2, #0
   17a44:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   17a48:	f002 fc28 	bl	1a29c <__aeabi_dcmpgt>
   17a4c:	2800      	cmp	r0, #0
   17a4e:	d12d      	bne.n	17aac <fcvtbuf+0xa8>
   17a50:	4638      	mov	r0, r7
   17a52:	4642      	mov	r2, r8
   17a54:	464b      	mov	r3, r9
   17a56:	2103      	movs	r1, #3
   17a58:	f8cd a00c 	str.w	sl, [sp, #12]
   17a5c:	9100      	str	r1, [sp, #0]
   17a5e:	a909      	add	r1, sp, #36	; 0x24
   17a60:	9401      	str	r4, [sp, #4]
   17a62:	9104      	str	r1, [sp, #16]
   17a64:	9602      	str	r6, [sp, #8]
   17a66:	f7fe fe8b 	bl	16780 <_dtoa_r>
   17a6a:	6831      	ldr	r1, [r6, #0]
   17a6c:	462a      	mov	r2, r5
   17a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17a70:	4249      	negs	r1, r1
   17a72:	4298      	cmp	r0, r3
   17a74:	d207      	bcs.n	17a86 <fcvtbuf+0x82>
   17a76:	f810 3b01 	ldrb.w	r3, [r0], #1
   17a7a:	3101      	adds	r1, #1
   17a7c:	f802 3b01 	strb.w	r3, [r2], #1
   17a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17a82:	4283      	cmp	r3, r0
   17a84:	d8f7      	bhi.n	17a76 <fcvtbuf+0x72>
   17a86:	428c      	cmp	r4, r1
   17a88:	dd0a      	ble.n	17aa0 <fcvtbuf+0x9c>
   17a8a:	2300      	movs	r3, #0
   17a8c:	f04f 0c30 	mov.w	ip, #48	; 0x30
   17a90:	f802 c003 	strb.w	ip, [r2, r3]
   17a94:	3301      	adds	r3, #1
   17a96:	1858      	adds	r0, r3, r1
   17a98:	4284      	cmp	r4, r0
   17a9a:	dcf9      	bgt.n	17a90 <fcvtbuf+0x8c>
   17a9c:	1a64      	subs	r4, r4, r1
   17a9e:	1912      	adds	r2, r2, r4
   17aa0:	2300      	movs	r3, #0
   17aa2:	7013      	strb	r3, [r2, #0]
   17aa4:	4628      	mov	r0, r5
   17aa6:	b00b      	add	sp, #44	; 0x2c
   17aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17aac:	4638      	mov	r0, r7
   17aae:	4642      	mov	r2, r8
   17ab0:	464b      	mov	r3, r9
   17ab2:	f8cd a00c 	str.w	sl, [sp, #12]
   17ab6:	2102      	movs	r1, #2
   17ab8:	e7d0      	b.n	17a5c <fcvtbuf+0x58>
   17aba:	f240 03d4 	movw	r3, #212	; 0xd4
   17abe:	3223      	adds	r2, #35	; 0x23
   17ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17ac4:	681f      	ldr	r7, [r3, #0]
   17ac6:	6b39      	ldr	r1, [r7, #48]	; 0x30
   17ac8:	4291      	cmp	r1, r2
   17aca:	bfc8      	it	gt
   17acc:	6b7d      	ldrgt	r5, [r7, #52]	; 0x34
   17ace:	dcaa      	bgt.n	17a26 <fcvtbuf+0x22>
   17ad0:	f104 0b24 	add.w	fp, r4, #36	; 0x24
   17ad4:	4638      	mov	r0, r7
   17ad6:	465a      	mov	r2, fp
   17ad8:	6b79      	ldr	r1, [r7, #52]	; 0x34
   17ada:	9307      	str	r3, [sp, #28]
   17adc:	f001 faa8 	bl	19030 <_realloc_r>
   17ae0:	9b07      	ldr	r3, [sp, #28]
   17ae2:	4605      	mov	r5, r0
   17ae4:	2800      	cmp	r0, #0
   17ae6:	d0dd      	beq.n	17aa4 <fcvtbuf+0xa0>
   17ae8:	681f      	ldr	r7, [r3, #0]
   17aea:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
   17aee:	6378      	str	r0, [r7, #52]	; 0x34
   17af0:	e799      	b.n	17a26 <fcvtbuf+0x22>
   17af2:	bf00      	nop

00017af4 <_dcvt>:
   17af4:	b5f0      	push	{r4, r5, r6, r7, lr}
   17af6:	b08b      	sub	sp, #44	; 0x2c
   17af8:	460d      	mov	r5, r1
   17afa:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   17afe:	9c10      	ldr	r4, [sp, #64]	; 0x40
   17b00:	f1a6 0145 	sub.w	r1, r6, #69	; 0x45
   17b04:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   17b06:	2922      	cmp	r1, #34	; 0x22
   17b08:	d86f      	bhi.n	17bea <_dcvt+0xf6>
   17b0a:	e8df f011 	tbh	[pc, r1, lsl #1]
   17b0e:	00b1      	.short	0x00b1
   17b10:	0071007b 	.word	0x0071007b
   17b14:	006e006e 	.word	0x006e006e
   17b18:	006e006e 	.word	0x006e006e
   17b1c:	006e006e 	.word	0x006e006e
   17b20:	006e006e 	.word	0x006e006e
   17b24:	006e006e 	.word	0x006e006e
   17b28:	006e006e 	.word	0x006e006e
   17b2c:	006e006e 	.word	0x006e006e
   17b30:	006e006e 	.word	0x006e006e
   17b34:	006e006e 	.word	0x006e006e
   17b38:	006e006e 	.word	0x006e006e
   17b3c:	006e006e 	.word	0x006e006e
   17b40:	006e006e 	.word	0x006e006e
   17b44:	006e006e 	.word	0x006e006e
   17b48:	006e006e 	.word	0x006e006e
   17b4c:	00b1006e 	.word	0x00b1006e
   17b50:	0071007b 	.word	0x0071007b
   17b54:	4601      	mov	r1, r0
   17b56:	462b      	mov	r3, r5
   17b58:	2f00      	cmp	r7, #0
   17b5a:	f000 8090 	beq.w	17c7e <_dcvt+0x18a>
   17b5e:	4288      	cmp	r0, r1
   17b60:	461a      	mov	r2, r3
   17b62:	f000 8090 	beq.w	17c86 <_dcvt+0x192>
   17b66:	4613      	mov	r3, r2
   17b68:	202e      	movs	r0, #46	; 0x2e
   17b6a:	2c00      	cmp	r4, #0
   17b6c:	bfd4      	ite	le
   17b6e:	f04f 0c00 	movle.w	ip, #0
   17b72:	f04f 0c01 	movgt.w	ip, #1
   17b76:	f803 0b01 	strb.w	r0, [r3], #1
   17b7a:	9809      	ldr	r0, [sp, #36]	; 0x24
   17b7c:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   17b80:	d012      	beq.n	17ba8 <_dcvt+0xb4>
   17b82:	3202      	adds	r2, #2
   17b84:	2630      	movs	r6, #48	; 0x30
   17b86:	f802 6c01 	strb.w	r6, [r2, #-1]
   17b8a:	3c01      	subs	r4, #1
   17b8c:	9809      	ldr	r0, [sp, #36]	; 0x24
   17b8e:	2c00      	cmp	r4, #0
   17b90:	bfd4      	ite	le
   17b92:	f04f 0c00 	movle.w	ip, #0
   17b96:	f04f 0c01 	movgt.w	ip, #1
   17b9a:	4613      	mov	r3, r2
   17b9c:	3201      	adds	r2, #1
   17b9e:	3001      	adds	r0, #1
   17ba0:	9009      	str	r0, [sp, #36]	; 0x24
   17ba2:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   17ba6:	d1ee      	bne.n	17b86 <_dcvt+0x92>
   17ba8:	780a      	ldrb	r2, [r1, #0]
   17baa:	2a00      	cmp	r2, #0
   17bac:	bf0c      	ite	eq
   17bae:	2000      	moveq	r0, #0
   17bb0:	f00c 0001 	andne.w	r0, ip, #1
   17bb4:	b170      	cbz	r0, 17bd4 <_dcvt+0xe0>
   17bb6:	f803 2b01 	strb.w	r2, [r3], #1
   17bba:	3c01      	subs	r4, #1
   17bbc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   17bc0:	1e10      	subs	r0, r2, #0
   17bc2:	bf18      	it	ne
   17bc4:	2001      	movne	r0, #1
   17bc6:	2c00      	cmp	r4, #0
   17bc8:	bfd4      	ite	le
   17bca:	2000      	movle	r0, #0
   17bcc:	f000 0001 	andgt.w	r0, r0, #1
   17bd0:	2800      	cmp	r0, #0
   17bd2:	d1f0      	bne.n	17bb6 <_dcvt+0xc2>
   17bd4:	2c00      	cmp	r4, #0
   17bd6:	dd06      	ble.n	17be6 <_dcvt+0xf2>
   17bd8:	2200      	movs	r2, #0
   17bda:	2130      	movs	r1, #48	; 0x30
   17bdc:	5499      	strb	r1, [r3, r2]
   17bde:	3201      	adds	r2, #1
   17be0:	42a2      	cmp	r2, r4
   17be2:	d1fb      	bne.n	17bdc <_dcvt+0xe8>
   17be4:	189b      	adds	r3, r3, r2
   17be6:	2200      	movs	r2, #0
   17be8:	701a      	strb	r2, [r3, #0]
   17bea:	4628      	mov	r0, r5
   17bec:	b00b      	add	sp, #44	; 0x2c
   17bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17bf0:	2c00      	cmp	r4, #0
   17bf2:	bf08      	it	eq
   17bf4:	2401      	moveq	r4, #1
   17bf6:	9602      	str	r6, [sp, #8]
   17bf8:	9703      	str	r7, [sp, #12]
   17bfa:	9400      	str	r4, [sp, #0]
   17bfc:	9501      	str	r5, [sp, #4]
   17bfe:	f7ff fda3 	bl	17748 <_gcvt>
   17c02:	e7f2      	b.n	17bea <_dcvt+0xf6>
   17c04:	2103      	movs	r1, #3
   17c06:	9401      	str	r4, [sp, #4]
   17c08:	9100      	str	r1, [sp, #0]
   17c0a:	a909      	add	r1, sp, #36	; 0x24
   17c0c:	9102      	str	r1, [sp, #8]
   17c0e:	a908      	add	r1, sp, #32
   17c10:	9103      	str	r1, [sp, #12]
   17c12:	a907      	add	r1, sp, #28
   17c14:	9104      	str	r1, [sp, #16]
   17c16:	f7fe fdb3 	bl	16780 <_dtoa_r>
   17c1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17c1c:	f242 730f 	movw	r3, #9999	; 0x270f
   17c20:	2c00      	cmp	r4, #0
   17c22:	bf18      	it	ne
   17c24:	2701      	movne	r7, #1
   17c26:	429a      	cmp	r2, r3
   17c28:	d031      	beq.n	17c8e <_dcvt+0x19a>
   17c2a:	7806      	ldrb	r6, [r0, #0]
   17c2c:	2e00      	cmp	r6, #0
   17c2e:	d033      	beq.n	17c98 <_dcvt+0x1a4>
   17c30:	2a00      	cmp	r2, #0
   17c32:	bfc4      	itt	gt
   17c34:	462b      	movgt	r3, r5
   17c36:	4601      	movgt	r1, r0
   17c38:	dc02      	bgt.n	17c40 <_dcvt+0x14c>
   17c3a:	e78b      	b.n	17b54 <_dcvt+0x60>
   17c3c:	2a00      	cmp	r2, #0
   17c3e:	dd8b      	ble.n	17b58 <_dcvt+0x64>
   17c40:	f803 6b01 	strb.w	r6, [r3], #1
   17c44:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17c46:	3a01      	subs	r2, #1
   17c48:	9209      	str	r2, [sp, #36]	; 0x24
   17c4a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   17c4e:	2e00      	cmp	r6, #0
   17c50:	d1f4      	bne.n	17c3c <_dcvt+0x148>
   17c52:	2a00      	cmp	r2, #0
   17c54:	dd80      	ble.n	17b58 <_dcvt+0x64>
   17c56:	f04f 0c30 	mov.w	ip, #48	; 0x30
   17c5a:	f803 cb01 	strb.w	ip, [r3], #1
   17c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   17c60:	3a01      	subs	r2, #1
   17c62:	9209      	str	r2, [sp, #36]	; 0x24
   17c64:	2a00      	cmp	r2, #0
   17c66:	dcf8      	bgt.n	17c5a <_dcvt+0x166>
   17c68:	2f00      	cmp	r7, #0
   17c6a:	f47f af78 	bne.w	17b5e <_dcvt+0x6a>
   17c6e:	e006      	b.n	17c7e <_dcvt+0x18a>
   17c70:	4629      	mov	r1, r5
   17c72:	9400      	str	r4, [sp, #0]
   17c74:	9601      	str	r6, [sp, #4]
   17c76:	9702      	str	r7, [sp, #8]
   17c78:	f7ff fcce 	bl	17618 <print_e>
   17c7c:	e7b5      	b.n	17bea <_dcvt+0xf6>
   17c7e:	780a      	ldrb	r2, [r1, #0]
   17c80:	2a00      	cmp	r2, #0
   17c82:	d0b0      	beq.n	17be6 <_dcvt+0xf2>
   17c84:	e76b      	b.n	17b5e <_dcvt+0x6a>
   17c86:	2330      	movs	r3, #48	; 0x30
   17c88:	f802 3b01 	strb.w	r3, [r2], #1
   17c8c:	e76b      	b.n	17b66 <_dcvt+0x72>
   17c8e:	4601      	mov	r1, r0
   17c90:	4628      	mov	r0, r5
   17c92:	f7fc fe37 	bl	14904 <strcpy>
   17c96:	e7a8      	b.n	17bea <_dcvt+0xf6>
   17c98:	4601      	mov	r1, r0
   17c9a:	462b      	mov	r3, r5
   17c9c:	e7d9      	b.n	17c52 <_dcvt+0x15e>
   17c9e:	bf00      	nop

00017ca0 <_malloc_trim_r>:
   17ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17ca2:	f240 14d8 	movw	r4, #472	; 0x1d8
   17ca6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   17caa:	460f      	mov	r7, r1
   17cac:	4605      	mov	r5, r0
   17cae:	f000 fd0f 	bl	186d0 <__malloc_lock>
   17cb2:	68a3      	ldr	r3, [r4, #8]
   17cb4:	685e      	ldr	r6, [r3, #4]
   17cb6:	f026 0603 	bic.w	r6, r6, #3
   17cba:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   17cbe:	330f      	adds	r3, #15
   17cc0:	1bdf      	subs	r7, r3, r7
   17cc2:	0b3f      	lsrs	r7, r7, #12
   17cc4:	3f01      	subs	r7, #1
   17cc6:	033f      	lsls	r7, r7, #12
   17cc8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   17ccc:	db07      	blt.n	17cde <_malloc_trim_r+0x3e>
   17cce:	2100      	movs	r1, #0
   17cd0:	4628      	mov	r0, r5
   17cd2:	f001 fba7 	bl	19424 <_sbrk_r>
   17cd6:	68a3      	ldr	r3, [r4, #8]
   17cd8:	18f3      	adds	r3, r6, r3
   17cda:	4283      	cmp	r3, r0
   17cdc:	d004      	beq.n	17ce8 <_malloc_trim_r+0x48>
   17cde:	4628      	mov	r0, r5
   17ce0:	f000 fcf8 	bl	186d4 <__malloc_unlock>
   17ce4:	2000      	movs	r0, #0
   17ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17ce8:	4279      	negs	r1, r7
   17cea:	4628      	mov	r0, r5
   17cec:	f001 fb9a 	bl	19424 <_sbrk_r>
   17cf0:	f1b0 3fff 	cmp.w	r0, #4294967295
   17cf4:	d010      	beq.n	17d18 <_malloc_trim_r+0x78>
   17cf6:	68a2      	ldr	r2, [r4, #8]
   17cf8:	f64a 1370 	movw	r3, #43376	; 0xa970
   17cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17d00:	1bf6      	subs	r6, r6, r7
   17d02:	f046 0601 	orr.w	r6, r6, #1
   17d06:	4628      	mov	r0, r5
   17d08:	6056      	str	r6, [r2, #4]
   17d0a:	681a      	ldr	r2, [r3, #0]
   17d0c:	1bd7      	subs	r7, r2, r7
   17d0e:	601f      	str	r7, [r3, #0]
   17d10:	f000 fce0 	bl	186d4 <__malloc_unlock>
   17d14:	2001      	movs	r0, #1
   17d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17d18:	2100      	movs	r1, #0
   17d1a:	4628      	mov	r0, r5
   17d1c:	f001 fb82 	bl	19424 <_sbrk_r>
   17d20:	68a3      	ldr	r3, [r4, #8]
   17d22:	1ac2      	subs	r2, r0, r3
   17d24:	2a0f      	cmp	r2, #15
   17d26:	ddda      	ble.n	17cde <_malloc_trim_r+0x3e>
   17d28:	f240 54e0 	movw	r4, #1504	; 0x5e0
   17d2c:	f64a 1170 	movw	r1, #43376	; 0xa970
   17d30:	f2c2 0400 	movt	r4, #8192	; 0x2000
   17d34:	f2c2 0100 	movt	r1, #8192	; 0x2000
   17d38:	f042 0201 	orr.w	r2, r2, #1
   17d3c:	6824      	ldr	r4, [r4, #0]
   17d3e:	1b00      	subs	r0, r0, r4
   17d40:	6008      	str	r0, [r1, #0]
   17d42:	605a      	str	r2, [r3, #4]
   17d44:	e7cb      	b.n	17cde <_malloc_trim_r+0x3e>
   17d46:	bf00      	nop

00017d48 <_free_r>:
   17d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   17d4c:	4605      	mov	r5, r0
   17d4e:	460c      	mov	r4, r1
   17d50:	2900      	cmp	r1, #0
   17d52:	f000 8088 	beq.w	17e66 <_free_r+0x11e>
   17d56:	f000 fcbb 	bl	186d0 <__malloc_lock>
   17d5a:	f1a4 0208 	sub.w	r2, r4, #8
   17d5e:	f240 10d8 	movw	r0, #472	; 0x1d8
   17d62:	6856      	ldr	r6, [r2, #4]
   17d64:	f2c2 0000 	movt	r0, #8192	; 0x2000
   17d68:	f026 0301 	bic.w	r3, r6, #1
   17d6c:	f8d0 c008 	ldr.w	ip, [r0, #8]
   17d70:	18d1      	adds	r1, r2, r3
   17d72:	458c      	cmp	ip, r1
   17d74:	684f      	ldr	r7, [r1, #4]
   17d76:	f027 0703 	bic.w	r7, r7, #3
   17d7a:	f000 8095 	beq.w	17ea8 <_free_r+0x160>
   17d7e:	f016 0601 	ands.w	r6, r6, #1
   17d82:	604f      	str	r7, [r1, #4]
   17d84:	d05f      	beq.n	17e46 <_free_r+0xfe>
   17d86:	2600      	movs	r6, #0
   17d88:	19cc      	adds	r4, r1, r7
   17d8a:	6864      	ldr	r4, [r4, #4]
   17d8c:	f014 0f01 	tst.w	r4, #1
   17d90:	d106      	bne.n	17da0 <_free_r+0x58>
   17d92:	19db      	adds	r3, r3, r7
   17d94:	2e00      	cmp	r6, #0
   17d96:	d07a      	beq.n	17e8e <_free_r+0x146>
   17d98:	688c      	ldr	r4, [r1, #8]
   17d9a:	68c9      	ldr	r1, [r1, #12]
   17d9c:	608c      	str	r4, [r1, #8]
   17d9e:	60e1      	str	r1, [r4, #12]
   17da0:	f043 0101 	orr.w	r1, r3, #1
   17da4:	50d3      	str	r3, [r2, r3]
   17da6:	6051      	str	r1, [r2, #4]
   17da8:	2e00      	cmp	r6, #0
   17daa:	d147      	bne.n	17e3c <_free_r+0xf4>
   17dac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   17db0:	d35b      	bcc.n	17e6a <_free_r+0x122>
   17db2:	0a59      	lsrs	r1, r3, #9
   17db4:	2904      	cmp	r1, #4
   17db6:	bf9e      	ittt	ls
   17db8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
   17dbc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
   17dc0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   17dc4:	d928      	bls.n	17e18 <_free_r+0xd0>
   17dc6:	2914      	cmp	r1, #20
   17dc8:	bf9c      	itt	ls
   17dca:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
   17dce:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   17dd2:	d921      	bls.n	17e18 <_free_r+0xd0>
   17dd4:	2954      	cmp	r1, #84	; 0x54
   17dd6:	bf9e      	ittt	ls
   17dd8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
   17ddc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
   17de0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   17de4:	d918      	bls.n	17e18 <_free_r+0xd0>
   17de6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   17dea:	bf9e      	ittt	ls
   17dec:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
   17df0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
   17df4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   17df8:	d90e      	bls.n	17e18 <_free_r+0xd0>
   17dfa:	f240 5c54 	movw	ip, #1364	; 0x554
   17dfe:	4561      	cmp	r1, ip
   17e00:	bf95      	itete	ls
   17e02:	ea4f 4c93 	movls.w	ip, r3, lsr #18
   17e06:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
   17e0a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
   17e0e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
   17e12:	bf98      	it	ls
   17e14:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   17e18:	1904      	adds	r4, r0, r4
   17e1a:	68a1      	ldr	r1, [r4, #8]
   17e1c:	42a1      	cmp	r1, r4
   17e1e:	d103      	bne.n	17e28 <_free_r+0xe0>
   17e20:	e064      	b.n	17eec <_free_r+0x1a4>
   17e22:	6889      	ldr	r1, [r1, #8]
   17e24:	428c      	cmp	r4, r1
   17e26:	d004      	beq.n	17e32 <_free_r+0xea>
   17e28:	6848      	ldr	r0, [r1, #4]
   17e2a:	f020 0003 	bic.w	r0, r0, #3
   17e2e:	4283      	cmp	r3, r0
   17e30:	d3f7      	bcc.n	17e22 <_free_r+0xda>
   17e32:	68cb      	ldr	r3, [r1, #12]
   17e34:	60d3      	str	r3, [r2, #12]
   17e36:	6091      	str	r1, [r2, #8]
   17e38:	60ca      	str	r2, [r1, #12]
   17e3a:	609a      	str	r2, [r3, #8]
   17e3c:	4628      	mov	r0, r5
   17e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   17e42:	f000 bc47 	b.w	186d4 <__malloc_unlock>
   17e46:	f854 4c08 	ldr.w	r4, [r4, #-8]
   17e4a:	f100 0c08 	add.w	ip, r0, #8
   17e4e:	1b12      	subs	r2, r2, r4
   17e50:	191b      	adds	r3, r3, r4
   17e52:	6894      	ldr	r4, [r2, #8]
   17e54:	4564      	cmp	r4, ip
   17e56:	d047      	beq.n	17ee8 <_free_r+0x1a0>
   17e58:	f8d2 c00c 	ldr.w	ip, [r2, #12]
   17e5c:	f8cc 4008 	str.w	r4, [ip, #8]
   17e60:	f8c4 c00c 	str.w	ip, [r4, #12]
   17e64:	e790      	b.n	17d88 <_free_r+0x40>
   17e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   17e6a:	08db      	lsrs	r3, r3, #3
   17e6c:	f04f 0c01 	mov.w	ip, #1
   17e70:	6846      	ldr	r6, [r0, #4]
   17e72:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
   17e76:	109b      	asrs	r3, r3, #2
   17e78:	fa0c f303 	lsl.w	r3, ip, r3
   17e7c:	60d1      	str	r1, [r2, #12]
   17e7e:	688c      	ldr	r4, [r1, #8]
   17e80:	ea46 0303 	orr.w	r3, r6, r3
   17e84:	6043      	str	r3, [r0, #4]
   17e86:	6094      	str	r4, [r2, #8]
   17e88:	60e2      	str	r2, [r4, #12]
   17e8a:	608a      	str	r2, [r1, #8]
   17e8c:	e7d6      	b.n	17e3c <_free_r+0xf4>
   17e8e:	688c      	ldr	r4, [r1, #8]
   17e90:	4f1c      	ldr	r7, [pc, #112]	; (17f04 <_free_r+0x1bc>)
   17e92:	42bc      	cmp	r4, r7
   17e94:	d181      	bne.n	17d9a <_free_r+0x52>
   17e96:	50d3      	str	r3, [r2, r3]
   17e98:	f043 0301 	orr.w	r3, r3, #1
   17e9c:	60e2      	str	r2, [r4, #12]
   17e9e:	60a2      	str	r2, [r4, #8]
   17ea0:	6053      	str	r3, [r2, #4]
   17ea2:	6094      	str	r4, [r2, #8]
   17ea4:	60d4      	str	r4, [r2, #12]
   17ea6:	e7c9      	b.n	17e3c <_free_r+0xf4>
   17ea8:	18fb      	adds	r3, r7, r3
   17eaa:	f016 0f01 	tst.w	r6, #1
   17eae:	d107      	bne.n	17ec0 <_free_r+0x178>
   17eb0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   17eb4:	1a52      	subs	r2, r2, r1
   17eb6:	185b      	adds	r3, r3, r1
   17eb8:	68d4      	ldr	r4, [r2, #12]
   17eba:	6891      	ldr	r1, [r2, #8]
   17ebc:	60a1      	str	r1, [r4, #8]
   17ebe:	60cc      	str	r4, [r1, #12]
   17ec0:	f240 51e4 	movw	r1, #1508	; 0x5e4
   17ec4:	6082      	str	r2, [r0, #8]
   17ec6:	f2c2 0100 	movt	r1, #8192	; 0x2000
   17eca:	f043 0001 	orr.w	r0, r3, #1
   17ece:	6050      	str	r0, [r2, #4]
   17ed0:	680a      	ldr	r2, [r1, #0]
   17ed2:	4293      	cmp	r3, r2
   17ed4:	d3b2      	bcc.n	17e3c <_free_r+0xf4>
   17ed6:	f64a 136c 	movw	r3, #43372	; 0xa96c
   17eda:	4628      	mov	r0, r5
   17edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17ee0:	6819      	ldr	r1, [r3, #0]
   17ee2:	f7ff fedd 	bl	17ca0 <_malloc_trim_r>
   17ee6:	e7a9      	b.n	17e3c <_free_r+0xf4>
   17ee8:	2601      	movs	r6, #1
   17eea:	e74d      	b.n	17d88 <_free_r+0x40>
   17eec:	2601      	movs	r6, #1
   17eee:	6844      	ldr	r4, [r0, #4]
   17ef0:	ea4f 0cac 	mov.w	ip, ip, asr #2
   17ef4:	460b      	mov	r3, r1
   17ef6:	fa06 fc0c 	lsl.w	ip, r6, ip
   17efa:	ea44 040c 	orr.w	r4, r4, ip
   17efe:	6044      	str	r4, [r0, #4]
   17f00:	e798      	b.n	17e34 <_free_r+0xec>
   17f02:	bf00      	nop
   17f04:	200001e0 	.word	0x200001e0

00017f08 <__locale_charset>:
   17f08:	f643 6344 	movw	r3, #15940	; 0x3e44
   17f0c:	f2c0 0302 	movt	r3, #2
   17f10:	6818      	ldr	r0, [r3, #0]
   17f12:	4770      	bx	lr

00017f14 <_localeconv_r>:
   17f14:	4800      	ldr	r0, [pc, #0]	; (17f18 <_localeconv_r+0x4>)
   17f16:	4770      	bx	lr
   17f18:	00023e48 	.word	0x00023e48

00017f1c <localeconv>:
   17f1c:	4800      	ldr	r0, [pc, #0]	; (17f20 <localeconv+0x4>)
   17f1e:	4770      	bx	lr
   17f20:	00023e48 	.word	0x00023e48

00017f24 <_setlocale_r>:
   17f24:	b570      	push	{r4, r5, r6, lr}
   17f26:	4605      	mov	r5, r0
   17f28:	460e      	mov	r6, r1
   17f2a:	4614      	mov	r4, r2
   17f2c:	b172      	cbz	r2, 17f4c <_setlocale_r+0x28>
   17f2e:	f643 51cc 	movw	r1, #15820	; 0x3dcc
   17f32:	4610      	mov	r0, r2
   17f34:	f2c0 0102 	movt	r1, #2
   17f38:	f001 fa88 	bl	1944c <strcmp>
   17f3c:	b958      	cbnz	r0, 17f56 <_setlocale_r+0x32>
   17f3e:	f643 50cc 	movw	r0, #15820	; 0x3dcc
   17f42:	622c      	str	r4, [r5, #32]
   17f44:	f2c0 0002 	movt	r0, #2
   17f48:	61ee      	str	r6, [r5, #28]
   17f4a:	bd70      	pop	{r4, r5, r6, pc}
   17f4c:	f643 50cc 	movw	r0, #15820	; 0x3dcc
   17f50:	f2c0 0002 	movt	r0, #2
   17f54:	bd70      	pop	{r4, r5, r6, pc}
   17f56:	f643 6100 	movw	r1, #15872	; 0x3e00
   17f5a:	4620      	mov	r0, r4
   17f5c:	f2c0 0102 	movt	r1, #2
   17f60:	f001 fa74 	bl	1944c <strcmp>
   17f64:	2800      	cmp	r0, #0
   17f66:	d0ea      	beq.n	17f3e <_setlocale_r+0x1a>
   17f68:	2000      	movs	r0, #0
   17f6a:	bd70      	pop	{r4, r5, r6, pc}

00017f6c <setlocale>:
   17f6c:	f240 03d4 	movw	r3, #212	; 0xd4
   17f70:	460a      	mov	r2, r1
   17f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17f76:	4601      	mov	r1, r0
   17f78:	6818      	ldr	r0, [r3, #0]
   17f7a:	e7d3      	b.n	17f24 <_setlocale_r>

00017f7c <free>:
   17f7c:	f240 03d4 	movw	r3, #212	; 0xd4
   17f80:	4601      	mov	r1, r0
   17f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17f86:	6818      	ldr	r0, [r3, #0]
   17f88:	f7ff bede 	b.w	17d48 <_free_r>

00017f8c <malloc>:
   17f8c:	f240 03d4 	movw	r3, #212	; 0xd4
   17f90:	4601      	mov	r1, r0
   17f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   17f96:	6818      	ldr	r0, [r3, #0]
   17f98:	f000 b800 	b.w	17f9c <_malloc_r>

00017f9c <_malloc_r>:
   17f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17fa0:	f101 040b 	add.w	r4, r1, #11
   17fa4:	2c16      	cmp	r4, #22
   17fa6:	b083      	sub	sp, #12
   17fa8:	4606      	mov	r6, r0
   17faa:	d82f      	bhi.n	1800c <_malloc_r+0x70>
   17fac:	2300      	movs	r3, #0
   17fae:	2410      	movs	r4, #16
   17fb0:	428c      	cmp	r4, r1
   17fb2:	bf2c      	ite	cs
   17fb4:	4619      	movcs	r1, r3
   17fb6:	f043 0101 	orrcc.w	r1, r3, #1
   17fba:	2900      	cmp	r1, #0
   17fbc:	d130      	bne.n	18020 <_malloc_r+0x84>
   17fbe:	4630      	mov	r0, r6
   17fc0:	f000 fb86 	bl	186d0 <__malloc_lock>
   17fc4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   17fc8:	d22e      	bcs.n	18028 <_malloc_r+0x8c>
   17fca:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   17fce:	f240 15d8 	movw	r5, #472	; 0x1d8
   17fd2:	f2c2 0500 	movt	r5, #8192	; 0x2000
   17fd6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
   17fda:	68d3      	ldr	r3, [r2, #12]
   17fdc:	4293      	cmp	r3, r2
   17fde:	f000 8206 	beq.w	183ee <_malloc_r+0x452>
   17fe2:	685a      	ldr	r2, [r3, #4]
   17fe4:	f103 0508 	add.w	r5, r3, #8
   17fe8:	68d9      	ldr	r1, [r3, #12]
   17fea:	4630      	mov	r0, r6
   17fec:	f022 0c03 	bic.w	ip, r2, #3
   17ff0:	689a      	ldr	r2, [r3, #8]
   17ff2:	4463      	add	r3, ip
   17ff4:	685c      	ldr	r4, [r3, #4]
   17ff6:	608a      	str	r2, [r1, #8]
   17ff8:	f044 0401 	orr.w	r4, r4, #1
   17ffc:	60d1      	str	r1, [r2, #12]
   17ffe:	605c      	str	r4, [r3, #4]
   18000:	f000 fb68 	bl	186d4 <__malloc_unlock>
   18004:	4628      	mov	r0, r5
   18006:	b003      	add	sp, #12
   18008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1800c:	f024 0407 	bic.w	r4, r4, #7
   18010:	0fe3      	lsrs	r3, r4, #31
   18012:	428c      	cmp	r4, r1
   18014:	bf2c      	ite	cs
   18016:	4619      	movcs	r1, r3
   18018:	f043 0101 	orrcc.w	r1, r3, #1
   1801c:	2900      	cmp	r1, #0
   1801e:	d0ce      	beq.n	17fbe <_malloc_r+0x22>
   18020:	230c      	movs	r3, #12
   18022:	2500      	movs	r5, #0
   18024:	6033      	str	r3, [r6, #0]
   18026:	e7ed      	b.n	18004 <_malloc_r+0x68>
   18028:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   1802c:	bf04      	itt	eq
   1802e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   18032:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
   18036:	f040 8090 	bne.w	1815a <_malloc_r+0x1be>
   1803a:	f240 15d8 	movw	r5, #472	; 0x1d8
   1803e:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18042:	1828      	adds	r0, r5, r0
   18044:	68c3      	ldr	r3, [r0, #12]
   18046:	4298      	cmp	r0, r3
   18048:	d106      	bne.n	18058 <_malloc_r+0xbc>
   1804a:	e00d      	b.n	18068 <_malloc_r+0xcc>
   1804c:	2a00      	cmp	r2, #0
   1804e:	f280 816f 	bge.w	18330 <_malloc_r+0x394>
   18052:	68db      	ldr	r3, [r3, #12]
   18054:	4298      	cmp	r0, r3
   18056:	d007      	beq.n	18068 <_malloc_r+0xcc>
   18058:	6859      	ldr	r1, [r3, #4]
   1805a:	f021 0103 	bic.w	r1, r1, #3
   1805e:	1b0a      	subs	r2, r1, r4
   18060:	2a0f      	cmp	r2, #15
   18062:	ddf3      	ble.n	1804c <_malloc_r+0xb0>
   18064:	f10e 3eff 	add.w	lr, lr, #4294967295
   18068:	f10e 0e01 	add.w	lr, lr, #1
   1806c:	f240 17d8 	movw	r7, #472	; 0x1d8
   18070:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18074:	f107 0108 	add.w	r1, r7, #8
   18078:	688b      	ldr	r3, [r1, #8]
   1807a:	4299      	cmp	r1, r3
   1807c:	bf08      	it	eq
   1807e:	687a      	ldreq	r2, [r7, #4]
   18080:	d026      	beq.n	180d0 <_malloc_r+0x134>
   18082:	685a      	ldr	r2, [r3, #4]
   18084:	f022 0c03 	bic.w	ip, r2, #3
   18088:	ebc4 020c 	rsb	r2, r4, ip
   1808c:	2a0f      	cmp	r2, #15
   1808e:	f300 8194 	bgt.w	183ba <_malloc_r+0x41e>
   18092:	2a00      	cmp	r2, #0
   18094:	60c9      	str	r1, [r1, #12]
   18096:	6089      	str	r1, [r1, #8]
   18098:	f280 8099 	bge.w	181ce <_malloc_r+0x232>
   1809c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
   180a0:	f080 8165 	bcs.w	1836e <_malloc_r+0x3d2>
   180a4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
   180a8:	f04f 0a01 	mov.w	sl, #1
   180ac:	687a      	ldr	r2, [r7, #4]
   180ae:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
   180b2:	ea4f 0cac 	mov.w	ip, ip, asr #2
   180b6:	fa0a fc0c 	lsl.w	ip, sl, ip
   180ba:	60d8      	str	r0, [r3, #12]
   180bc:	f8d0 8008 	ldr.w	r8, [r0, #8]
   180c0:	ea4c 0202 	orr.w	r2, ip, r2
   180c4:	607a      	str	r2, [r7, #4]
   180c6:	f8c3 8008 	str.w	r8, [r3, #8]
   180ca:	f8c8 300c 	str.w	r3, [r8, #12]
   180ce:	6083      	str	r3, [r0, #8]
   180d0:	f04f 0c01 	mov.w	ip, #1
   180d4:	ea4f 03ae 	mov.w	r3, lr, asr #2
   180d8:	fa0c fc03 	lsl.w	ip, ip, r3
   180dc:	4594      	cmp	ip, r2
   180de:	f200 8082 	bhi.w	181e6 <_malloc_r+0x24a>
   180e2:	ea12 0f0c 	tst.w	r2, ip
   180e6:	d108      	bne.n	180fa <_malloc_r+0x15e>
   180e8:	f02e 0e03 	bic.w	lr, lr, #3
   180ec:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   180f0:	f10e 0e04 	add.w	lr, lr, #4
   180f4:	ea12 0f0c 	tst.w	r2, ip
   180f8:	d0f8      	beq.n	180ec <_malloc_r+0x150>
   180fa:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   180fe:	46f2      	mov	sl, lr
   18100:	46c8      	mov	r8, r9
   18102:	f8d8 300c 	ldr.w	r3, [r8, #12]
   18106:	4598      	cmp	r8, r3
   18108:	d107      	bne.n	1811a <_malloc_r+0x17e>
   1810a:	e168      	b.n	183de <_malloc_r+0x442>
   1810c:	2a00      	cmp	r2, #0
   1810e:	f280 8178 	bge.w	18402 <_malloc_r+0x466>
   18112:	68db      	ldr	r3, [r3, #12]
   18114:	4598      	cmp	r8, r3
   18116:	f000 8162 	beq.w	183de <_malloc_r+0x442>
   1811a:	6858      	ldr	r0, [r3, #4]
   1811c:	f020 0003 	bic.w	r0, r0, #3
   18120:	1b02      	subs	r2, r0, r4
   18122:	2a0f      	cmp	r2, #15
   18124:	ddf2      	ble.n	1810c <_malloc_r+0x170>
   18126:	461d      	mov	r5, r3
   18128:	191f      	adds	r7, r3, r4
   1812a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   1812e:	f044 0e01 	orr.w	lr, r4, #1
   18132:	f855 4f08 	ldr.w	r4, [r5, #8]!
   18136:	4630      	mov	r0, r6
   18138:	50ba      	str	r2, [r7, r2]
   1813a:	f042 0201 	orr.w	r2, r2, #1
   1813e:	f8c3 e004 	str.w	lr, [r3, #4]
   18142:	f8cc 4008 	str.w	r4, [ip, #8]
   18146:	f8c4 c00c 	str.w	ip, [r4, #12]
   1814a:	608f      	str	r7, [r1, #8]
   1814c:	60cf      	str	r7, [r1, #12]
   1814e:	607a      	str	r2, [r7, #4]
   18150:	60b9      	str	r1, [r7, #8]
   18152:	60f9      	str	r1, [r7, #12]
   18154:	f000 fabe 	bl	186d4 <__malloc_unlock>
   18158:	e754      	b.n	18004 <_malloc_r+0x68>
   1815a:	f1be 0f04 	cmp.w	lr, #4
   1815e:	bf9e      	ittt	ls
   18160:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   18164:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   18168:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1816c:	f67f af65 	bls.w	1803a <_malloc_r+0x9e>
   18170:	f1be 0f14 	cmp.w	lr, #20
   18174:	bf9c      	itt	ls
   18176:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   1817a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1817e:	f67f af5c 	bls.w	1803a <_malloc_r+0x9e>
   18182:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   18186:	bf9e      	ittt	ls
   18188:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   1818c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   18190:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   18194:	f67f af51 	bls.w	1803a <_malloc_r+0x9e>
   18198:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   1819c:	bf9e      	ittt	ls
   1819e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   181a2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   181a6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   181aa:	f67f af46 	bls.w	1803a <_malloc_r+0x9e>
   181ae:	f240 5354 	movw	r3, #1364	; 0x554
   181b2:	459e      	cmp	lr, r3
   181b4:	bf95      	itete	ls
   181b6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   181ba:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
   181be:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   181c2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   181c6:	bf98      	it	ls
   181c8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   181cc:	e735      	b.n	1803a <_malloc_r+0x9e>
   181ce:	eb03 020c 	add.w	r2, r3, ip
   181d2:	f103 0508 	add.w	r5, r3, #8
   181d6:	4630      	mov	r0, r6
   181d8:	6853      	ldr	r3, [r2, #4]
   181da:	f043 0301 	orr.w	r3, r3, #1
   181de:	6053      	str	r3, [r2, #4]
   181e0:	f000 fa78 	bl	186d4 <__malloc_unlock>
   181e4:	e70e      	b.n	18004 <_malloc_r+0x68>
   181e6:	f8d7 8008 	ldr.w	r8, [r7, #8]
   181ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
   181ee:	f023 0903 	bic.w	r9, r3, #3
   181f2:	ebc4 0209 	rsb	r2, r4, r9
   181f6:	454c      	cmp	r4, r9
   181f8:	bf94      	ite	ls
   181fa:	2300      	movls	r3, #0
   181fc:	2301      	movhi	r3, #1
   181fe:	2a0f      	cmp	r2, #15
   18200:	bfd8      	it	le
   18202:	f043 0301 	orrle.w	r3, r3, #1
   18206:	2b00      	cmp	r3, #0
   18208:	f000 80a1 	beq.w	1834e <_malloc_r+0x3b2>
   1820c:	f64a 1b6c 	movw	fp, #43372	; 0xa96c
   18210:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   18214:	f2c2 0b00 	movt	fp, #8192	; 0x2000
   18218:	f8db 3000 	ldr.w	r3, [fp]
   1821c:	3310      	adds	r3, #16
   1821e:	191b      	adds	r3, r3, r4
   18220:	f1b2 3fff 	cmp.w	r2, #4294967295
   18224:	d006      	beq.n	18234 <_malloc_r+0x298>
   18226:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
   1822a:	331f      	adds	r3, #31
   1822c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
   18230:	f023 031f 	bic.w	r3, r3, #31
   18234:	4619      	mov	r1, r3
   18236:	4630      	mov	r0, r6
   18238:	9301      	str	r3, [sp, #4]
   1823a:	f001 f8f3 	bl	19424 <_sbrk_r>
   1823e:	9b01      	ldr	r3, [sp, #4]
   18240:	f1b0 3fff 	cmp.w	r0, #4294967295
   18244:	4682      	mov	sl, r0
   18246:	f000 80f4 	beq.w	18432 <_malloc_r+0x496>
   1824a:	eb08 0109 	add.w	r1, r8, r9
   1824e:	4281      	cmp	r1, r0
   18250:	f200 80ec 	bhi.w	1842c <_malloc_r+0x490>
   18254:	f8db 2004 	ldr.w	r2, [fp, #4]
   18258:	189a      	adds	r2, r3, r2
   1825a:	4551      	cmp	r1, sl
   1825c:	f8cb 2004 	str.w	r2, [fp, #4]
   18260:	f000 8145 	beq.w	184ee <_malloc_r+0x552>
   18264:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
   18268:	f240 10d8 	movw	r0, #472	; 0x1d8
   1826c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18270:	f1b5 3fff 	cmp.w	r5, #4294967295
   18274:	bf08      	it	eq
   18276:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
   1827a:	d003      	beq.n	18284 <_malloc_r+0x2e8>
   1827c:	4452      	add	r2, sl
   1827e:	1a51      	subs	r1, r2, r1
   18280:	f8cb 1004 	str.w	r1, [fp, #4]
   18284:	f01a 0507 	ands.w	r5, sl, #7
   18288:	4630      	mov	r0, r6
   1828a:	bf17      	itett	ne
   1828c:	f1c5 0508 	rsbne	r5, r5, #8
   18290:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
   18294:	44aa      	addne	sl, r5
   18296:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
   1829a:	4453      	add	r3, sl
   1829c:	051b      	lsls	r3, r3, #20
   1829e:	0d1b      	lsrs	r3, r3, #20
   182a0:	1aed      	subs	r5, r5, r3
   182a2:	4629      	mov	r1, r5
   182a4:	f001 f8be 	bl	19424 <_sbrk_r>
   182a8:	f1b0 3fff 	cmp.w	r0, #4294967295
   182ac:	f000 812c 	beq.w	18508 <_malloc_r+0x56c>
   182b0:	ebca 0100 	rsb	r1, sl, r0
   182b4:	1949      	adds	r1, r1, r5
   182b6:	f041 0101 	orr.w	r1, r1, #1
   182ba:	f8db 2004 	ldr.w	r2, [fp, #4]
   182be:	f64a 136c 	movw	r3, #43372	; 0xa96c
   182c2:	f8c7 a008 	str.w	sl, [r7, #8]
   182c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   182ca:	18aa      	adds	r2, r5, r2
   182cc:	45b8      	cmp	r8, r7
   182ce:	f8cb 2004 	str.w	r2, [fp, #4]
   182d2:	f8ca 1004 	str.w	r1, [sl, #4]
   182d6:	d017      	beq.n	18308 <_malloc_r+0x36c>
   182d8:	f1b9 0f0f 	cmp.w	r9, #15
   182dc:	f240 80df 	bls.w	1849e <_malloc_r+0x502>
   182e0:	f1a9 010c 	sub.w	r1, r9, #12
   182e4:	2505      	movs	r5, #5
   182e6:	f021 0107 	bic.w	r1, r1, #7
   182ea:	eb08 0001 	add.w	r0, r8, r1
   182ee:	290f      	cmp	r1, #15
   182f0:	6085      	str	r5, [r0, #8]
   182f2:	6045      	str	r5, [r0, #4]
   182f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
   182f8:	f000 0001 	and.w	r0, r0, #1
   182fc:	ea41 0000 	orr.w	r0, r1, r0
   18300:	f8c8 0004 	str.w	r0, [r8, #4]
   18304:	f200 80ac 	bhi.w	18460 <_malloc_r+0x4c4>
   18308:	46d0      	mov	r8, sl
   1830a:	f64a 136c 	movw	r3, #43372	; 0xa96c
   1830e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
   18312:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18316:	428a      	cmp	r2, r1
   18318:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   1831c:	bf88      	it	hi
   1831e:	62da      	strhi	r2, [r3, #44]	; 0x2c
   18320:	f64a 136c 	movw	r3, #43372	; 0xa96c
   18324:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18328:	428a      	cmp	r2, r1
   1832a:	bf88      	it	hi
   1832c:	631a      	strhi	r2, [r3, #48]	; 0x30
   1832e:	e082      	b.n	18436 <_malloc_r+0x49a>
   18330:	185c      	adds	r4, r3, r1
   18332:	689a      	ldr	r2, [r3, #8]
   18334:	68d9      	ldr	r1, [r3, #12]
   18336:	4630      	mov	r0, r6
   18338:	6866      	ldr	r6, [r4, #4]
   1833a:	f103 0508 	add.w	r5, r3, #8
   1833e:	608a      	str	r2, [r1, #8]
   18340:	f046 0301 	orr.w	r3, r6, #1
   18344:	60d1      	str	r1, [r2, #12]
   18346:	6063      	str	r3, [r4, #4]
   18348:	f000 f9c4 	bl	186d4 <__malloc_unlock>
   1834c:	e65a      	b.n	18004 <_malloc_r+0x68>
   1834e:	eb08 0304 	add.w	r3, r8, r4
   18352:	f042 0201 	orr.w	r2, r2, #1
   18356:	f044 0401 	orr.w	r4, r4, #1
   1835a:	4630      	mov	r0, r6
   1835c:	f8c8 4004 	str.w	r4, [r8, #4]
   18360:	f108 0508 	add.w	r5, r8, #8
   18364:	605a      	str	r2, [r3, #4]
   18366:	60bb      	str	r3, [r7, #8]
   18368:	f000 f9b4 	bl	186d4 <__malloc_unlock>
   1836c:	e64a      	b.n	18004 <_malloc_r+0x68>
   1836e:	ea4f 225c 	mov.w	r2, ip, lsr #9
   18372:	2a04      	cmp	r2, #4
   18374:	d954      	bls.n	18420 <_malloc_r+0x484>
   18376:	2a14      	cmp	r2, #20
   18378:	f200 8089 	bhi.w	1848e <_malloc_r+0x4f2>
   1837c:	325b      	adds	r2, #91	; 0x5b
   1837e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   18382:	44a8      	add	r8, r5
   18384:	f240 17d8 	movw	r7, #472	; 0x1d8
   18388:	f2c2 0700 	movt	r7, #8192	; 0x2000
   1838c:	f8d8 0008 	ldr.w	r0, [r8, #8]
   18390:	4540      	cmp	r0, r8
   18392:	d103      	bne.n	1839c <_malloc_r+0x400>
   18394:	e06f      	b.n	18476 <_malloc_r+0x4da>
   18396:	6880      	ldr	r0, [r0, #8]
   18398:	4580      	cmp	r8, r0
   1839a:	d004      	beq.n	183a6 <_malloc_r+0x40a>
   1839c:	6842      	ldr	r2, [r0, #4]
   1839e:	f022 0203 	bic.w	r2, r2, #3
   183a2:	4594      	cmp	ip, r2
   183a4:	d3f7      	bcc.n	18396 <_malloc_r+0x3fa>
   183a6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   183aa:	f8c3 c00c 	str.w	ip, [r3, #12]
   183ae:	6098      	str	r0, [r3, #8]
   183b0:	687a      	ldr	r2, [r7, #4]
   183b2:	60c3      	str	r3, [r0, #12]
   183b4:	f8cc 3008 	str.w	r3, [ip, #8]
   183b8:	e68a      	b.n	180d0 <_malloc_r+0x134>
   183ba:	191f      	adds	r7, r3, r4
   183bc:	4630      	mov	r0, r6
   183be:	f044 0401 	orr.w	r4, r4, #1
   183c2:	60cf      	str	r7, [r1, #12]
   183c4:	605c      	str	r4, [r3, #4]
   183c6:	f103 0508 	add.w	r5, r3, #8
   183ca:	50ba      	str	r2, [r7, r2]
   183cc:	f042 0201 	orr.w	r2, r2, #1
   183d0:	608f      	str	r7, [r1, #8]
   183d2:	607a      	str	r2, [r7, #4]
   183d4:	60b9      	str	r1, [r7, #8]
   183d6:	60f9      	str	r1, [r7, #12]
   183d8:	f000 f97c 	bl	186d4 <__malloc_unlock>
   183dc:	e612      	b.n	18004 <_malloc_r+0x68>
   183de:	f10a 0a01 	add.w	sl, sl, #1
   183e2:	f01a 0f03 	tst.w	sl, #3
   183e6:	d05f      	beq.n	184a8 <_malloc_r+0x50c>
   183e8:	f103 0808 	add.w	r8, r3, #8
   183ec:	e689      	b.n	18102 <_malloc_r+0x166>
   183ee:	f103 0208 	add.w	r2, r3, #8
   183f2:	68d3      	ldr	r3, [r2, #12]
   183f4:	429a      	cmp	r2, r3
   183f6:	bf08      	it	eq
   183f8:	f10e 0e02 	addeq.w	lr, lr, #2
   183fc:	f43f ae36 	beq.w	1806c <_malloc_r+0xd0>
   18400:	e5ef      	b.n	17fe2 <_malloc_r+0x46>
   18402:	461d      	mov	r5, r3
   18404:	1819      	adds	r1, r3, r0
   18406:	68da      	ldr	r2, [r3, #12]
   18408:	4630      	mov	r0, r6
   1840a:	f855 3f08 	ldr.w	r3, [r5, #8]!
   1840e:	684c      	ldr	r4, [r1, #4]
   18410:	6093      	str	r3, [r2, #8]
   18412:	f044 0401 	orr.w	r4, r4, #1
   18416:	60da      	str	r2, [r3, #12]
   18418:	604c      	str	r4, [r1, #4]
   1841a:	f000 f95b 	bl	186d4 <__malloc_unlock>
   1841e:	e5f1      	b.n	18004 <_malloc_r+0x68>
   18420:	ea4f 129c 	mov.w	r2, ip, lsr #6
   18424:	3238      	adds	r2, #56	; 0x38
   18426:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1842a:	e7aa      	b.n	18382 <_malloc_r+0x3e6>
   1842c:	45b8      	cmp	r8, r7
   1842e:	f43f af11 	beq.w	18254 <_malloc_r+0x2b8>
   18432:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18436:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1843a:	f022 0203 	bic.w	r2, r2, #3
   1843e:	4294      	cmp	r4, r2
   18440:	bf94      	ite	ls
   18442:	2300      	movls	r3, #0
   18444:	2301      	movhi	r3, #1
   18446:	1b12      	subs	r2, r2, r4
   18448:	2a0f      	cmp	r2, #15
   1844a:	bfd8      	it	le
   1844c:	f043 0301 	orrle.w	r3, r3, #1
   18450:	2b00      	cmp	r3, #0
   18452:	f43f af7c 	beq.w	1834e <_malloc_r+0x3b2>
   18456:	4630      	mov	r0, r6
   18458:	2500      	movs	r5, #0
   1845a:	f000 f93b 	bl	186d4 <__malloc_unlock>
   1845e:	e5d1      	b.n	18004 <_malloc_r+0x68>
   18460:	f108 0108 	add.w	r1, r8, #8
   18464:	4630      	mov	r0, r6
   18466:	9301      	str	r3, [sp, #4]
   18468:	f7ff fc6e 	bl	17d48 <_free_r>
   1846c:	9b01      	ldr	r3, [sp, #4]
   1846e:	f8d7 8008 	ldr.w	r8, [r7, #8]
   18472:	685a      	ldr	r2, [r3, #4]
   18474:	e749      	b.n	1830a <_malloc_r+0x36e>
   18476:	f04f 0a01 	mov.w	sl, #1
   1847a:	f8d7 8004 	ldr.w	r8, [r7, #4]
   1847e:	1092      	asrs	r2, r2, #2
   18480:	4684      	mov	ip, r0
   18482:	fa0a f202 	lsl.w	r2, sl, r2
   18486:	ea48 0202 	orr.w	r2, r8, r2
   1848a:	607a      	str	r2, [r7, #4]
   1848c:	e78d      	b.n	183aa <_malloc_r+0x40e>
   1848e:	2a54      	cmp	r2, #84	; 0x54
   18490:	d824      	bhi.n	184dc <_malloc_r+0x540>
   18492:	ea4f 321c 	mov.w	r2, ip, lsr #12
   18496:	326e      	adds	r2, #110	; 0x6e
   18498:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1849c:	e771      	b.n	18382 <_malloc_r+0x3e6>
   1849e:	2301      	movs	r3, #1
   184a0:	46d0      	mov	r8, sl
   184a2:	f8ca 3004 	str.w	r3, [sl, #4]
   184a6:	e7c6      	b.n	18436 <_malloc_r+0x49a>
   184a8:	464a      	mov	r2, r9
   184aa:	f01e 0f03 	tst.w	lr, #3
   184ae:	4613      	mov	r3, r2
   184b0:	f10e 3eff 	add.w	lr, lr, #4294967295
   184b4:	d033      	beq.n	1851e <_malloc_r+0x582>
   184b6:	f853 2908 	ldr.w	r2, [r3], #-8
   184ba:	429a      	cmp	r2, r3
   184bc:	d0f5      	beq.n	184aa <_malloc_r+0x50e>
   184be:	687b      	ldr	r3, [r7, #4]
   184c0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   184c4:	459c      	cmp	ip, r3
   184c6:	f63f ae8e 	bhi.w	181e6 <_malloc_r+0x24a>
   184ca:	f1bc 0f00 	cmp.w	ip, #0
   184ce:	f43f ae8a 	beq.w	181e6 <_malloc_r+0x24a>
   184d2:	ea1c 0f03 	tst.w	ip, r3
   184d6:	d027      	beq.n	18528 <_malloc_r+0x58c>
   184d8:	46d6      	mov	lr, sl
   184da:	e60e      	b.n	180fa <_malloc_r+0x15e>
   184dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   184e0:	d815      	bhi.n	1850e <_malloc_r+0x572>
   184e2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
   184e6:	3277      	adds	r2, #119	; 0x77
   184e8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   184ec:	e749      	b.n	18382 <_malloc_r+0x3e6>
   184ee:	0508      	lsls	r0, r1, #20
   184f0:	0d00      	lsrs	r0, r0, #20
   184f2:	2800      	cmp	r0, #0
   184f4:	f47f aeb6 	bne.w	18264 <_malloc_r+0x2c8>
   184f8:	f8d7 8008 	ldr.w	r8, [r7, #8]
   184fc:	444b      	add	r3, r9
   184fe:	f043 0301 	orr.w	r3, r3, #1
   18502:	f8c8 3004 	str.w	r3, [r8, #4]
   18506:	e700      	b.n	1830a <_malloc_r+0x36e>
   18508:	2101      	movs	r1, #1
   1850a:	2500      	movs	r5, #0
   1850c:	e6d5      	b.n	182ba <_malloc_r+0x31e>
   1850e:	f240 5054 	movw	r0, #1364	; 0x554
   18512:	4282      	cmp	r2, r0
   18514:	d90d      	bls.n	18532 <_malloc_r+0x596>
   18516:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
   1851a:	227e      	movs	r2, #126	; 0x7e
   1851c:	e731      	b.n	18382 <_malloc_r+0x3e6>
   1851e:	687b      	ldr	r3, [r7, #4]
   18520:	ea23 030c 	bic.w	r3, r3, ip
   18524:	607b      	str	r3, [r7, #4]
   18526:	e7cb      	b.n	184c0 <_malloc_r+0x524>
   18528:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   1852c:	f10a 0a04 	add.w	sl, sl, #4
   18530:	e7cf      	b.n	184d2 <_malloc_r+0x536>
   18532:	ea4f 429c 	mov.w	r2, ip, lsr #18
   18536:	327c      	adds	r2, #124	; 0x7c
   18538:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1853c:	e721      	b.n	18382 <_malloc_r+0x3e6>
   1853e:	bf00      	nop

00018540 <memchr>:
   18540:	f010 0f03 	tst.w	r0, #3
   18544:	b2c9      	uxtb	r1, r1
   18546:	b410      	push	{r4}
   18548:	d010      	beq.n	1856c <memchr+0x2c>
   1854a:	2a00      	cmp	r2, #0
   1854c:	d02f      	beq.n	185ae <memchr+0x6e>
   1854e:	7803      	ldrb	r3, [r0, #0]
   18550:	428b      	cmp	r3, r1
   18552:	d02a      	beq.n	185aa <memchr+0x6a>
   18554:	3a01      	subs	r2, #1
   18556:	e005      	b.n	18564 <memchr+0x24>
   18558:	2a00      	cmp	r2, #0
   1855a:	d028      	beq.n	185ae <memchr+0x6e>
   1855c:	7803      	ldrb	r3, [r0, #0]
   1855e:	3a01      	subs	r2, #1
   18560:	428b      	cmp	r3, r1
   18562:	d022      	beq.n	185aa <memchr+0x6a>
   18564:	3001      	adds	r0, #1
   18566:	f010 0f03 	tst.w	r0, #3
   1856a:	d1f5      	bne.n	18558 <memchr+0x18>
   1856c:	2a03      	cmp	r2, #3
   1856e:	d911      	bls.n	18594 <memchr+0x54>
   18570:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   18574:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   18578:	6803      	ldr	r3, [r0, #0]
   1857a:	ea84 0303 	eor.w	r3, r4, r3
   1857e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   18582:	ea2c 0303 	bic.w	r3, ip, r3
   18586:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1858a:	d103      	bne.n	18594 <memchr+0x54>
   1858c:	3a04      	subs	r2, #4
   1858e:	3004      	adds	r0, #4
   18590:	2a03      	cmp	r2, #3
   18592:	d8f1      	bhi.n	18578 <memchr+0x38>
   18594:	b15a      	cbz	r2, 185ae <memchr+0x6e>
   18596:	7803      	ldrb	r3, [r0, #0]
   18598:	428b      	cmp	r3, r1
   1859a:	d006      	beq.n	185aa <memchr+0x6a>
   1859c:	3a01      	subs	r2, #1
   1859e:	b132      	cbz	r2, 185ae <memchr+0x6e>
   185a0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   185a4:	3a01      	subs	r2, #1
   185a6:	428b      	cmp	r3, r1
   185a8:	d1f9      	bne.n	1859e <memchr+0x5e>
   185aa:	bc10      	pop	{r4}
   185ac:	4770      	bx	lr
   185ae:	2000      	movs	r0, #0
   185b0:	e7fb      	b.n	185aa <memchr+0x6a>
   185b2:	bf00      	nop

000185b4 <memcmp>:
   185b4:	2a03      	cmp	r2, #3
   185b6:	b430      	push	{r4, r5}
   185b8:	4605      	mov	r5, r0
   185ba:	460c      	mov	r4, r1
   185bc:	d925      	bls.n	1860a <memcmp+0x56>
   185be:	ea41 0300 	orr.w	r3, r1, r0
   185c2:	f013 0f03 	tst.w	r3, #3
   185c6:	d015      	beq.n	185f4 <memcmp+0x40>
   185c8:	7828      	ldrb	r0, [r5, #0]
   185ca:	f894 c000 	ldrb.w	ip, [r4]
   185ce:	4560      	cmp	r0, ip
   185d0:	d11e      	bne.n	18610 <memcmp+0x5c>
   185d2:	3a01      	subs	r2, #1
   185d4:	2300      	movs	r3, #0
   185d6:	e006      	b.n	185e6 <memcmp+0x32>
   185d8:	7840      	ldrb	r0, [r0, #1]
   185da:	3301      	adds	r3, #1
   185dc:	f891 c001 	ldrb.w	ip, [r1, #1]
   185e0:	3a01      	subs	r2, #1
   185e2:	4560      	cmp	r0, ip
   185e4:	d114      	bne.n	18610 <memcmp+0x5c>
   185e6:	18e8      	adds	r0, r5, r3
   185e8:	18e1      	adds	r1, r4, r3
   185ea:	2a00      	cmp	r2, #0
   185ec:	d1f4      	bne.n	185d8 <memcmp+0x24>
   185ee:	2000      	movs	r0, #0
   185f0:	bc30      	pop	{r4, r5}
   185f2:	4770      	bx	lr
   185f4:	6804      	ldr	r4, [r0, #0]
   185f6:	680b      	ldr	r3, [r1, #0]
   185f8:	429c      	cmp	r4, r3
   185fa:	d104      	bne.n	18606 <memcmp+0x52>
   185fc:	3a04      	subs	r2, #4
   185fe:	3004      	adds	r0, #4
   18600:	3104      	adds	r1, #4
   18602:	2a03      	cmp	r2, #3
   18604:	d8f6      	bhi.n	185f4 <memcmp+0x40>
   18606:	4605      	mov	r5, r0
   18608:	460c      	mov	r4, r1
   1860a:	2a00      	cmp	r2, #0
   1860c:	d1dc      	bne.n	185c8 <memcmp+0x14>
   1860e:	e7ee      	b.n	185ee <memcmp+0x3a>
   18610:	ebcc 0000 	rsb	r0, ip, r0
   18614:	e7ec      	b.n	185f0 <memcmp+0x3c>
   18616:	bf00      	nop

00018618 <memmove>:
   18618:	4288      	cmp	r0, r1
   1861a:	468c      	mov	ip, r1
   1861c:	b470      	push	{r4, r5, r6}
   1861e:	4605      	mov	r5, r0
   18620:	4614      	mov	r4, r2
   18622:	d90e      	bls.n	18642 <memmove+0x2a>
   18624:	188b      	adds	r3, r1, r2
   18626:	4298      	cmp	r0, r3
   18628:	d20b      	bcs.n	18642 <memmove+0x2a>
   1862a:	b142      	cbz	r2, 1863e <memmove+0x26>
   1862c:	ebc2 0c03 	rsb	ip, r2, r3
   18630:	4601      	mov	r1, r0
   18632:	1e53      	subs	r3, r2, #1
   18634:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18638:	54ca      	strb	r2, [r1, r3]
   1863a:	3b01      	subs	r3, #1
   1863c:	d2fa      	bcs.n	18634 <memmove+0x1c>
   1863e:	bc70      	pop	{r4, r5, r6}
   18640:	4770      	bx	lr
   18642:	2a0f      	cmp	r2, #15
   18644:	d809      	bhi.n	1865a <memmove+0x42>
   18646:	2c00      	cmp	r4, #0
   18648:	d0f9      	beq.n	1863e <memmove+0x26>
   1864a:	2300      	movs	r3, #0
   1864c:	f81c 2003 	ldrb.w	r2, [ip, r3]
   18650:	54ea      	strb	r2, [r5, r3]
   18652:	3301      	adds	r3, #1
   18654:	42a3      	cmp	r3, r4
   18656:	d1f9      	bne.n	1864c <memmove+0x34>
   18658:	e7f1      	b.n	1863e <memmove+0x26>
   1865a:	ea41 0300 	orr.w	r3, r1, r0
   1865e:	f013 0f03 	tst.w	r3, #3
   18662:	d1f0      	bne.n	18646 <memmove+0x2e>
   18664:	4694      	mov	ip, r2
   18666:	460c      	mov	r4, r1
   18668:	4603      	mov	r3, r0
   1866a:	6825      	ldr	r5, [r4, #0]
   1866c:	f1ac 0c10 	sub.w	ip, ip, #16
   18670:	601d      	str	r5, [r3, #0]
   18672:	6865      	ldr	r5, [r4, #4]
   18674:	605d      	str	r5, [r3, #4]
   18676:	68a5      	ldr	r5, [r4, #8]
   18678:	609d      	str	r5, [r3, #8]
   1867a:	68e5      	ldr	r5, [r4, #12]
   1867c:	3410      	adds	r4, #16
   1867e:	60dd      	str	r5, [r3, #12]
   18680:	3310      	adds	r3, #16
   18682:	f1bc 0f0f 	cmp.w	ip, #15
   18686:	d8f0      	bhi.n	1866a <memmove+0x52>
   18688:	3a10      	subs	r2, #16
   1868a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   1868e:	f10c 0501 	add.w	r5, ip, #1
   18692:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
   18696:	012d      	lsls	r5, r5, #4
   18698:	eb02 160c 	add.w	r6, r2, ip, lsl #4
   1869c:	eb01 0c05 	add.w	ip, r1, r5
   186a0:	1945      	adds	r5, r0, r5
   186a2:	2e03      	cmp	r6, #3
   186a4:	4634      	mov	r4, r6
   186a6:	d9ce      	bls.n	18646 <memmove+0x2e>
   186a8:	2300      	movs	r3, #0
   186aa:	f85c 2003 	ldr.w	r2, [ip, r3]
   186ae:	50ea      	str	r2, [r5, r3]
   186b0:	3304      	adds	r3, #4
   186b2:	1af2      	subs	r2, r6, r3
   186b4:	2a03      	cmp	r2, #3
   186b6:	d8f8      	bhi.n	186aa <memmove+0x92>
   186b8:	3e04      	subs	r6, #4
   186ba:	08b3      	lsrs	r3, r6, #2
   186bc:	1c5a      	adds	r2, r3, #1
   186be:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
   186c2:	0092      	lsls	r2, r2, #2
   186c4:	4494      	add	ip, r2
   186c6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
   186ca:	18ad      	adds	r5, r5, r2
   186cc:	e7bb      	b.n	18646 <memmove+0x2e>
   186ce:	bf00      	nop

000186d0 <__malloc_lock>:
   186d0:	4770      	bx	lr
   186d2:	bf00      	nop

000186d4 <__malloc_unlock>:
   186d4:	4770      	bx	lr
   186d6:	bf00      	nop

000186d8 <__hi0bits>:
   186d8:	0c02      	lsrs	r2, r0, #16
   186da:	4603      	mov	r3, r0
   186dc:	0412      	lsls	r2, r2, #16
   186de:	b1b2      	cbz	r2, 1870e <__hi0bits+0x36>
   186e0:	2000      	movs	r0, #0
   186e2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   186e6:	d101      	bne.n	186ec <__hi0bits+0x14>
   186e8:	3008      	adds	r0, #8
   186ea:	021b      	lsls	r3, r3, #8
   186ec:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   186f0:	d101      	bne.n	186f6 <__hi0bits+0x1e>
   186f2:	3004      	adds	r0, #4
   186f4:	011b      	lsls	r3, r3, #4
   186f6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   186fa:	d101      	bne.n	18700 <__hi0bits+0x28>
   186fc:	3002      	adds	r0, #2
   186fe:	009b      	lsls	r3, r3, #2
   18700:	2b00      	cmp	r3, #0
   18702:	db03      	blt.n	1870c <__hi0bits+0x34>
   18704:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   18708:	d004      	beq.n	18714 <__hi0bits+0x3c>
   1870a:	3001      	adds	r0, #1
   1870c:	4770      	bx	lr
   1870e:	0403      	lsls	r3, r0, #16
   18710:	2010      	movs	r0, #16
   18712:	e7e6      	b.n	186e2 <__hi0bits+0xa>
   18714:	2020      	movs	r0, #32
   18716:	4770      	bx	lr

00018718 <__lo0bits>:
   18718:	6803      	ldr	r3, [r0, #0]
   1871a:	4602      	mov	r2, r0
   1871c:	f013 0007 	ands.w	r0, r3, #7
   18720:	d009      	beq.n	18736 <__lo0bits+0x1e>
   18722:	f013 0f01 	tst.w	r3, #1
   18726:	d121      	bne.n	1876c <__lo0bits+0x54>
   18728:	f013 0f02 	tst.w	r3, #2
   1872c:	d122      	bne.n	18774 <__lo0bits+0x5c>
   1872e:	089b      	lsrs	r3, r3, #2
   18730:	2002      	movs	r0, #2
   18732:	6013      	str	r3, [r2, #0]
   18734:	4770      	bx	lr
   18736:	b299      	uxth	r1, r3
   18738:	b909      	cbnz	r1, 1873e <__lo0bits+0x26>
   1873a:	0c1b      	lsrs	r3, r3, #16
   1873c:	2010      	movs	r0, #16
   1873e:	f013 0fff 	tst.w	r3, #255	; 0xff
   18742:	d101      	bne.n	18748 <__lo0bits+0x30>
   18744:	3008      	adds	r0, #8
   18746:	0a1b      	lsrs	r3, r3, #8
   18748:	f013 0f0f 	tst.w	r3, #15
   1874c:	d101      	bne.n	18752 <__lo0bits+0x3a>
   1874e:	3004      	adds	r0, #4
   18750:	091b      	lsrs	r3, r3, #4
   18752:	f013 0f03 	tst.w	r3, #3
   18756:	d101      	bne.n	1875c <__lo0bits+0x44>
   18758:	3002      	adds	r0, #2
   1875a:	089b      	lsrs	r3, r3, #2
   1875c:	f013 0f01 	tst.w	r3, #1
   18760:	d102      	bne.n	18768 <__lo0bits+0x50>
   18762:	085b      	lsrs	r3, r3, #1
   18764:	d004      	beq.n	18770 <__lo0bits+0x58>
   18766:	3001      	adds	r0, #1
   18768:	6013      	str	r3, [r2, #0]
   1876a:	4770      	bx	lr
   1876c:	2000      	movs	r0, #0
   1876e:	4770      	bx	lr
   18770:	2020      	movs	r0, #32
   18772:	4770      	bx	lr
   18774:	085b      	lsrs	r3, r3, #1
   18776:	2001      	movs	r0, #1
   18778:	6013      	str	r3, [r2, #0]
   1877a:	4770      	bx	lr

0001877c <__mcmp>:
   1877c:	4603      	mov	r3, r0
   1877e:	690a      	ldr	r2, [r1, #16]
   18780:	6900      	ldr	r0, [r0, #16]
   18782:	b410      	push	{r4}
   18784:	1a80      	subs	r0, r0, r2
   18786:	d111      	bne.n	187ac <__mcmp+0x30>
   18788:	3204      	adds	r2, #4
   1878a:	f103 0c14 	add.w	ip, r3, #20
   1878e:	0092      	lsls	r2, r2, #2
   18790:	189b      	adds	r3, r3, r2
   18792:	1889      	adds	r1, r1, r2
   18794:	3104      	adds	r1, #4
   18796:	3304      	adds	r3, #4
   18798:	f853 4c04 	ldr.w	r4, [r3, #-4]
   1879c:	3b04      	subs	r3, #4
   1879e:	f851 2c04 	ldr.w	r2, [r1, #-4]
   187a2:	3904      	subs	r1, #4
   187a4:	4294      	cmp	r4, r2
   187a6:	d103      	bne.n	187b0 <__mcmp+0x34>
   187a8:	459c      	cmp	ip, r3
   187aa:	d3f5      	bcc.n	18798 <__mcmp+0x1c>
   187ac:	bc10      	pop	{r4}
   187ae:	4770      	bx	lr
   187b0:	bf38      	it	cc
   187b2:	f04f 30ff 	movcc.w	r0, #4294967295
   187b6:	d3f9      	bcc.n	187ac <__mcmp+0x30>
   187b8:	2001      	movs	r0, #1
   187ba:	e7f7      	b.n	187ac <__mcmp+0x30>

000187bc <__ulp>:
   187bc:	f240 0300 	movw	r3, #0
   187c0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   187c4:	ea01 0303 	and.w	r3, r1, r3
   187c8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   187cc:	2b00      	cmp	r3, #0
   187ce:	dd02      	ble.n	187d6 <__ulp+0x1a>
   187d0:	4619      	mov	r1, r3
   187d2:	2000      	movs	r0, #0
   187d4:	4770      	bx	lr
   187d6:	425b      	negs	r3, r3
   187d8:	151b      	asrs	r3, r3, #20
   187da:	2b13      	cmp	r3, #19
   187dc:	dd0e      	ble.n	187fc <__ulp+0x40>
   187de:	3b14      	subs	r3, #20
   187e0:	2b1e      	cmp	r3, #30
   187e2:	dd03      	ble.n	187ec <__ulp+0x30>
   187e4:	2301      	movs	r3, #1
   187e6:	2100      	movs	r1, #0
   187e8:	4618      	mov	r0, r3
   187ea:	4770      	bx	lr
   187ec:	2201      	movs	r2, #1
   187ee:	f1c3 031f 	rsb	r3, r3, #31
   187f2:	2100      	movs	r1, #0
   187f4:	fa12 f303 	lsls.w	r3, r2, r3
   187f8:	4618      	mov	r0, r3
   187fa:	4770      	bx	lr
   187fc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   18800:	2000      	movs	r0, #0
   18802:	fa52 f103 	asrs.w	r1, r2, r3
   18806:	4770      	bx	lr

00018808 <__b2d>:
   18808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1880c:	6904      	ldr	r4, [r0, #16]
   1880e:	f100 0614 	add.w	r6, r0, #20
   18812:	460f      	mov	r7, r1
   18814:	3404      	adds	r4, #4
   18816:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   1881a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   1881e:	46a0      	mov	r8, r4
   18820:	4628      	mov	r0, r5
   18822:	f7ff ff59 	bl	186d8 <__hi0bits>
   18826:	280a      	cmp	r0, #10
   18828:	f1c0 0320 	rsb	r3, r0, #32
   1882c:	603b      	str	r3, [r7, #0]
   1882e:	dc14      	bgt.n	1885a <__b2d+0x52>
   18830:	42a6      	cmp	r6, r4
   18832:	f1c0 030b 	rsb	r3, r0, #11
   18836:	d237      	bcs.n	188a8 <__b2d+0xa0>
   18838:	f854 1c04 	ldr.w	r1, [r4, #-4]
   1883c:	40d9      	lsrs	r1, r3
   1883e:	fa25 fc03 	lsr.w	ip, r5, r3
   18842:	3015      	adds	r0, #21
   18844:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
   18848:	4085      	lsls	r5, r0
   1884a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
   1884e:	ea41 0205 	orr.w	r2, r1, r5
   18852:	4610      	mov	r0, r2
   18854:	4619      	mov	r1, r3
   18856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1885a:	42a6      	cmp	r6, r4
   1885c:	d320      	bcc.n	188a0 <__b2d+0x98>
   1885e:	2100      	movs	r1, #0
   18860:	380b      	subs	r0, #11
   18862:	bf02      	ittt	eq
   18864:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
   18868:	460a      	moveq	r2, r1
   1886a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
   1886e:	d0f0      	beq.n	18852 <__b2d+0x4a>
   18870:	42b4      	cmp	r4, r6
   18872:	f1c0 0320 	rsb	r3, r0, #32
   18876:	d919      	bls.n	188ac <__b2d+0xa4>
   18878:	f854 4c04 	ldr.w	r4, [r4, #-4]
   1887c:	40dc      	lsrs	r4, r3
   1887e:	4085      	lsls	r5, r0
   18880:	fa21 fc03 	lsr.w	ip, r1, r3
   18884:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
   18888:	fa11 f000 	lsls.w	r0, r1, r0
   1888c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
   18890:	ea44 0200 	orr.w	r2, r4, r0
   18894:	ea45 030c 	orr.w	r3, r5, ip
   18898:	4610      	mov	r0, r2
   1889a:	4619      	mov	r1, r3
   1889c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   188a0:	f854 1c04 	ldr.w	r1, [r4, #-4]
   188a4:	3c04      	subs	r4, #4
   188a6:	e7db      	b.n	18860 <__b2d+0x58>
   188a8:	2100      	movs	r1, #0
   188aa:	e7c8      	b.n	1883e <__b2d+0x36>
   188ac:	2400      	movs	r4, #0
   188ae:	e7e6      	b.n	1887e <__b2d+0x76>

000188b0 <__ratio>:
   188b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   188b4:	b083      	sub	sp, #12
   188b6:	460e      	mov	r6, r1
   188b8:	a901      	add	r1, sp, #4
   188ba:	4607      	mov	r7, r0
   188bc:	f7ff ffa4 	bl	18808 <__b2d>
   188c0:	460d      	mov	r5, r1
   188c2:	4604      	mov	r4, r0
   188c4:	4669      	mov	r1, sp
   188c6:	4630      	mov	r0, r6
   188c8:	f7ff ff9e 	bl	18808 <__b2d>
   188cc:	f8dd c004 	ldr.w	ip, [sp, #4]
   188d0:	46a9      	mov	r9, r5
   188d2:	46a0      	mov	r8, r4
   188d4:	460b      	mov	r3, r1
   188d6:	4602      	mov	r2, r0
   188d8:	6931      	ldr	r1, [r6, #16]
   188da:	4616      	mov	r6, r2
   188dc:	6938      	ldr	r0, [r7, #16]
   188de:	461f      	mov	r7, r3
   188e0:	1a40      	subs	r0, r0, r1
   188e2:	9900      	ldr	r1, [sp, #0]
   188e4:	ebc1 010c 	rsb	r1, r1, ip
   188e8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
   188ec:	2900      	cmp	r1, #0
   188ee:	bfc9      	itett	gt
   188f0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
   188f4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
   188f8:	4624      	movgt	r4, r4
   188fa:	464d      	movgt	r5, r9
   188fc:	bfdc      	itt	le
   188fe:	4612      	movle	r2, r2
   18900:	463b      	movle	r3, r7
   18902:	4620      	mov	r0, r4
   18904:	4629      	mov	r1, r5
   18906:	f001 fb63 	bl	19fd0 <__aeabi_ddiv>
   1890a:	b003      	add	sp, #12
   1890c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00018910 <_mprec_log10>:
   18910:	2817      	cmp	r0, #23
   18912:	b510      	push	{r4, lr}
   18914:	4604      	mov	r4, r0
   18916:	dd0e      	ble.n	18936 <_mprec_log10+0x26>
   18918:	f240 0100 	movw	r1, #0
   1891c:	2000      	movs	r0, #0
   1891e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   18922:	f240 0300 	movw	r3, #0
   18926:	2200      	movs	r2, #0
   18928:	f2c4 0324 	movt	r3, #16420	; 0x4024
   1892c:	f001 fa26 	bl	19d7c <__aeabi_dmul>
   18930:	3c01      	subs	r4, #1
   18932:	d1f6      	bne.n	18922 <_mprec_log10+0x12>
   18934:	bd10      	pop	{r4, pc}
   18936:	f643 6388 	movw	r3, #16008	; 0x3e88
   1893a:	f2c0 0302 	movt	r3, #2
   1893e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   18942:	e9d3 0100 	ldrd	r0, r1, [r3]
   18946:	bd10      	pop	{r4, pc}

00018948 <__copybits>:
   18948:	6913      	ldr	r3, [r2, #16]
   1894a:	3901      	subs	r1, #1
   1894c:	f102 0c14 	add.w	ip, r2, #20
   18950:	b410      	push	{r4}
   18952:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   18956:	114c      	asrs	r4, r1, #5
   18958:	3214      	adds	r2, #20
   1895a:	3401      	adds	r4, #1
   1895c:	4594      	cmp	ip, r2
   1895e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   18962:	d20f      	bcs.n	18984 <__copybits+0x3c>
   18964:	2300      	movs	r3, #0
   18966:	f85c 1003 	ldr.w	r1, [ip, r3]
   1896a:	50c1      	str	r1, [r0, r3]
   1896c:	3304      	adds	r3, #4
   1896e:	eb03 010c 	add.w	r1, r3, ip
   18972:	428a      	cmp	r2, r1
   18974:	d8f7      	bhi.n	18966 <__copybits+0x1e>
   18976:	ea6f 0c0c 	mvn.w	ip, ip
   1897a:	4462      	add	r2, ip
   1897c:	f022 0203 	bic.w	r2, r2, #3
   18980:	3204      	adds	r2, #4
   18982:	1880      	adds	r0, r0, r2
   18984:	4284      	cmp	r4, r0
   18986:	d904      	bls.n	18992 <__copybits+0x4a>
   18988:	2300      	movs	r3, #0
   1898a:	f840 3b04 	str.w	r3, [r0], #4
   1898e:	4284      	cmp	r4, r0
   18990:	d8fb      	bhi.n	1898a <__copybits+0x42>
   18992:	bc10      	pop	{r4}
   18994:	4770      	bx	lr
   18996:	bf00      	nop

00018998 <__any_on>:
   18998:	6902      	ldr	r2, [r0, #16]
   1899a:	114b      	asrs	r3, r1, #5
   1899c:	429a      	cmp	r2, r3
   1899e:	db10      	blt.n	189c2 <__any_on+0x2a>
   189a0:	dd0e      	ble.n	189c0 <__any_on+0x28>
   189a2:	f011 011f 	ands.w	r1, r1, #31
   189a6:	d00b      	beq.n	189c0 <__any_on+0x28>
   189a8:	461a      	mov	r2, r3
   189aa:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   189ae:	695b      	ldr	r3, [r3, #20]
   189b0:	fa23 fc01 	lsr.w	ip, r3, r1
   189b4:	fa0c f101 	lsl.w	r1, ip, r1
   189b8:	4299      	cmp	r1, r3
   189ba:	d002      	beq.n	189c2 <__any_on+0x2a>
   189bc:	2001      	movs	r0, #1
   189be:	4770      	bx	lr
   189c0:	461a      	mov	r2, r3
   189c2:	3204      	adds	r2, #4
   189c4:	f100 0114 	add.w	r1, r0, #20
   189c8:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   189cc:	f103 0c04 	add.w	ip, r3, #4
   189d0:	4561      	cmp	r1, ip
   189d2:	d20b      	bcs.n	189ec <__any_on+0x54>
   189d4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   189d8:	2a00      	cmp	r2, #0
   189da:	d1ef      	bne.n	189bc <__any_on+0x24>
   189dc:	4299      	cmp	r1, r3
   189de:	d205      	bcs.n	189ec <__any_on+0x54>
   189e0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   189e4:	2a00      	cmp	r2, #0
   189e6:	d1e9      	bne.n	189bc <__any_on+0x24>
   189e8:	4299      	cmp	r1, r3
   189ea:	d3f9      	bcc.n	189e0 <__any_on+0x48>
   189ec:	2000      	movs	r0, #0
   189ee:	4770      	bx	lr

000189f0 <_Bfree>:
   189f0:	b530      	push	{r4, r5, lr}
   189f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
   189f4:	b083      	sub	sp, #12
   189f6:	4604      	mov	r4, r0
   189f8:	b155      	cbz	r5, 18a10 <_Bfree+0x20>
   189fa:	b139      	cbz	r1, 18a0c <_Bfree+0x1c>
   189fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   189fe:	684a      	ldr	r2, [r1, #4]
   18a00:	68db      	ldr	r3, [r3, #12]
   18a02:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   18a06:	6008      	str	r0, [r1, #0]
   18a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   18a0c:	b003      	add	sp, #12
   18a0e:	bd30      	pop	{r4, r5, pc}
   18a10:	2010      	movs	r0, #16
   18a12:	9101      	str	r1, [sp, #4]
   18a14:	f7ff faba 	bl	17f8c <malloc>
   18a18:	9901      	ldr	r1, [sp, #4]
   18a1a:	6260      	str	r0, [r4, #36]	; 0x24
   18a1c:	60c5      	str	r5, [r0, #12]
   18a1e:	6045      	str	r5, [r0, #4]
   18a20:	6085      	str	r5, [r0, #8]
   18a22:	6005      	str	r5, [r0, #0]
   18a24:	e7e9      	b.n	189fa <_Bfree+0xa>
   18a26:	bf00      	nop

00018a28 <_Balloc>:
   18a28:	b570      	push	{r4, r5, r6, lr}
   18a2a:	6a44      	ldr	r4, [r0, #36]	; 0x24
   18a2c:	4606      	mov	r6, r0
   18a2e:	460d      	mov	r5, r1
   18a30:	b164      	cbz	r4, 18a4c <_Balloc+0x24>
   18a32:	68e2      	ldr	r2, [r4, #12]
   18a34:	b1a2      	cbz	r2, 18a60 <_Balloc+0x38>
   18a36:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
   18a3a:	b1eb      	cbz	r3, 18a78 <_Balloc+0x50>
   18a3c:	6819      	ldr	r1, [r3, #0]
   18a3e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
   18a42:	2200      	movs	r2, #0
   18a44:	60da      	str	r2, [r3, #12]
   18a46:	611a      	str	r2, [r3, #16]
   18a48:	4618      	mov	r0, r3
   18a4a:	bd70      	pop	{r4, r5, r6, pc}
   18a4c:	2010      	movs	r0, #16
   18a4e:	f7ff fa9d 	bl	17f8c <malloc>
   18a52:	2300      	movs	r3, #0
   18a54:	4604      	mov	r4, r0
   18a56:	6270      	str	r0, [r6, #36]	; 0x24
   18a58:	60c3      	str	r3, [r0, #12]
   18a5a:	6043      	str	r3, [r0, #4]
   18a5c:	6083      	str	r3, [r0, #8]
   18a5e:	6003      	str	r3, [r0, #0]
   18a60:	2210      	movs	r2, #16
   18a62:	4630      	mov	r0, r6
   18a64:	2104      	movs	r1, #4
   18a66:	f000 fddf 	bl	19628 <_calloc_r>
   18a6a:	6a73      	ldr	r3, [r6, #36]	; 0x24
   18a6c:	60e0      	str	r0, [r4, #12]
   18a6e:	68da      	ldr	r2, [r3, #12]
   18a70:	2a00      	cmp	r2, #0
   18a72:	d1e0      	bne.n	18a36 <_Balloc+0xe>
   18a74:	4613      	mov	r3, r2
   18a76:	e7e7      	b.n	18a48 <_Balloc+0x20>
   18a78:	2401      	movs	r4, #1
   18a7a:	4630      	mov	r0, r6
   18a7c:	4621      	mov	r1, r4
   18a7e:	40ac      	lsls	r4, r5
   18a80:	1d62      	adds	r2, r4, #5
   18a82:	0092      	lsls	r2, r2, #2
   18a84:	f000 fdd0 	bl	19628 <_calloc_r>
   18a88:	4603      	mov	r3, r0
   18a8a:	2800      	cmp	r0, #0
   18a8c:	d0dc      	beq.n	18a48 <_Balloc+0x20>
   18a8e:	6045      	str	r5, [r0, #4]
   18a90:	6084      	str	r4, [r0, #8]
   18a92:	e7d6      	b.n	18a42 <_Balloc+0x1a>

00018a94 <__d2b>:
   18a94:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   18a98:	b083      	sub	sp, #12
   18a9a:	2101      	movs	r1, #1
   18a9c:	461d      	mov	r5, r3
   18a9e:	4614      	mov	r4, r2
   18aa0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   18aa2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   18aa4:	f7ff ffc0 	bl	18a28 <_Balloc>
   18aa8:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   18aac:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
   18ab0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   18ab4:	4615      	mov	r5, r2
   18ab6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   18aba:	9300      	str	r3, [sp, #0]
   18abc:	bf1c      	itt	ne
   18abe:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   18ac2:	9300      	strne	r3, [sp, #0]
   18ac4:	4680      	mov	r8, r0
   18ac6:	2c00      	cmp	r4, #0
   18ac8:	d023      	beq.n	18b12 <__d2b+0x7e>
   18aca:	a802      	add	r0, sp, #8
   18acc:	f840 4d04 	str.w	r4, [r0, #-4]!
   18ad0:	f7ff fe22 	bl	18718 <__lo0bits>
   18ad4:	4603      	mov	r3, r0
   18ad6:	2800      	cmp	r0, #0
   18ad8:	d137      	bne.n	18b4a <__d2b+0xb6>
   18ada:	9901      	ldr	r1, [sp, #4]
   18adc:	9a00      	ldr	r2, [sp, #0]
   18ade:	f8c8 1014 	str.w	r1, [r8, #20]
   18ae2:	2a00      	cmp	r2, #0
   18ae4:	bf14      	ite	ne
   18ae6:	2402      	movne	r4, #2
   18ae8:	2401      	moveq	r4, #1
   18aea:	f8c8 2018 	str.w	r2, [r8, #24]
   18aee:	f8c8 4010 	str.w	r4, [r8, #16]
   18af2:	f1ba 0f00 	cmp.w	sl, #0
   18af6:	d01b      	beq.n	18b30 <__d2b+0x9c>
   18af8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   18afc:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
   18b00:	f1aa 0a03 	sub.w	sl, sl, #3
   18b04:	4453      	add	r3, sl
   18b06:	603b      	str	r3, [r7, #0]
   18b08:	6032      	str	r2, [r6, #0]
   18b0a:	4640      	mov	r0, r8
   18b0c:	b003      	add	sp, #12
   18b0e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   18b12:	4668      	mov	r0, sp
   18b14:	f7ff fe00 	bl	18718 <__lo0bits>
   18b18:	2301      	movs	r3, #1
   18b1a:	461c      	mov	r4, r3
   18b1c:	f8c8 3010 	str.w	r3, [r8, #16]
   18b20:	9b00      	ldr	r3, [sp, #0]
   18b22:	f8c8 3014 	str.w	r3, [r8, #20]
   18b26:	f100 0320 	add.w	r3, r0, #32
   18b2a:	f1ba 0f00 	cmp.w	sl, #0
   18b2e:	d1e3      	bne.n	18af8 <__d2b+0x64>
   18b30:	eb08 0284 	add.w	r2, r8, r4, lsl #2
   18b34:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
   18b38:	3b02      	subs	r3, #2
   18b3a:	603b      	str	r3, [r7, #0]
   18b3c:	6910      	ldr	r0, [r2, #16]
   18b3e:	f7ff fdcb 	bl	186d8 <__hi0bits>
   18b42:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   18b46:	6030      	str	r0, [r6, #0]
   18b48:	e7df      	b.n	18b0a <__d2b+0x76>
   18b4a:	9a00      	ldr	r2, [sp, #0]
   18b4c:	f1c0 0120 	rsb	r1, r0, #32
   18b50:	fa12 f101 	lsls.w	r1, r2, r1
   18b54:	40c2      	lsrs	r2, r0
   18b56:	9801      	ldr	r0, [sp, #4]
   18b58:	4301      	orrs	r1, r0
   18b5a:	f8c8 1014 	str.w	r1, [r8, #20]
   18b5e:	9200      	str	r2, [sp, #0]
   18b60:	e7bf      	b.n	18ae2 <__d2b+0x4e>
   18b62:	bf00      	nop

00018b64 <__mdiff>:
   18b64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b68:	6913      	ldr	r3, [r2, #16]
   18b6a:	690f      	ldr	r7, [r1, #16]
   18b6c:	460c      	mov	r4, r1
   18b6e:	4615      	mov	r5, r2
   18b70:	1aff      	subs	r7, r7, r3
   18b72:	2f00      	cmp	r7, #0
   18b74:	d04f      	beq.n	18c16 <__mdiff+0xb2>
   18b76:	db6a      	blt.n	18c4e <__mdiff+0xea>
   18b78:	2700      	movs	r7, #0
   18b7a:	f101 0614 	add.w	r6, r1, #20
   18b7e:	6861      	ldr	r1, [r4, #4]
   18b80:	f7ff ff52 	bl	18a28 <_Balloc>
   18b84:	f8d5 8010 	ldr.w	r8, [r5, #16]
   18b88:	f8d4 c010 	ldr.w	ip, [r4, #16]
   18b8c:	f105 0114 	add.w	r1, r5, #20
   18b90:	2200      	movs	r2, #0
   18b92:	eb05 0588 	add.w	r5, r5, r8, lsl #2
   18b96:	eb04 048c 	add.w	r4, r4, ip, lsl #2
   18b9a:	f105 0814 	add.w	r8, r5, #20
   18b9e:	3414      	adds	r4, #20
   18ba0:	f100 0314 	add.w	r3, r0, #20
   18ba4:	60c7      	str	r7, [r0, #12]
   18ba6:	f851 7b04 	ldr.w	r7, [r1], #4
   18baa:	f856 5b04 	ldr.w	r5, [r6], #4
   18bae:	46bb      	mov	fp, r7
   18bb0:	fa1f fa87 	uxth.w	sl, r7
   18bb4:	0c3f      	lsrs	r7, r7, #16
   18bb6:	fa1f f985 	uxth.w	r9, r5
   18bba:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
   18bbe:	ebca 0a09 	rsb	sl, sl, r9
   18bc2:	4452      	add	r2, sl
   18bc4:	eb07 4722 	add.w	r7, r7, r2, asr #16
   18bc8:	b292      	uxth	r2, r2
   18bca:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
   18bce:	f843 2b04 	str.w	r2, [r3], #4
   18bd2:	143a      	asrs	r2, r7, #16
   18bd4:	4588      	cmp	r8, r1
   18bd6:	d8e6      	bhi.n	18ba6 <__mdiff+0x42>
   18bd8:	42a6      	cmp	r6, r4
   18bda:	d20e      	bcs.n	18bfa <__mdiff+0x96>
   18bdc:	f856 1b04 	ldr.w	r1, [r6], #4
   18be0:	b28d      	uxth	r5, r1
   18be2:	0c09      	lsrs	r1, r1, #16
   18be4:	1952      	adds	r2, r2, r5
   18be6:	eb01 4122 	add.w	r1, r1, r2, asr #16
   18bea:	b292      	uxth	r2, r2
   18bec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   18bf0:	f843 2b04 	str.w	r2, [r3], #4
   18bf4:	140a      	asrs	r2, r1, #16
   18bf6:	42b4      	cmp	r4, r6
   18bf8:	d8f0      	bhi.n	18bdc <__mdiff+0x78>
   18bfa:	f853 2c04 	ldr.w	r2, [r3, #-4]
   18bfe:	b932      	cbnz	r2, 18c0e <__mdiff+0xaa>
   18c00:	f853 2c08 	ldr.w	r2, [r3, #-8]
   18c04:	f10c 3cff 	add.w	ip, ip, #4294967295
   18c08:	3b04      	subs	r3, #4
   18c0a:	2a00      	cmp	r2, #0
   18c0c:	d0f8      	beq.n	18c00 <__mdiff+0x9c>
   18c0e:	f8c0 c010 	str.w	ip, [r0, #16]
   18c12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c16:	3304      	adds	r3, #4
   18c18:	f101 0614 	add.w	r6, r1, #20
   18c1c:	009b      	lsls	r3, r3, #2
   18c1e:	18d2      	adds	r2, r2, r3
   18c20:	18cb      	adds	r3, r1, r3
   18c22:	3304      	adds	r3, #4
   18c24:	3204      	adds	r2, #4
   18c26:	f853 cc04 	ldr.w	ip, [r3, #-4]
   18c2a:	3b04      	subs	r3, #4
   18c2c:	f852 1c04 	ldr.w	r1, [r2, #-4]
   18c30:	3a04      	subs	r2, #4
   18c32:	458c      	cmp	ip, r1
   18c34:	d10a      	bne.n	18c4c <__mdiff+0xe8>
   18c36:	429e      	cmp	r6, r3
   18c38:	d3f5      	bcc.n	18c26 <__mdiff+0xc2>
   18c3a:	2100      	movs	r1, #0
   18c3c:	f7ff fef4 	bl	18a28 <_Balloc>
   18c40:	2301      	movs	r3, #1
   18c42:	6103      	str	r3, [r0, #16]
   18c44:	2300      	movs	r3, #0
   18c46:	6143      	str	r3, [r0, #20]
   18c48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c4c:	d297      	bcs.n	18b7e <__mdiff+0x1a>
   18c4e:	4623      	mov	r3, r4
   18c50:	462c      	mov	r4, r5
   18c52:	2701      	movs	r7, #1
   18c54:	461d      	mov	r5, r3
   18c56:	f104 0614 	add.w	r6, r4, #20
   18c5a:	e790      	b.n	18b7e <__mdiff+0x1a>

00018c5c <__lshift>:
   18c5c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   18c60:	690d      	ldr	r5, [r1, #16]
   18c62:	688b      	ldr	r3, [r1, #8]
   18c64:	1156      	asrs	r6, r2, #5
   18c66:	3501      	adds	r5, #1
   18c68:	460c      	mov	r4, r1
   18c6a:	19ad      	adds	r5, r5, r6
   18c6c:	4690      	mov	r8, r2
   18c6e:	429d      	cmp	r5, r3
   18c70:	4682      	mov	sl, r0
   18c72:	6849      	ldr	r1, [r1, #4]
   18c74:	dd03      	ble.n	18c7e <__lshift+0x22>
   18c76:	005b      	lsls	r3, r3, #1
   18c78:	3101      	adds	r1, #1
   18c7a:	429d      	cmp	r5, r3
   18c7c:	dcfb      	bgt.n	18c76 <__lshift+0x1a>
   18c7e:	4650      	mov	r0, sl
   18c80:	f7ff fed2 	bl	18a28 <_Balloc>
   18c84:	2e00      	cmp	r6, #0
   18c86:	4607      	mov	r7, r0
   18c88:	f100 0214 	add.w	r2, r0, #20
   18c8c:	dd0a      	ble.n	18ca4 <__lshift+0x48>
   18c8e:	2300      	movs	r3, #0
   18c90:	4619      	mov	r1, r3
   18c92:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   18c96:	3301      	adds	r3, #1
   18c98:	42b3      	cmp	r3, r6
   18c9a:	d1fa      	bne.n	18c92 <__lshift+0x36>
   18c9c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   18ca0:	f103 0214 	add.w	r2, r3, #20
   18ca4:	6920      	ldr	r0, [r4, #16]
   18ca6:	f104 0314 	add.w	r3, r4, #20
   18caa:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   18cae:	3014      	adds	r0, #20
   18cb0:	f018 081f 	ands.w	r8, r8, #31
   18cb4:	d01b      	beq.n	18cee <__lshift+0x92>
   18cb6:	f1c8 0e20 	rsb	lr, r8, #32
   18cba:	2100      	movs	r1, #0
   18cbc:	681e      	ldr	r6, [r3, #0]
   18cbe:	fa06 fc08 	lsl.w	ip, r6, r8
   18cc2:	ea41 010c 	orr.w	r1, r1, ip
   18cc6:	f842 1b04 	str.w	r1, [r2], #4
   18cca:	f853 1b04 	ldr.w	r1, [r3], #4
   18cce:	4298      	cmp	r0, r3
   18cd0:	fa21 f10e 	lsr.w	r1, r1, lr
   18cd4:	d8f2      	bhi.n	18cbc <__lshift+0x60>
   18cd6:	6011      	str	r1, [r2, #0]
   18cd8:	b101      	cbz	r1, 18cdc <__lshift+0x80>
   18cda:	3501      	adds	r5, #1
   18cdc:	4650      	mov	r0, sl
   18cde:	3d01      	subs	r5, #1
   18ce0:	4621      	mov	r1, r4
   18ce2:	613d      	str	r5, [r7, #16]
   18ce4:	f7ff fe84 	bl	189f0 <_Bfree>
   18ce8:	4638      	mov	r0, r7
   18cea:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   18cee:	f853 1008 	ldr.w	r1, [r3, r8]
   18cf2:	f842 1008 	str.w	r1, [r2, r8]
   18cf6:	f108 0804 	add.w	r8, r8, #4
   18cfa:	eb08 0103 	add.w	r1, r8, r3
   18cfe:	4288      	cmp	r0, r1
   18d00:	d9ec      	bls.n	18cdc <__lshift+0x80>
   18d02:	f853 1008 	ldr.w	r1, [r3, r8]
   18d06:	f842 1008 	str.w	r1, [r2, r8]
   18d0a:	f108 0804 	add.w	r8, r8, #4
   18d0e:	eb08 0103 	add.w	r1, r8, r3
   18d12:	4288      	cmp	r0, r1
   18d14:	d8eb      	bhi.n	18cee <__lshift+0x92>
   18d16:	e7e1      	b.n	18cdc <__lshift+0x80>

00018d18 <__multiply>:
   18d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d1c:	f8d1 8010 	ldr.w	r8, [r1, #16]
   18d20:	6917      	ldr	r7, [r2, #16]
   18d22:	460d      	mov	r5, r1
   18d24:	4616      	mov	r6, r2
   18d26:	b087      	sub	sp, #28
   18d28:	45b8      	cmp	r8, r7
   18d2a:	bfb5      	itete	lt
   18d2c:	4615      	movlt	r5, r2
   18d2e:	463b      	movge	r3, r7
   18d30:	460b      	movlt	r3, r1
   18d32:	4647      	movge	r7, r8
   18d34:	bfb4      	ite	lt
   18d36:	461e      	movlt	r6, r3
   18d38:	4698      	movge	r8, r3
   18d3a:	68ab      	ldr	r3, [r5, #8]
   18d3c:	eb08 0407 	add.w	r4, r8, r7
   18d40:	6869      	ldr	r1, [r5, #4]
   18d42:	429c      	cmp	r4, r3
   18d44:	bfc8      	it	gt
   18d46:	3101      	addgt	r1, #1
   18d48:	f7ff fe6e 	bl	18a28 <_Balloc>
   18d4c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   18d50:	f100 0b14 	add.w	fp, r0, #20
   18d54:	3314      	adds	r3, #20
   18d56:	9003      	str	r0, [sp, #12]
   18d58:	459b      	cmp	fp, r3
   18d5a:	9304      	str	r3, [sp, #16]
   18d5c:	d206      	bcs.n	18d6c <__multiply+0x54>
   18d5e:	9904      	ldr	r1, [sp, #16]
   18d60:	465b      	mov	r3, fp
   18d62:	2200      	movs	r2, #0
   18d64:	f843 2b04 	str.w	r2, [r3], #4
   18d68:	4299      	cmp	r1, r3
   18d6a:	d8fb      	bhi.n	18d64 <__multiply+0x4c>
   18d6c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
   18d70:	f106 0914 	add.w	r9, r6, #20
   18d74:	f108 0814 	add.w	r8, r8, #20
   18d78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   18d7c:	3514      	adds	r5, #20
   18d7e:	45c1      	cmp	r9, r8
   18d80:	f8cd 8004 	str.w	r8, [sp, #4]
   18d84:	f10c 0c14 	add.w	ip, ip, #20
   18d88:	9502      	str	r5, [sp, #8]
   18d8a:	d24b      	bcs.n	18e24 <__multiply+0x10c>
   18d8c:	f04f 0a00 	mov.w	sl, #0
   18d90:	9405      	str	r4, [sp, #20]
   18d92:	f859 400a 	ldr.w	r4, [r9, sl]
   18d96:	eb0a 080b 	add.w	r8, sl, fp
   18d9a:	b2a0      	uxth	r0, r4
   18d9c:	b1d8      	cbz	r0, 18dd6 <__multiply+0xbe>
   18d9e:	9a02      	ldr	r2, [sp, #8]
   18da0:	4643      	mov	r3, r8
   18da2:	2400      	movs	r4, #0
   18da4:	f852 5b04 	ldr.w	r5, [r2], #4
   18da8:	6819      	ldr	r1, [r3, #0]
   18daa:	b2af      	uxth	r7, r5
   18dac:	0c2d      	lsrs	r5, r5, #16
   18dae:	b28e      	uxth	r6, r1
   18db0:	0c09      	lsrs	r1, r1, #16
   18db2:	fb00 6607 	mla	r6, r0, r7, r6
   18db6:	fb00 1105 	mla	r1, r0, r5, r1
   18dba:	1936      	adds	r6, r6, r4
   18dbc:	eb01 4116 	add.w	r1, r1, r6, lsr #16
   18dc0:	b2b6      	uxth	r6, r6
   18dc2:	0c0c      	lsrs	r4, r1, #16
   18dc4:	4594      	cmp	ip, r2
   18dc6:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
   18dca:	f843 6b04 	str.w	r6, [r3], #4
   18dce:	d8e9      	bhi.n	18da4 <__multiply+0x8c>
   18dd0:	601c      	str	r4, [r3, #0]
   18dd2:	f859 400a 	ldr.w	r4, [r9, sl]
   18dd6:	0c24      	lsrs	r4, r4, #16
   18dd8:	d01c      	beq.n	18e14 <__multiply+0xfc>
   18dda:	f85b 200a 	ldr.w	r2, [fp, sl]
   18dde:	4641      	mov	r1, r8
   18de0:	9b02      	ldr	r3, [sp, #8]
   18de2:	2500      	movs	r5, #0
   18de4:	4610      	mov	r0, r2
   18de6:	881e      	ldrh	r6, [r3, #0]
   18de8:	b297      	uxth	r7, r2
   18dea:	fb06 5504 	mla	r5, r6, r4, r5
   18dee:	eb05 4510 	add.w	r5, r5, r0, lsr #16
   18df2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
   18df6:	600f      	str	r7, [r1, #0]
   18df8:	f851 0f04 	ldr.w	r0, [r1, #4]!
   18dfc:	f853 2b04 	ldr.w	r2, [r3], #4
   18e00:	b286      	uxth	r6, r0
   18e02:	0c12      	lsrs	r2, r2, #16
   18e04:	fb02 6204 	mla	r2, r2, r4, r6
   18e08:	eb02 4215 	add.w	r2, r2, r5, lsr #16
   18e0c:	0c15      	lsrs	r5, r2, #16
   18e0e:	459c      	cmp	ip, r3
   18e10:	d8e9      	bhi.n	18de6 <__multiply+0xce>
   18e12:	600a      	str	r2, [r1, #0]
   18e14:	f10a 0a04 	add.w	sl, sl, #4
   18e18:	9a01      	ldr	r2, [sp, #4]
   18e1a:	eb0a 0309 	add.w	r3, sl, r9
   18e1e:	429a      	cmp	r2, r3
   18e20:	d8b7      	bhi.n	18d92 <__multiply+0x7a>
   18e22:	9c05      	ldr	r4, [sp, #20]
   18e24:	2c00      	cmp	r4, #0
   18e26:	dd0b      	ble.n	18e40 <__multiply+0x128>
   18e28:	9a04      	ldr	r2, [sp, #16]
   18e2a:	f852 3c04 	ldr.w	r3, [r2, #-4]
   18e2e:	b93b      	cbnz	r3, 18e40 <__multiply+0x128>
   18e30:	4613      	mov	r3, r2
   18e32:	e003      	b.n	18e3c <__multiply+0x124>
   18e34:	f853 2c08 	ldr.w	r2, [r3, #-8]
   18e38:	3b04      	subs	r3, #4
   18e3a:	b90a      	cbnz	r2, 18e40 <__multiply+0x128>
   18e3c:	3c01      	subs	r4, #1
   18e3e:	d1f9      	bne.n	18e34 <__multiply+0x11c>
   18e40:	9b03      	ldr	r3, [sp, #12]
   18e42:	4618      	mov	r0, r3
   18e44:	611c      	str	r4, [r3, #16]
   18e46:	b007      	add	sp, #28
   18e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00018e4c <__i2b>:
   18e4c:	b510      	push	{r4, lr}
   18e4e:	460c      	mov	r4, r1
   18e50:	2101      	movs	r1, #1
   18e52:	f7ff fde9 	bl	18a28 <_Balloc>
   18e56:	2201      	movs	r2, #1
   18e58:	6144      	str	r4, [r0, #20]
   18e5a:	6102      	str	r2, [r0, #16]
   18e5c:	bd10      	pop	{r4, pc}
   18e5e:	bf00      	nop

00018e60 <__multadd>:
   18e60:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   18e64:	460d      	mov	r5, r1
   18e66:	2100      	movs	r1, #0
   18e68:	4606      	mov	r6, r0
   18e6a:	692c      	ldr	r4, [r5, #16]
   18e6c:	b083      	sub	sp, #12
   18e6e:	f105 0814 	add.w	r8, r5, #20
   18e72:	4608      	mov	r0, r1
   18e74:	f858 7001 	ldr.w	r7, [r8, r1]
   18e78:	3001      	adds	r0, #1
   18e7a:	fa1f fa87 	uxth.w	sl, r7
   18e7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   18e82:	fb0a 3302 	mla	r3, sl, r2, r3
   18e86:	fb0c fc02 	mul.w	ip, ip, r2
   18e8a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
   18e8e:	b29b      	uxth	r3, r3
   18e90:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   18e94:	f848 3001 	str.w	r3, [r8, r1]
   18e98:	3104      	adds	r1, #4
   18e9a:	4284      	cmp	r4, r0
   18e9c:	ea4f 431c 	mov.w	r3, ip, lsr #16
   18ea0:	dce8      	bgt.n	18e74 <__multadd+0x14>
   18ea2:	b13b      	cbz	r3, 18eb4 <__multadd+0x54>
   18ea4:	68aa      	ldr	r2, [r5, #8]
   18ea6:	4294      	cmp	r4, r2
   18ea8:	da08      	bge.n	18ebc <__multadd+0x5c>
   18eaa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   18eae:	3401      	adds	r4, #1
   18eb0:	612c      	str	r4, [r5, #16]
   18eb2:	6153      	str	r3, [r2, #20]
   18eb4:	4628      	mov	r0, r5
   18eb6:	b003      	add	sp, #12
   18eb8:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   18ebc:	6869      	ldr	r1, [r5, #4]
   18ebe:	4630      	mov	r0, r6
   18ec0:	9301      	str	r3, [sp, #4]
   18ec2:	3101      	adds	r1, #1
   18ec4:	f7ff fdb0 	bl	18a28 <_Balloc>
   18ec8:	692a      	ldr	r2, [r5, #16]
   18eca:	f105 010c 	add.w	r1, r5, #12
   18ece:	3202      	adds	r2, #2
   18ed0:	0092      	lsls	r2, r2, #2
   18ed2:	4607      	mov	r7, r0
   18ed4:	300c      	adds	r0, #12
   18ed6:	f7fb fb15 	bl	14504 <memcpy>
   18eda:	4629      	mov	r1, r5
   18edc:	4630      	mov	r0, r6
   18ede:	463d      	mov	r5, r7
   18ee0:	f7ff fd86 	bl	189f0 <_Bfree>
   18ee4:	9b01      	ldr	r3, [sp, #4]
   18ee6:	e7e0      	b.n	18eaa <__multadd+0x4a>

00018ee8 <__pow5mult>:
   18ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18eec:	4615      	mov	r5, r2
   18eee:	f012 0203 	ands.w	r2, r2, #3
   18ef2:	4604      	mov	r4, r0
   18ef4:	4688      	mov	r8, r1
   18ef6:	d12c      	bne.n	18f52 <__pow5mult+0x6a>
   18ef8:	10ad      	asrs	r5, r5, #2
   18efa:	d01e      	beq.n	18f3a <__pow5mult+0x52>
   18efc:	6a66      	ldr	r6, [r4, #36]	; 0x24
   18efe:	2e00      	cmp	r6, #0
   18f00:	d034      	beq.n	18f6c <__pow5mult+0x84>
   18f02:	68b7      	ldr	r7, [r6, #8]
   18f04:	2f00      	cmp	r7, #0
   18f06:	d03b      	beq.n	18f80 <__pow5mult+0x98>
   18f08:	f015 0f01 	tst.w	r5, #1
   18f0c:	d108      	bne.n	18f20 <__pow5mult+0x38>
   18f0e:	106d      	asrs	r5, r5, #1
   18f10:	d013      	beq.n	18f3a <__pow5mult+0x52>
   18f12:	683e      	ldr	r6, [r7, #0]
   18f14:	b1a6      	cbz	r6, 18f40 <__pow5mult+0x58>
   18f16:	4630      	mov	r0, r6
   18f18:	4607      	mov	r7, r0
   18f1a:	f015 0f01 	tst.w	r5, #1
   18f1e:	d0f6      	beq.n	18f0e <__pow5mult+0x26>
   18f20:	4641      	mov	r1, r8
   18f22:	463a      	mov	r2, r7
   18f24:	4620      	mov	r0, r4
   18f26:	f7ff fef7 	bl	18d18 <__multiply>
   18f2a:	4641      	mov	r1, r8
   18f2c:	4606      	mov	r6, r0
   18f2e:	4620      	mov	r0, r4
   18f30:	f7ff fd5e 	bl	189f0 <_Bfree>
   18f34:	106d      	asrs	r5, r5, #1
   18f36:	46b0      	mov	r8, r6
   18f38:	d1eb      	bne.n	18f12 <__pow5mult+0x2a>
   18f3a:	4640      	mov	r0, r8
   18f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18f40:	4639      	mov	r1, r7
   18f42:	463a      	mov	r2, r7
   18f44:	4620      	mov	r0, r4
   18f46:	f7ff fee7 	bl	18d18 <__multiply>
   18f4a:	6038      	str	r0, [r7, #0]
   18f4c:	4607      	mov	r7, r0
   18f4e:	6006      	str	r6, [r0, #0]
   18f50:	e7e3      	b.n	18f1a <__pow5mult+0x32>
   18f52:	f643 6c88 	movw	ip, #16008	; 0x3e88
   18f56:	2300      	movs	r3, #0
   18f58:	f2c0 0c02 	movt	ip, #2
   18f5c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   18f60:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
   18f64:	f7ff ff7c 	bl	18e60 <__multadd>
   18f68:	4680      	mov	r8, r0
   18f6a:	e7c5      	b.n	18ef8 <__pow5mult+0x10>
   18f6c:	2010      	movs	r0, #16
   18f6e:	f7ff f80d 	bl	17f8c <malloc>
   18f72:	2300      	movs	r3, #0
   18f74:	4606      	mov	r6, r0
   18f76:	6260      	str	r0, [r4, #36]	; 0x24
   18f78:	60c3      	str	r3, [r0, #12]
   18f7a:	6043      	str	r3, [r0, #4]
   18f7c:	6083      	str	r3, [r0, #8]
   18f7e:	6003      	str	r3, [r0, #0]
   18f80:	4620      	mov	r0, r4
   18f82:	f240 2171 	movw	r1, #625	; 0x271
   18f86:	f7ff ff61 	bl	18e4c <__i2b>
   18f8a:	2300      	movs	r3, #0
   18f8c:	60b0      	str	r0, [r6, #8]
   18f8e:	4607      	mov	r7, r0
   18f90:	6003      	str	r3, [r0, #0]
   18f92:	e7b9      	b.n	18f08 <__pow5mult+0x20>

00018f94 <__s2b>:
   18f94:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   18f98:	461e      	mov	r6, r3
   18f9a:	f648 6339 	movw	r3, #36409	; 0x8e39
   18f9e:	f106 0c08 	add.w	ip, r6, #8
   18fa2:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   18fa6:	4688      	mov	r8, r1
   18fa8:	4605      	mov	r5, r0
   18faa:	4617      	mov	r7, r2
   18fac:	fb83 130c 	smull	r1, r3, r3, ip
   18fb0:	ea4f 7cec 	mov.w	ip, ip, asr #31
   18fb4:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
   18fb8:	f1bc 0f01 	cmp.w	ip, #1
   18fbc:	dd35      	ble.n	1902a <__s2b+0x96>
   18fbe:	2100      	movs	r1, #0
   18fc0:	2201      	movs	r2, #1
   18fc2:	0052      	lsls	r2, r2, #1
   18fc4:	3101      	adds	r1, #1
   18fc6:	4594      	cmp	ip, r2
   18fc8:	dcfb      	bgt.n	18fc2 <__s2b+0x2e>
   18fca:	4628      	mov	r0, r5
   18fcc:	f7ff fd2c 	bl	18a28 <_Balloc>
   18fd0:	9b08      	ldr	r3, [sp, #32]
   18fd2:	6143      	str	r3, [r0, #20]
   18fd4:	2301      	movs	r3, #1
   18fd6:	2f09      	cmp	r7, #9
   18fd8:	6103      	str	r3, [r0, #16]
   18fda:	dd22      	ble.n	19022 <__s2b+0x8e>
   18fdc:	f108 0a09 	add.w	sl, r8, #9
   18fe0:	2409      	movs	r4, #9
   18fe2:	f818 3004 	ldrb.w	r3, [r8, r4]
   18fe6:	4601      	mov	r1, r0
   18fe8:	220a      	movs	r2, #10
   18fea:	3401      	adds	r4, #1
   18fec:	3b30      	subs	r3, #48	; 0x30
   18fee:	4628      	mov	r0, r5
   18ff0:	f7ff ff36 	bl	18e60 <__multadd>
   18ff4:	42a7      	cmp	r7, r4
   18ff6:	dcf4      	bgt.n	18fe2 <__s2b+0x4e>
   18ff8:	eb0a 0807 	add.w	r8, sl, r7
   18ffc:	f1a8 0808 	sub.w	r8, r8, #8
   19000:	42be      	cmp	r6, r7
   19002:	dd0c      	ble.n	1901e <__s2b+0x8a>
   19004:	2400      	movs	r4, #0
   19006:	f818 3004 	ldrb.w	r3, [r8, r4]
   1900a:	4601      	mov	r1, r0
   1900c:	3401      	adds	r4, #1
   1900e:	220a      	movs	r2, #10
   19010:	3b30      	subs	r3, #48	; 0x30
   19012:	4628      	mov	r0, r5
   19014:	f7ff ff24 	bl	18e60 <__multadd>
   19018:	19e3      	adds	r3, r4, r7
   1901a:	429e      	cmp	r6, r3
   1901c:	dcf3      	bgt.n	19006 <__s2b+0x72>
   1901e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19022:	f108 080a 	add.w	r8, r8, #10
   19026:	2709      	movs	r7, #9
   19028:	e7ea      	b.n	19000 <__s2b+0x6c>
   1902a:	2100      	movs	r1, #0
   1902c:	e7cd      	b.n	18fca <__s2b+0x36>
   1902e:	bf00      	nop

00019030 <_realloc_r>:
   19030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19034:	4691      	mov	r9, r2
   19036:	b083      	sub	sp, #12
   19038:	4607      	mov	r7, r0
   1903a:	460e      	mov	r6, r1
   1903c:	2900      	cmp	r1, #0
   1903e:	f000 813a 	beq.w	192b6 <_realloc_r+0x286>
   19042:	f1a1 0808 	sub.w	r8, r1, #8
   19046:	f109 040b 	add.w	r4, r9, #11
   1904a:	f7ff fb41 	bl	186d0 <__malloc_lock>
   1904e:	2c16      	cmp	r4, #22
   19050:	f8d8 1004 	ldr.w	r1, [r8, #4]
   19054:	460b      	mov	r3, r1
   19056:	f200 80a0 	bhi.w	1919a <_realloc_r+0x16a>
   1905a:	2210      	movs	r2, #16
   1905c:	2500      	movs	r5, #0
   1905e:	4614      	mov	r4, r2
   19060:	454c      	cmp	r4, r9
   19062:	bf38      	it	cc
   19064:	f045 0501 	orrcc.w	r5, r5, #1
   19068:	2d00      	cmp	r5, #0
   1906a:	f040 812a 	bne.w	192c2 <_realloc_r+0x292>
   1906e:	f021 0a03 	bic.w	sl, r1, #3
   19072:	4592      	cmp	sl, r2
   19074:	bfa2      	ittt	ge
   19076:	4640      	movge	r0, r8
   19078:	4655      	movge	r5, sl
   1907a:	f108 0808 	addge.w	r8, r8, #8
   1907e:	da75      	bge.n	1916c <_realloc_r+0x13c>
   19080:	f240 13d8 	movw	r3, #472	; 0x1d8
   19084:	eb08 000a 	add.w	r0, r8, sl
   19088:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1908c:	f8d3 e008 	ldr.w	lr, [r3, #8]
   19090:	4586      	cmp	lr, r0
   19092:	f000 811a 	beq.w	192ca <_realloc_r+0x29a>
   19096:	f8d0 c004 	ldr.w	ip, [r0, #4]
   1909a:	f02c 0b01 	bic.w	fp, ip, #1
   1909e:	4483      	add	fp, r0
   190a0:	f8db b004 	ldr.w	fp, [fp, #4]
   190a4:	f01b 0f01 	tst.w	fp, #1
   190a8:	d07c      	beq.n	191a4 <_realloc_r+0x174>
   190aa:	46ac      	mov	ip, r5
   190ac:	4628      	mov	r0, r5
   190ae:	f011 0f01 	tst.w	r1, #1
   190b2:	f040 809b 	bne.w	191ec <_realloc_r+0x1bc>
   190b6:	f856 1c08 	ldr.w	r1, [r6, #-8]
   190ba:	ebc1 0b08 	rsb	fp, r1, r8
   190be:	f8db 5004 	ldr.w	r5, [fp, #4]
   190c2:	f025 0503 	bic.w	r5, r5, #3
   190c6:	2800      	cmp	r0, #0
   190c8:	f000 80dd 	beq.w	19286 <_realloc_r+0x256>
   190cc:	4570      	cmp	r0, lr
   190ce:	f000 811f 	beq.w	19310 <_realloc_r+0x2e0>
   190d2:	eb05 030a 	add.w	r3, r5, sl
   190d6:	eb0c 0503 	add.w	r5, ip, r3
   190da:	4295      	cmp	r5, r2
   190dc:	bfb8      	it	lt
   190de:	461d      	movlt	r5, r3
   190e0:	f2c0 80d2 	blt.w	19288 <_realloc_r+0x258>
   190e4:	6881      	ldr	r1, [r0, #8]
   190e6:	465b      	mov	r3, fp
   190e8:	68c0      	ldr	r0, [r0, #12]
   190ea:	f1aa 0204 	sub.w	r2, sl, #4
   190ee:	2a24      	cmp	r2, #36	; 0x24
   190f0:	6081      	str	r1, [r0, #8]
   190f2:	60c8      	str	r0, [r1, #12]
   190f4:	f853 1f08 	ldr.w	r1, [r3, #8]!
   190f8:	f8db 000c 	ldr.w	r0, [fp, #12]
   190fc:	6081      	str	r1, [r0, #8]
   190fe:	60c8      	str	r0, [r1, #12]
   19100:	f200 80d0 	bhi.w	192a4 <_realloc_r+0x274>
   19104:	2a13      	cmp	r2, #19
   19106:	469c      	mov	ip, r3
   19108:	d921      	bls.n	1914e <_realloc_r+0x11e>
   1910a:	4631      	mov	r1, r6
   1910c:	f10b 0c10 	add.w	ip, fp, #16
   19110:	f851 0b04 	ldr.w	r0, [r1], #4
   19114:	f8cb 0008 	str.w	r0, [fp, #8]
   19118:	6870      	ldr	r0, [r6, #4]
   1911a:	1d0e      	adds	r6, r1, #4
   1911c:	2a1b      	cmp	r2, #27
   1911e:	f8cb 000c 	str.w	r0, [fp, #12]
   19122:	d914      	bls.n	1914e <_realloc_r+0x11e>
   19124:	6848      	ldr	r0, [r1, #4]
   19126:	1d31      	adds	r1, r6, #4
   19128:	f10b 0c18 	add.w	ip, fp, #24
   1912c:	f8cb 0010 	str.w	r0, [fp, #16]
   19130:	6870      	ldr	r0, [r6, #4]
   19132:	1d0e      	adds	r6, r1, #4
   19134:	2a24      	cmp	r2, #36	; 0x24
   19136:	f8cb 0014 	str.w	r0, [fp, #20]
   1913a:	d108      	bne.n	1914e <_realloc_r+0x11e>
   1913c:	684a      	ldr	r2, [r1, #4]
   1913e:	f10b 0c20 	add.w	ip, fp, #32
   19142:	f8cb 2018 	str.w	r2, [fp, #24]
   19146:	6872      	ldr	r2, [r6, #4]
   19148:	3608      	adds	r6, #8
   1914a:	f8cb 201c 	str.w	r2, [fp, #28]
   1914e:	4631      	mov	r1, r6
   19150:	4698      	mov	r8, r3
   19152:	4662      	mov	r2, ip
   19154:	4658      	mov	r0, fp
   19156:	f851 3b04 	ldr.w	r3, [r1], #4
   1915a:	f842 3b04 	str.w	r3, [r2], #4
   1915e:	6873      	ldr	r3, [r6, #4]
   19160:	f8cc 3004 	str.w	r3, [ip, #4]
   19164:	684b      	ldr	r3, [r1, #4]
   19166:	6053      	str	r3, [r2, #4]
   19168:	f8db 3004 	ldr.w	r3, [fp, #4]
   1916c:	ebc4 0c05 	rsb	ip, r4, r5
   19170:	f1bc 0f0f 	cmp.w	ip, #15
   19174:	d826      	bhi.n	191c4 <_realloc_r+0x194>
   19176:	1942      	adds	r2, r0, r5
   19178:	f003 0301 	and.w	r3, r3, #1
   1917c:	ea43 0505 	orr.w	r5, r3, r5
   19180:	6045      	str	r5, [r0, #4]
   19182:	6853      	ldr	r3, [r2, #4]
   19184:	f043 0301 	orr.w	r3, r3, #1
   19188:	6053      	str	r3, [r2, #4]
   1918a:	4638      	mov	r0, r7
   1918c:	4645      	mov	r5, r8
   1918e:	f7ff faa1 	bl	186d4 <__malloc_unlock>
   19192:	4628      	mov	r0, r5
   19194:	b003      	add	sp, #12
   19196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1919a:	f024 0407 	bic.w	r4, r4, #7
   1919e:	4622      	mov	r2, r4
   191a0:	0fe5      	lsrs	r5, r4, #31
   191a2:	e75d      	b.n	19060 <_realloc_r+0x30>
   191a4:	f02c 0c03 	bic.w	ip, ip, #3
   191a8:	eb0c 050a 	add.w	r5, ip, sl
   191ac:	4295      	cmp	r5, r2
   191ae:	f6ff af7e 	blt.w	190ae <_realloc_r+0x7e>
   191b2:	6882      	ldr	r2, [r0, #8]
   191b4:	460b      	mov	r3, r1
   191b6:	68c1      	ldr	r1, [r0, #12]
   191b8:	4640      	mov	r0, r8
   191ba:	f108 0808 	add.w	r8, r8, #8
   191be:	608a      	str	r2, [r1, #8]
   191c0:	60d1      	str	r1, [r2, #12]
   191c2:	e7d3      	b.n	1916c <_realloc_r+0x13c>
   191c4:	1901      	adds	r1, r0, r4
   191c6:	f003 0301 	and.w	r3, r3, #1
   191ca:	eb01 020c 	add.w	r2, r1, ip
   191ce:	ea43 0404 	orr.w	r4, r3, r4
   191d2:	f04c 0301 	orr.w	r3, ip, #1
   191d6:	6044      	str	r4, [r0, #4]
   191d8:	604b      	str	r3, [r1, #4]
   191da:	4638      	mov	r0, r7
   191dc:	6853      	ldr	r3, [r2, #4]
   191de:	3108      	adds	r1, #8
   191e0:	f043 0301 	orr.w	r3, r3, #1
   191e4:	6053      	str	r3, [r2, #4]
   191e6:	f7fe fdaf 	bl	17d48 <_free_r>
   191ea:	e7ce      	b.n	1918a <_realloc_r+0x15a>
   191ec:	4649      	mov	r1, r9
   191ee:	4638      	mov	r0, r7
   191f0:	f7fe fed4 	bl	17f9c <_malloc_r>
   191f4:	4605      	mov	r5, r0
   191f6:	2800      	cmp	r0, #0
   191f8:	d041      	beq.n	1927e <_realloc_r+0x24e>
   191fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
   191fe:	f1a0 0208 	sub.w	r2, r0, #8
   19202:	f023 0101 	bic.w	r1, r3, #1
   19206:	4441      	add	r1, r8
   19208:	428a      	cmp	r2, r1
   1920a:	f000 80d7 	beq.w	193bc <_realloc_r+0x38c>
   1920e:	f1aa 0204 	sub.w	r2, sl, #4
   19212:	4631      	mov	r1, r6
   19214:	2a24      	cmp	r2, #36	; 0x24
   19216:	d878      	bhi.n	1930a <_realloc_r+0x2da>
   19218:	2a13      	cmp	r2, #19
   1921a:	4603      	mov	r3, r0
   1921c:	d921      	bls.n	19262 <_realloc_r+0x232>
   1921e:	4634      	mov	r4, r6
   19220:	f854 3b04 	ldr.w	r3, [r4], #4
   19224:	1d21      	adds	r1, r4, #4
   19226:	f840 3b04 	str.w	r3, [r0], #4
   1922a:	1d03      	adds	r3, r0, #4
   1922c:	f8d6 c004 	ldr.w	ip, [r6, #4]
   19230:	2a1b      	cmp	r2, #27
   19232:	f8c5 c004 	str.w	ip, [r5, #4]
   19236:	d914      	bls.n	19262 <_realloc_r+0x232>
   19238:	f8d4 e004 	ldr.w	lr, [r4, #4]
   1923c:	1d1c      	adds	r4, r3, #4
   1923e:	f101 0c04 	add.w	ip, r1, #4
   19242:	f8c0 e004 	str.w	lr, [r0, #4]
   19246:	6848      	ldr	r0, [r1, #4]
   19248:	f10c 0104 	add.w	r1, ip, #4
   1924c:	6058      	str	r0, [r3, #4]
   1924e:	1d23      	adds	r3, r4, #4
   19250:	2a24      	cmp	r2, #36	; 0x24
   19252:	d106      	bne.n	19262 <_realloc_r+0x232>
   19254:	f8dc 2004 	ldr.w	r2, [ip, #4]
   19258:	6062      	str	r2, [r4, #4]
   1925a:	684a      	ldr	r2, [r1, #4]
   1925c:	3108      	adds	r1, #8
   1925e:	605a      	str	r2, [r3, #4]
   19260:	3308      	adds	r3, #8
   19262:	4608      	mov	r0, r1
   19264:	461a      	mov	r2, r3
   19266:	f850 4b04 	ldr.w	r4, [r0], #4
   1926a:	f842 4b04 	str.w	r4, [r2], #4
   1926e:	6849      	ldr	r1, [r1, #4]
   19270:	6059      	str	r1, [r3, #4]
   19272:	6843      	ldr	r3, [r0, #4]
   19274:	6053      	str	r3, [r2, #4]
   19276:	4631      	mov	r1, r6
   19278:	4638      	mov	r0, r7
   1927a:	f7fe fd65 	bl	17d48 <_free_r>
   1927e:	4638      	mov	r0, r7
   19280:	f7ff fa28 	bl	186d4 <__malloc_unlock>
   19284:	e785      	b.n	19192 <_realloc_r+0x162>
   19286:	4455      	add	r5, sl
   19288:	4295      	cmp	r5, r2
   1928a:	dbaf      	blt.n	191ec <_realloc_r+0x1bc>
   1928c:	465b      	mov	r3, fp
   1928e:	f8db 000c 	ldr.w	r0, [fp, #12]
   19292:	f1aa 0204 	sub.w	r2, sl, #4
   19296:	f853 1f08 	ldr.w	r1, [r3, #8]!
   1929a:	2a24      	cmp	r2, #36	; 0x24
   1929c:	6081      	str	r1, [r0, #8]
   1929e:	60c8      	str	r0, [r1, #12]
   192a0:	f67f af30 	bls.w	19104 <_realloc_r+0xd4>
   192a4:	4618      	mov	r0, r3
   192a6:	4631      	mov	r1, r6
   192a8:	4698      	mov	r8, r3
   192aa:	f7ff f9b5 	bl	18618 <memmove>
   192ae:	4658      	mov	r0, fp
   192b0:	f8db 3004 	ldr.w	r3, [fp, #4]
   192b4:	e75a      	b.n	1916c <_realloc_r+0x13c>
   192b6:	4611      	mov	r1, r2
   192b8:	b003      	add	sp, #12
   192ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192be:	f7fe be6d 	b.w	17f9c <_malloc_r>
   192c2:	230c      	movs	r3, #12
   192c4:	2500      	movs	r5, #0
   192c6:	603b      	str	r3, [r7, #0]
   192c8:	e763      	b.n	19192 <_realloc_r+0x162>
   192ca:	f8de 5004 	ldr.w	r5, [lr, #4]
   192ce:	f104 0b10 	add.w	fp, r4, #16
   192d2:	f025 0c03 	bic.w	ip, r5, #3
   192d6:	eb0c 000a 	add.w	r0, ip, sl
   192da:	4558      	cmp	r0, fp
   192dc:	bfb8      	it	lt
   192de:	4670      	movlt	r0, lr
   192e0:	f6ff aee5 	blt.w	190ae <_realloc_r+0x7e>
   192e4:	eb08 0204 	add.w	r2, r8, r4
   192e8:	1b01      	subs	r1, r0, r4
   192ea:	f041 0101 	orr.w	r1, r1, #1
   192ee:	609a      	str	r2, [r3, #8]
   192f0:	6051      	str	r1, [r2, #4]
   192f2:	4638      	mov	r0, r7
   192f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
   192f8:	4635      	mov	r5, r6
   192fa:	f001 0301 	and.w	r3, r1, #1
   192fe:	431c      	orrs	r4, r3
   19300:	f8c8 4004 	str.w	r4, [r8, #4]
   19304:	f7ff f9e6 	bl	186d4 <__malloc_unlock>
   19308:	e743      	b.n	19192 <_realloc_r+0x162>
   1930a:	f7ff f985 	bl	18618 <memmove>
   1930e:	e7b2      	b.n	19276 <_realloc_r+0x246>
   19310:	4455      	add	r5, sl
   19312:	f104 0110 	add.w	r1, r4, #16
   19316:	44ac      	add	ip, r5
   19318:	458c      	cmp	ip, r1
   1931a:	dbb5      	blt.n	19288 <_realloc_r+0x258>
   1931c:	465d      	mov	r5, fp
   1931e:	f8db 000c 	ldr.w	r0, [fp, #12]
   19322:	f1aa 0204 	sub.w	r2, sl, #4
   19326:	f855 1f08 	ldr.w	r1, [r5, #8]!
   1932a:	2a24      	cmp	r2, #36	; 0x24
   1932c:	6081      	str	r1, [r0, #8]
   1932e:	60c8      	str	r0, [r1, #12]
   19330:	d84c      	bhi.n	193cc <_realloc_r+0x39c>
   19332:	2a13      	cmp	r2, #19
   19334:	4628      	mov	r0, r5
   19336:	d924      	bls.n	19382 <_realloc_r+0x352>
   19338:	4631      	mov	r1, r6
   1933a:	f10b 0010 	add.w	r0, fp, #16
   1933e:	f851 eb04 	ldr.w	lr, [r1], #4
   19342:	f8cb e008 	str.w	lr, [fp, #8]
   19346:	f8d6 e004 	ldr.w	lr, [r6, #4]
   1934a:	1d0e      	adds	r6, r1, #4
   1934c:	2a1b      	cmp	r2, #27
   1934e:	f8cb e00c 	str.w	lr, [fp, #12]
   19352:	d916      	bls.n	19382 <_realloc_r+0x352>
   19354:	f8d1 e004 	ldr.w	lr, [r1, #4]
   19358:	1d31      	adds	r1, r6, #4
   1935a:	f10b 0018 	add.w	r0, fp, #24
   1935e:	f8cb e010 	str.w	lr, [fp, #16]
   19362:	f8d6 e004 	ldr.w	lr, [r6, #4]
   19366:	1d0e      	adds	r6, r1, #4
   19368:	2a24      	cmp	r2, #36	; 0x24
   1936a:	f8cb e014 	str.w	lr, [fp, #20]
   1936e:	d108      	bne.n	19382 <_realloc_r+0x352>
   19370:	684a      	ldr	r2, [r1, #4]
   19372:	f10b 0020 	add.w	r0, fp, #32
   19376:	f8cb 2018 	str.w	r2, [fp, #24]
   1937a:	6872      	ldr	r2, [r6, #4]
   1937c:	3608      	adds	r6, #8
   1937e:	f8cb 201c 	str.w	r2, [fp, #28]
   19382:	4631      	mov	r1, r6
   19384:	4602      	mov	r2, r0
   19386:	f851 eb04 	ldr.w	lr, [r1], #4
   1938a:	f842 eb04 	str.w	lr, [r2], #4
   1938e:	6876      	ldr	r6, [r6, #4]
   19390:	6046      	str	r6, [r0, #4]
   19392:	6849      	ldr	r1, [r1, #4]
   19394:	6051      	str	r1, [r2, #4]
   19396:	eb0b 0204 	add.w	r2, fp, r4
   1939a:	ebc4 010c 	rsb	r1, r4, ip
   1939e:	f041 0101 	orr.w	r1, r1, #1
   193a2:	609a      	str	r2, [r3, #8]
   193a4:	6051      	str	r1, [r2, #4]
   193a6:	4638      	mov	r0, r7
   193a8:	f8db 1004 	ldr.w	r1, [fp, #4]
   193ac:	f001 0301 	and.w	r3, r1, #1
   193b0:	431c      	orrs	r4, r3
   193b2:	f8cb 4004 	str.w	r4, [fp, #4]
   193b6:	f7ff f98d 	bl	186d4 <__malloc_unlock>
   193ba:	e6ea      	b.n	19192 <_realloc_r+0x162>
   193bc:	6855      	ldr	r5, [r2, #4]
   193be:	4640      	mov	r0, r8
   193c0:	f108 0808 	add.w	r8, r8, #8
   193c4:	f025 0503 	bic.w	r5, r5, #3
   193c8:	4455      	add	r5, sl
   193ca:	e6cf      	b.n	1916c <_realloc_r+0x13c>
   193cc:	4631      	mov	r1, r6
   193ce:	4628      	mov	r0, r5
   193d0:	9300      	str	r3, [sp, #0]
   193d2:	f8cd c004 	str.w	ip, [sp, #4]
   193d6:	f7ff f91f 	bl	18618 <memmove>
   193da:	f8dd c004 	ldr.w	ip, [sp, #4]
   193de:	9b00      	ldr	r3, [sp, #0]
   193e0:	e7d9      	b.n	19396 <_realloc_r+0x366>
   193e2:	bf00      	nop

000193e4 <__isinfd>:
   193e4:	4602      	mov	r2, r0
   193e6:	4240      	negs	r0, r0
   193e8:	ea40 0302 	orr.w	r3, r0, r2
   193ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   193f0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
   193f4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
   193f8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
   193fc:	4258      	negs	r0, r3
   193fe:	ea40 0303 	orr.w	r3, r0, r3
   19402:	17d8      	asrs	r0, r3, #31
   19404:	3001      	adds	r0, #1
   19406:	4770      	bx	lr

00019408 <__isnand>:
   19408:	4602      	mov	r2, r0
   1940a:	4240      	negs	r0, r0
   1940c:	4310      	orrs	r0, r2
   1940e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19412:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
   19416:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   1941a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   1941e:	0fc0      	lsrs	r0, r0, #31
   19420:	4770      	bx	lr
   19422:	bf00      	nop

00019424 <_sbrk_r>:
   19424:	b538      	push	{r3, r4, r5, lr}
   19426:	f64c 44a8 	movw	r4, #52392	; 0xcca8
   1942a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1942e:	4605      	mov	r5, r0
   19430:	4608      	mov	r0, r1
   19432:	2300      	movs	r3, #0
   19434:	6023      	str	r3, [r4, #0]
   19436:	f7f1 f84d 	bl	a4d4 <_sbrk>
   1943a:	f1b0 3fff 	cmp.w	r0, #4294967295
   1943e:	d000      	beq.n	19442 <_sbrk_r+0x1e>
   19440:	bd38      	pop	{r3, r4, r5, pc}
   19442:	6823      	ldr	r3, [r4, #0]
   19444:	2b00      	cmp	r3, #0
   19446:	d0fb      	beq.n	19440 <_sbrk_r+0x1c>
   19448:	602b      	str	r3, [r5, #0]
   1944a:	bd38      	pop	{r3, r4, r5, pc}

0001944c <strcmp>:
   1944c:	ea80 0201 	eor.w	r2, r0, r1
   19450:	f012 0f03 	tst.w	r2, #3
   19454:	d13a      	bne.n	194cc <strcmp_unaligned>
   19456:	f010 0203 	ands.w	r2, r0, #3
   1945a:	f020 0003 	bic.w	r0, r0, #3
   1945e:	f021 0103 	bic.w	r1, r1, #3
   19462:	f850 cb04 	ldr.w	ip, [r0], #4
   19466:	bf08      	it	eq
   19468:	f851 3b04 	ldreq.w	r3, [r1], #4
   1946c:	d00d      	beq.n	1948a <strcmp+0x3e>
   1946e:	f082 0203 	eor.w	r2, r2, #3
   19472:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   19476:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   1947a:	fa23 f202 	lsr.w	r2, r3, r2
   1947e:	f851 3b04 	ldr.w	r3, [r1], #4
   19482:	ea4c 0c02 	orr.w	ip, ip, r2
   19486:	ea43 0302 	orr.w	r3, r3, r2
   1948a:	bf00      	nop
   1948c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
   19490:	459c      	cmp	ip, r3
   19492:	bf01      	itttt	eq
   19494:	ea22 020c 	biceq.w	r2, r2, ip
   19498:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
   1949c:	f850 cb04 	ldreq.w	ip, [r0], #4
   194a0:	f851 3b04 	ldreq.w	r3, [r1], #4
   194a4:	d0f2      	beq.n	1948c <strcmp+0x40>
   194a6:	ea4f 600c 	mov.w	r0, ip, lsl #24
   194aa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
   194ae:	2801      	cmp	r0, #1
   194b0:	bf28      	it	cs
   194b2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
   194b6:	bf08      	it	eq
   194b8:	0a1b      	lsreq	r3, r3, #8
   194ba:	d0f4      	beq.n	194a6 <strcmp+0x5a>
   194bc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   194c0:	ea4f 6010 	mov.w	r0, r0, lsr #24
   194c4:	eba0 0003 	sub.w	r0, r0, r3
   194c8:	4770      	bx	lr
   194ca:	bf00      	nop

000194cc <strcmp_unaligned>:
   194cc:	f010 0f03 	tst.w	r0, #3
   194d0:	d00a      	beq.n	194e8 <strcmp_unaligned+0x1c>
   194d2:	f810 2b01 	ldrb.w	r2, [r0], #1
   194d6:	f811 3b01 	ldrb.w	r3, [r1], #1
   194da:	2a01      	cmp	r2, #1
   194dc:	bf28      	it	cs
   194de:	429a      	cmpcs	r2, r3
   194e0:	d0f4      	beq.n	194cc <strcmp_unaligned>
   194e2:	eba2 0003 	sub.w	r0, r2, r3
   194e6:	4770      	bx	lr
   194e8:	f84d 5d04 	str.w	r5, [sp, #-4]!
   194ec:	f84d 4d04 	str.w	r4, [sp, #-4]!
   194f0:	f04f 0201 	mov.w	r2, #1
   194f4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
   194f8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   194fc:	f001 0c03 	and.w	ip, r1, #3
   19500:	f021 0103 	bic.w	r1, r1, #3
   19504:	f850 4b04 	ldr.w	r4, [r0], #4
   19508:	f851 5b04 	ldr.w	r5, [r1], #4
   1950c:	f1bc 0f02 	cmp.w	ip, #2
   19510:	d026      	beq.n	19560 <strcmp_unaligned+0x94>
   19512:	d84b      	bhi.n	195ac <strcmp_unaligned+0xe0>
   19514:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
   19518:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
   1951c:	eba4 0302 	sub.w	r3, r4, r2
   19520:	ea23 0304 	bic.w	r3, r3, r4
   19524:	d10d      	bne.n	19542 <strcmp_unaligned+0x76>
   19526:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1952a:	bf08      	it	eq
   1952c:	f851 5b04 	ldreq.w	r5, [r1], #4
   19530:	d10a      	bne.n	19548 <strcmp_unaligned+0x7c>
   19532:	ea8c 0c04 	eor.w	ip, ip, r4
   19536:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
   1953a:	d10c      	bne.n	19556 <strcmp_unaligned+0x8a>
   1953c:	f850 4b04 	ldr.w	r4, [r0], #4
   19540:	e7e8      	b.n	19514 <strcmp_unaligned+0x48>
   19542:	ea4f 2515 	mov.w	r5, r5, lsr #8
   19546:	e05c      	b.n	19602 <strcmp_unaligned+0x136>
   19548:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
   1954c:	d152      	bne.n	195f4 <strcmp_unaligned+0x128>
   1954e:	780d      	ldrb	r5, [r1, #0]
   19550:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   19554:	e055      	b.n	19602 <strcmp_unaligned+0x136>
   19556:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   1955a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
   1955e:	e050      	b.n	19602 <strcmp_unaligned+0x136>
   19560:	ea4f 4c04 	mov.w	ip, r4, lsl #16
   19564:	eba4 0302 	sub.w	r3, r4, r2
   19568:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   1956c:	ea23 0304 	bic.w	r3, r3, r4
   19570:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
   19574:	d117      	bne.n	195a6 <strcmp_unaligned+0xda>
   19576:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1957a:	bf08      	it	eq
   1957c:	f851 5b04 	ldreq.w	r5, [r1], #4
   19580:	d107      	bne.n	19592 <strcmp_unaligned+0xc6>
   19582:	ea8c 0c04 	eor.w	ip, ip, r4
   19586:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
   1958a:	d108      	bne.n	1959e <strcmp_unaligned+0xd2>
   1958c:	f850 4b04 	ldr.w	r4, [r0], #4
   19590:	e7e6      	b.n	19560 <strcmp_unaligned+0x94>
   19592:	041b      	lsls	r3, r3, #16
   19594:	d12e      	bne.n	195f4 <strcmp_unaligned+0x128>
   19596:	880d      	ldrh	r5, [r1, #0]
   19598:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   1959c:	e031      	b.n	19602 <strcmp_unaligned+0x136>
   1959e:	ea4f 4505 	mov.w	r5, r5, lsl #16
   195a2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   195a6:	ea4f 4515 	mov.w	r5, r5, lsr #16
   195aa:	e02a      	b.n	19602 <strcmp_unaligned+0x136>
   195ac:	f004 0cff 	and.w	ip, r4, #255	; 0xff
   195b0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
   195b4:	eba4 0302 	sub.w	r3, r4, r2
   195b8:	ea23 0304 	bic.w	r3, r3, r4
   195bc:	d10d      	bne.n	195da <strcmp_unaligned+0x10e>
   195be:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   195c2:	bf08      	it	eq
   195c4:	f851 5b04 	ldreq.w	r5, [r1], #4
   195c8:	d10a      	bne.n	195e0 <strcmp_unaligned+0x114>
   195ca:	ea8c 0c04 	eor.w	ip, ip, r4
   195ce:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
   195d2:	d10a      	bne.n	195ea <strcmp_unaligned+0x11e>
   195d4:	f850 4b04 	ldr.w	r4, [r0], #4
   195d8:	e7e8      	b.n	195ac <strcmp_unaligned+0xe0>
   195da:	ea4f 6515 	mov.w	r5, r5, lsr #24
   195de:	e010      	b.n	19602 <strcmp_unaligned+0x136>
   195e0:	f014 0fff 	tst.w	r4, #255	; 0xff
   195e4:	d006      	beq.n	195f4 <strcmp_unaligned+0x128>
   195e6:	f851 5b04 	ldr.w	r5, [r1], #4
   195ea:	ea4f 2c14 	mov.w	ip, r4, lsr #8
   195ee:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   195f2:	e006      	b.n	19602 <strcmp_unaligned+0x136>
   195f4:	f04f 0000 	mov.w	r0, #0
   195f8:	f85d 4b04 	ldr.w	r4, [sp], #4
   195fc:	f85d 5b04 	ldr.w	r5, [sp], #4
   19600:	4770      	bx	lr
   19602:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
   19606:	f005 00ff 	and.w	r0, r5, #255	; 0xff
   1960a:	2801      	cmp	r0, #1
   1960c:	bf28      	it	cs
   1960e:	4290      	cmpcs	r0, r2
   19610:	bf04      	itt	eq
   19612:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
   19616:	0a2d      	lsreq	r5, r5, #8
   19618:	d0f3      	beq.n	19602 <strcmp_unaligned+0x136>
   1961a:	eba2 0000 	sub.w	r0, r2, r0
   1961e:	f85d 4b04 	ldr.w	r4, [sp], #4
   19622:	f85d 5b04 	ldr.w	r5, [sp], #4
   19626:	4770      	bx	lr

00019628 <_calloc_r>:
   19628:	b538      	push	{r3, r4, r5, lr}
   1962a:	fb01 f102 	mul.w	r1, r1, r2
   1962e:	f7fe fcb5 	bl	17f9c <_malloc_r>
   19632:	4604      	mov	r4, r0
   19634:	b1f8      	cbz	r0, 19676 <_calloc_r+0x4e>
   19636:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1963a:	f022 0203 	bic.w	r2, r2, #3
   1963e:	3a04      	subs	r2, #4
   19640:	2a24      	cmp	r2, #36	; 0x24
   19642:	d81a      	bhi.n	1967a <_calloc_r+0x52>
   19644:	2a13      	cmp	r2, #19
   19646:	4603      	mov	r3, r0
   19648:	d90f      	bls.n	1966a <_calloc_r+0x42>
   1964a:	2100      	movs	r1, #0
   1964c:	f840 1b04 	str.w	r1, [r0], #4
   19650:	1d03      	adds	r3, r0, #4
   19652:	2a1b      	cmp	r2, #27
   19654:	6061      	str	r1, [r4, #4]
   19656:	d908      	bls.n	1966a <_calloc_r+0x42>
   19658:	1d1d      	adds	r5, r3, #4
   1965a:	6041      	str	r1, [r0, #4]
   1965c:	6059      	str	r1, [r3, #4]
   1965e:	1d2b      	adds	r3, r5, #4
   19660:	2a24      	cmp	r2, #36	; 0x24
   19662:	bf02      	ittt	eq
   19664:	6069      	streq	r1, [r5, #4]
   19666:	6059      	streq	r1, [r3, #4]
   19668:	3308      	addeq	r3, #8
   1966a:	461a      	mov	r2, r3
   1966c:	2100      	movs	r1, #0
   1966e:	f842 1b04 	str.w	r1, [r2], #4
   19672:	6059      	str	r1, [r3, #4]
   19674:	6051      	str	r1, [r2, #4]
   19676:	4620      	mov	r0, r4
   19678:	bd38      	pop	{r3, r4, r5, pc}
   1967a:	2100      	movs	r1, #0
   1967c:	f7fb f80a 	bl	14694 <memset>
   19680:	4620      	mov	r0, r4
   19682:	bd38      	pop	{r3, r4, r5, pc}

00019684 <_wrapup_reent>:
   19684:	b570      	push	{r4, r5, r6, lr}
   19686:	4604      	mov	r4, r0
   19688:	b188      	cbz	r0, 196ae <_wrapup_reent+0x2a>
   1968a:	f104 0248 	add.w	r2, r4, #72	; 0x48
   1968e:	6853      	ldr	r3, [r2, #4]
   19690:	1e5d      	subs	r5, r3, #1
   19692:	d407      	bmi.n	196a4 <_wrapup_reent+0x20>
   19694:	3302      	adds	r3, #2
   19696:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   1969a:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   1969e:	4798      	blx	r3
   196a0:	3d01      	subs	r5, #1
   196a2:	d5fa      	bpl.n	1969a <_wrapup_reent+0x16>
   196a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   196a6:	b10b      	cbz	r3, 196ac <_wrapup_reent+0x28>
   196a8:	4620      	mov	r0, r4
   196aa:	4798      	blx	r3
   196ac:	bd70      	pop	{r4, r5, r6, pc}
   196ae:	f240 03d4 	movw	r3, #212	; 0xd4
   196b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   196b6:	681c      	ldr	r4, [r3, #0]
   196b8:	e7e7      	b.n	1968a <_wrapup_reent+0x6>
   196ba:	bf00      	nop

000196bc <cleanup_glue>:
   196bc:	b570      	push	{r4, r5, r6, lr}
   196be:	460c      	mov	r4, r1
   196c0:	6809      	ldr	r1, [r1, #0]
   196c2:	4605      	mov	r5, r0
   196c4:	b109      	cbz	r1, 196ca <cleanup_glue+0xe>
   196c6:	f7ff fff9 	bl	196bc <cleanup_glue>
   196ca:	4628      	mov	r0, r5
   196cc:	4621      	mov	r1, r4
   196ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   196d2:	f7fe bb39 	b.w	17d48 <_free_r>
   196d6:	bf00      	nop

000196d8 <_reclaim_reent>:
   196d8:	f240 03d4 	movw	r3, #212	; 0xd4
   196dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   196e0:	b570      	push	{r4, r5, r6, lr}
   196e2:	681b      	ldr	r3, [r3, #0]
   196e4:	4605      	mov	r5, r0
   196e6:	4298      	cmp	r0, r3
   196e8:	d046      	beq.n	19778 <_reclaim_reent+0xa0>
   196ea:	6a43      	ldr	r3, [r0, #36]	; 0x24
   196ec:	4619      	mov	r1, r3
   196ee:	b1bb      	cbz	r3, 19720 <_reclaim_reent+0x48>
   196f0:	68da      	ldr	r2, [r3, #12]
   196f2:	b1aa      	cbz	r2, 19720 <_reclaim_reent+0x48>
   196f4:	2600      	movs	r6, #0
   196f6:	5991      	ldr	r1, [r2, r6]
   196f8:	b141      	cbz	r1, 1970c <_reclaim_reent+0x34>
   196fa:	680c      	ldr	r4, [r1, #0]
   196fc:	4628      	mov	r0, r5
   196fe:	f7fe fb23 	bl	17d48 <_free_r>
   19702:	4621      	mov	r1, r4
   19704:	2c00      	cmp	r4, #0
   19706:	d1f8      	bne.n	196fa <_reclaim_reent+0x22>
   19708:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1970a:	68da      	ldr	r2, [r3, #12]
   1970c:	3604      	adds	r6, #4
   1970e:	2e3c      	cmp	r6, #60	; 0x3c
   19710:	d001      	beq.n	19716 <_reclaim_reent+0x3e>
   19712:	68da      	ldr	r2, [r3, #12]
   19714:	e7ef      	b.n	196f6 <_reclaim_reent+0x1e>
   19716:	4611      	mov	r1, r2
   19718:	4628      	mov	r0, r5
   1971a:	f7fe fb15 	bl	17d48 <_free_r>
   1971e:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19720:	6809      	ldr	r1, [r1, #0]
   19722:	b111      	cbz	r1, 1972a <_reclaim_reent+0x52>
   19724:	4628      	mov	r0, r5
   19726:	f7fe fb0f 	bl	17d48 <_free_r>
   1972a:	6969      	ldr	r1, [r5, #20]
   1972c:	b111      	cbz	r1, 19734 <_reclaim_reent+0x5c>
   1972e:	4628      	mov	r0, r5
   19730:	f7fe fb0a 	bl	17d48 <_free_r>
   19734:	6a69      	ldr	r1, [r5, #36]	; 0x24
   19736:	b111      	cbz	r1, 1973e <_reclaim_reent+0x66>
   19738:	4628      	mov	r0, r5
   1973a:	f7fe fb05 	bl	17d48 <_free_r>
   1973e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   19740:	b111      	cbz	r1, 19748 <_reclaim_reent+0x70>
   19742:	4628      	mov	r0, r5
   19744:	f7fe fb00 	bl	17d48 <_free_r>
   19748:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   1974a:	b111      	cbz	r1, 19752 <_reclaim_reent+0x7a>
   1974c:	4628      	mov	r0, r5
   1974e:	f7fe fafb 	bl	17d48 <_free_r>
   19752:	6c29      	ldr	r1, [r5, #64]	; 0x40
   19754:	b111      	cbz	r1, 1975c <_reclaim_reent+0x84>
   19756:	4628      	mov	r0, r5
   19758:	f7fe faf6 	bl	17d48 <_free_r>
   1975c:	6cab      	ldr	r3, [r5, #72]	; 0x48
   1975e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   19762:	b111      	cbz	r1, 1976a <_reclaim_reent+0x92>
   19764:	4628      	mov	r0, r5
   19766:	f7fe faef 	bl	17d48 <_free_r>
   1976a:	6b69      	ldr	r1, [r5, #52]	; 0x34
   1976c:	b111      	cbz	r1, 19774 <_reclaim_reent+0x9c>
   1976e:	4628      	mov	r0, r5
   19770:	f7fe faea 	bl	17d48 <_free_r>
   19774:	69ab      	ldr	r3, [r5, #24]
   19776:	b903      	cbnz	r3, 1977a <_reclaim_reent+0xa2>
   19778:	bd70      	pop	{r4, r5, r6, pc}
   1977a:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1977c:	4628      	mov	r0, r5
   1977e:	4798      	blx	r3
   19780:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   19784:	2900      	cmp	r1, #0
   19786:	d0f7      	beq.n	19778 <_reclaim_reent+0xa0>
   19788:	4628      	mov	r0, r5
   1978a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1978e:	e795      	b.n	196bc <cleanup_glue>

00019790 <__aeabi_uidiv>:
   19790:	1e4a      	subs	r2, r1, #1
   19792:	bf08      	it	eq
   19794:	4770      	bxeq	lr
   19796:	f0c0 8124 	bcc.w	199e2 <__aeabi_uidiv+0x252>
   1979a:	4288      	cmp	r0, r1
   1979c:	f240 8116 	bls.w	199cc <__aeabi_uidiv+0x23c>
   197a0:	4211      	tst	r1, r2
   197a2:	f000 8117 	beq.w	199d4 <__aeabi_uidiv+0x244>
   197a6:	fab0 f380 	clz	r3, r0
   197aa:	fab1 f281 	clz	r2, r1
   197ae:	eba2 0303 	sub.w	r3, r2, r3
   197b2:	f1c3 031f 	rsb	r3, r3, #31
   197b6:	a204      	add	r2, pc, #16	; (adr r2, 197c8 <__aeabi_uidiv+0x38>)
   197b8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   197bc:	f04f 0200 	mov.w	r2, #0
   197c0:	469f      	mov	pc, r3
   197c2:	bf00      	nop
   197c4:	f3af 8000 	nop.w
   197c8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   197cc:	bf00      	nop
   197ce:	eb42 0202 	adc.w	r2, r2, r2
   197d2:	bf28      	it	cs
   197d4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   197d8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   197dc:	bf00      	nop
   197de:	eb42 0202 	adc.w	r2, r2, r2
   197e2:	bf28      	it	cs
   197e4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   197e8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   197ec:	bf00      	nop
   197ee:	eb42 0202 	adc.w	r2, r2, r2
   197f2:	bf28      	it	cs
   197f4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   197f8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   197fc:	bf00      	nop
   197fe:	eb42 0202 	adc.w	r2, r2, r2
   19802:	bf28      	it	cs
   19804:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   19808:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   1980c:	bf00      	nop
   1980e:	eb42 0202 	adc.w	r2, r2, r2
   19812:	bf28      	it	cs
   19814:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   19818:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   1981c:	bf00      	nop
   1981e:	eb42 0202 	adc.w	r2, r2, r2
   19822:	bf28      	it	cs
   19824:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   19828:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   1982c:	bf00      	nop
   1982e:	eb42 0202 	adc.w	r2, r2, r2
   19832:	bf28      	it	cs
   19834:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   19838:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   1983c:	bf00      	nop
   1983e:	eb42 0202 	adc.w	r2, r2, r2
   19842:	bf28      	it	cs
   19844:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   19848:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   1984c:	bf00      	nop
   1984e:	eb42 0202 	adc.w	r2, r2, r2
   19852:	bf28      	it	cs
   19854:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   19858:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   1985c:	bf00      	nop
   1985e:	eb42 0202 	adc.w	r2, r2, r2
   19862:	bf28      	it	cs
   19864:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   19868:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   1986c:	bf00      	nop
   1986e:	eb42 0202 	adc.w	r2, r2, r2
   19872:	bf28      	it	cs
   19874:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   19878:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   1987c:	bf00      	nop
   1987e:	eb42 0202 	adc.w	r2, r2, r2
   19882:	bf28      	it	cs
   19884:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   19888:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   1988c:	bf00      	nop
   1988e:	eb42 0202 	adc.w	r2, r2, r2
   19892:	bf28      	it	cs
   19894:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   19898:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   1989c:	bf00      	nop
   1989e:	eb42 0202 	adc.w	r2, r2, r2
   198a2:	bf28      	it	cs
   198a4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   198a8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   198ac:	bf00      	nop
   198ae:	eb42 0202 	adc.w	r2, r2, r2
   198b2:	bf28      	it	cs
   198b4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   198b8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   198bc:	bf00      	nop
   198be:	eb42 0202 	adc.w	r2, r2, r2
   198c2:	bf28      	it	cs
   198c4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   198c8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   198cc:	bf00      	nop
   198ce:	eb42 0202 	adc.w	r2, r2, r2
   198d2:	bf28      	it	cs
   198d4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   198d8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   198dc:	bf00      	nop
   198de:	eb42 0202 	adc.w	r2, r2, r2
   198e2:	bf28      	it	cs
   198e4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   198e8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   198ec:	bf00      	nop
   198ee:	eb42 0202 	adc.w	r2, r2, r2
   198f2:	bf28      	it	cs
   198f4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   198f8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   198fc:	bf00      	nop
   198fe:	eb42 0202 	adc.w	r2, r2, r2
   19902:	bf28      	it	cs
   19904:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   19908:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   1990c:	bf00      	nop
   1990e:	eb42 0202 	adc.w	r2, r2, r2
   19912:	bf28      	it	cs
   19914:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   19918:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   1991c:	bf00      	nop
   1991e:	eb42 0202 	adc.w	r2, r2, r2
   19922:	bf28      	it	cs
   19924:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   19928:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   1992c:	bf00      	nop
   1992e:	eb42 0202 	adc.w	r2, r2, r2
   19932:	bf28      	it	cs
   19934:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   19938:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   1993c:	bf00      	nop
   1993e:	eb42 0202 	adc.w	r2, r2, r2
   19942:	bf28      	it	cs
   19944:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   19948:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   1994c:	bf00      	nop
   1994e:	eb42 0202 	adc.w	r2, r2, r2
   19952:	bf28      	it	cs
   19954:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   19958:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   1995c:	bf00      	nop
   1995e:	eb42 0202 	adc.w	r2, r2, r2
   19962:	bf28      	it	cs
   19964:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   19968:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   1996c:	bf00      	nop
   1996e:	eb42 0202 	adc.w	r2, r2, r2
   19972:	bf28      	it	cs
   19974:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   19978:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   1997c:	bf00      	nop
   1997e:	eb42 0202 	adc.w	r2, r2, r2
   19982:	bf28      	it	cs
   19984:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   19988:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   1998c:	bf00      	nop
   1998e:	eb42 0202 	adc.w	r2, r2, r2
   19992:	bf28      	it	cs
   19994:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   19998:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   1999c:	bf00      	nop
   1999e:	eb42 0202 	adc.w	r2, r2, r2
   199a2:	bf28      	it	cs
   199a4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   199a8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   199ac:	bf00      	nop
   199ae:	eb42 0202 	adc.w	r2, r2, r2
   199b2:	bf28      	it	cs
   199b4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   199b8:	ebb0 0f01 	cmp.w	r0, r1
   199bc:	bf00      	nop
   199be:	eb42 0202 	adc.w	r2, r2, r2
   199c2:	bf28      	it	cs
   199c4:	eba0 0001 	subcs.w	r0, r0, r1
   199c8:	4610      	mov	r0, r2
   199ca:	4770      	bx	lr
   199cc:	bf0c      	ite	eq
   199ce:	2001      	moveq	r0, #1
   199d0:	2000      	movne	r0, #0
   199d2:	4770      	bx	lr
   199d4:	fab1 f281 	clz	r2, r1
   199d8:	f1c2 021f 	rsb	r2, r2, #31
   199dc:	fa20 f002 	lsr.w	r0, r0, r2
   199e0:	4770      	bx	lr
   199e2:	b108      	cbz	r0, 199e8 <__aeabi_uidiv+0x258>
   199e4:	f04f 30ff 	mov.w	r0, #4294967295
   199e8:	f000 b80e 	b.w	19a08 <__aeabi_idiv0>

000199ec <__aeabi_uidivmod>:
   199ec:	2900      	cmp	r1, #0
   199ee:	d0f8      	beq.n	199e2 <__aeabi_uidiv+0x252>
   199f0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   199f4:	f7ff fecc 	bl	19790 <__aeabi_uidiv>
   199f8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   199fc:	fb02 f300 	mul.w	r3, r2, r0
   19a00:	eba1 0103 	sub.w	r1, r1, r3
   19a04:	4770      	bx	lr
   19a06:	bf00      	nop

00019a08 <__aeabi_idiv0>:
   19a08:	4770      	bx	lr
   19a0a:	bf00      	nop

00019a0c <__aeabi_drsub>:
   19a0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   19a10:	e002      	b.n	19a18 <__adddf3>
   19a12:	bf00      	nop

00019a14 <__aeabi_dsub>:
   19a14:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00019a18 <__adddf3>:
   19a18:	b530      	push	{r4, r5, lr}
   19a1a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   19a1e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   19a22:	ea94 0f05 	teq	r4, r5
   19a26:	bf08      	it	eq
   19a28:	ea90 0f02 	teqeq	r0, r2
   19a2c:	bf1f      	itttt	ne
   19a2e:	ea54 0c00 	orrsne.w	ip, r4, r0
   19a32:	ea55 0c02 	orrsne.w	ip, r5, r2
   19a36:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   19a3a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   19a3e:	f000 80e2 	beq.w	19c06 <__adddf3+0x1ee>
   19a42:	ea4f 5454 	mov.w	r4, r4, lsr #21
   19a46:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   19a4a:	bfb8      	it	lt
   19a4c:	426d      	neglt	r5, r5
   19a4e:	dd0c      	ble.n	19a6a <__adddf3+0x52>
   19a50:	442c      	add	r4, r5
   19a52:	ea80 0202 	eor.w	r2, r0, r2
   19a56:	ea81 0303 	eor.w	r3, r1, r3
   19a5a:	ea82 0000 	eor.w	r0, r2, r0
   19a5e:	ea83 0101 	eor.w	r1, r3, r1
   19a62:	ea80 0202 	eor.w	r2, r0, r2
   19a66:	ea81 0303 	eor.w	r3, r1, r3
   19a6a:	2d36      	cmp	r5, #54	; 0x36
   19a6c:	bf88      	it	hi
   19a6e:	bd30      	pophi	{r4, r5, pc}
   19a70:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   19a74:	ea4f 3101 	mov.w	r1, r1, lsl #12
   19a78:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   19a7c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   19a80:	d002      	beq.n	19a88 <__adddf3+0x70>
   19a82:	4240      	negs	r0, r0
   19a84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   19a88:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   19a8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   19a90:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   19a94:	d002      	beq.n	19a9c <__adddf3+0x84>
   19a96:	4252      	negs	r2, r2
   19a98:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   19a9c:	ea94 0f05 	teq	r4, r5
   19aa0:	f000 80a7 	beq.w	19bf2 <__adddf3+0x1da>
   19aa4:	f1a4 0401 	sub.w	r4, r4, #1
   19aa8:	f1d5 0e20 	rsbs	lr, r5, #32
   19aac:	db0d      	blt.n	19aca <__adddf3+0xb2>
   19aae:	fa02 fc0e 	lsl.w	ip, r2, lr
   19ab2:	fa22 f205 	lsr.w	r2, r2, r5
   19ab6:	1880      	adds	r0, r0, r2
   19ab8:	f141 0100 	adc.w	r1, r1, #0
   19abc:	fa03 f20e 	lsl.w	r2, r3, lr
   19ac0:	1880      	adds	r0, r0, r2
   19ac2:	fa43 f305 	asr.w	r3, r3, r5
   19ac6:	4159      	adcs	r1, r3
   19ac8:	e00e      	b.n	19ae8 <__adddf3+0xd0>
   19aca:	f1a5 0520 	sub.w	r5, r5, #32
   19ace:	f10e 0e20 	add.w	lr, lr, #32
   19ad2:	2a01      	cmp	r2, #1
   19ad4:	fa03 fc0e 	lsl.w	ip, r3, lr
   19ad8:	bf28      	it	cs
   19ada:	f04c 0c02 	orrcs.w	ip, ip, #2
   19ade:	fa43 f305 	asr.w	r3, r3, r5
   19ae2:	18c0      	adds	r0, r0, r3
   19ae4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   19ae8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   19aec:	d507      	bpl.n	19afe <__adddf3+0xe6>
   19aee:	f04f 0e00 	mov.w	lr, #0
   19af2:	f1dc 0c00 	rsbs	ip, ip, #0
   19af6:	eb7e 0000 	sbcs.w	r0, lr, r0
   19afa:	eb6e 0101 	sbc.w	r1, lr, r1
   19afe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   19b02:	d31b      	bcc.n	19b3c <__adddf3+0x124>
   19b04:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   19b08:	d30c      	bcc.n	19b24 <__adddf3+0x10c>
   19b0a:	0849      	lsrs	r1, r1, #1
   19b0c:	ea5f 0030 	movs.w	r0, r0, rrx
   19b10:	ea4f 0c3c 	mov.w	ip, ip, rrx
   19b14:	f104 0401 	add.w	r4, r4, #1
   19b18:	ea4f 5244 	mov.w	r2, r4, lsl #21
   19b1c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   19b20:	f080 809a 	bcs.w	19c58 <__adddf3+0x240>
   19b24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   19b28:	bf08      	it	eq
   19b2a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   19b2e:	f150 0000 	adcs.w	r0, r0, #0
   19b32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   19b36:	ea41 0105 	orr.w	r1, r1, r5
   19b3a:	bd30      	pop	{r4, r5, pc}
   19b3c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   19b40:	4140      	adcs	r0, r0
   19b42:	eb41 0101 	adc.w	r1, r1, r1
   19b46:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   19b4a:	f1a4 0401 	sub.w	r4, r4, #1
   19b4e:	d1e9      	bne.n	19b24 <__adddf3+0x10c>
   19b50:	f091 0f00 	teq	r1, #0
   19b54:	bf04      	itt	eq
   19b56:	4601      	moveq	r1, r0
   19b58:	2000      	moveq	r0, #0
   19b5a:	fab1 f381 	clz	r3, r1
   19b5e:	bf08      	it	eq
   19b60:	3320      	addeq	r3, #32
   19b62:	f1a3 030b 	sub.w	r3, r3, #11
   19b66:	f1b3 0220 	subs.w	r2, r3, #32
   19b6a:	da0c      	bge.n	19b86 <__adddf3+0x16e>
   19b6c:	320c      	adds	r2, #12
   19b6e:	dd08      	ble.n	19b82 <__adddf3+0x16a>
   19b70:	f102 0c14 	add.w	ip, r2, #20
   19b74:	f1c2 020c 	rsb	r2, r2, #12
   19b78:	fa01 f00c 	lsl.w	r0, r1, ip
   19b7c:	fa21 f102 	lsr.w	r1, r1, r2
   19b80:	e00c      	b.n	19b9c <__adddf3+0x184>
   19b82:	f102 0214 	add.w	r2, r2, #20
   19b86:	bfd8      	it	le
   19b88:	f1c2 0c20 	rsble	ip, r2, #32
   19b8c:	fa01 f102 	lsl.w	r1, r1, r2
   19b90:	fa20 fc0c 	lsr.w	ip, r0, ip
   19b94:	bfdc      	itt	le
   19b96:	ea41 010c 	orrle.w	r1, r1, ip
   19b9a:	4090      	lslle	r0, r2
   19b9c:	1ae4      	subs	r4, r4, r3
   19b9e:	bfa2      	ittt	ge
   19ba0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   19ba4:	4329      	orrge	r1, r5
   19ba6:	bd30      	popge	{r4, r5, pc}
   19ba8:	ea6f 0404 	mvn.w	r4, r4
   19bac:	3c1f      	subs	r4, #31
   19bae:	da1c      	bge.n	19bea <__adddf3+0x1d2>
   19bb0:	340c      	adds	r4, #12
   19bb2:	dc0e      	bgt.n	19bd2 <__adddf3+0x1ba>
   19bb4:	f104 0414 	add.w	r4, r4, #20
   19bb8:	f1c4 0220 	rsb	r2, r4, #32
   19bbc:	fa20 f004 	lsr.w	r0, r0, r4
   19bc0:	fa01 f302 	lsl.w	r3, r1, r2
   19bc4:	ea40 0003 	orr.w	r0, r0, r3
   19bc8:	fa21 f304 	lsr.w	r3, r1, r4
   19bcc:	ea45 0103 	orr.w	r1, r5, r3
   19bd0:	bd30      	pop	{r4, r5, pc}
   19bd2:	f1c4 040c 	rsb	r4, r4, #12
   19bd6:	f1c4 0220 	rsb	r2, r4, #32
   19bda:	fa20 f002 	lsr.w	r0, r0, r2
   19bde:	fa01 f304 	lsl.w	r3, r1, r4
   19be2:	ea40 0003 	orr.w	r0, r0, r3
   19be6:	4629      	mov	r1, r5
   19be8:	bd30      	pop	{r4, r5, pc}
   19bea:	fa21 f004 	lsr.w	r0, r1, r4
   19bee:	4629      	mov	r1, r5
   19bf0:	bd30      	pop	{r4, r5, pc}
   19bf2:	f094 0f00 	teq	r4, #0
   19bf6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   19bfa:	bf06      	itte	eq
   19bfc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   19c00:	3401      	addeq	r4, #1
   19c02:	3d01      	subne	r5, #1
   19c04:	e74e      	b.n	19aa4 <__adddf3+0x8c>
   19c06:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   19c0a:	bf18      	it	ne
   19c0c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   19c10:	d029      	beq.n	19c66 <__adddf3+0x24e>
   19c12:	ea94 0f05 	teq	r4, r5
   19c16:	bf08      	it	eq
   19c18:	ea90 0f02 	teqeq	r0, r2
   19c1c:	d005      	beq.n	19c2a <__adddf3+0x212>
   19c1e:	ea54 0c00 	orrs.w	ip, r4, r0
   19c22:	bf04      	itt	eq
   19c24:	4619      	moveq	r1, r3
   19c26:	4610      	moveq	r0, r2
   19c28:	bd30      	pop	{r4, r5, pc}
   19c2a:	ea91 0f03 	teq	r1, r3
   19c2e:	bf1e      	ittt	ne
   19c30:	2100      	movne	r1, #0
   19c32:	2000      	movne	r0, #0
   19c34:	bd30      	popne	{r4, r5, pc}
   19c36:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   19c3a:	d105      	bne.n	19c48 <__adddf3+0x230>
   19c3c:	0040      	lsls	r0, r0, #1
   19c3e:	4149      	adcs	r1, r1
   19c40:	bf28      	it	cs
   19c42:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   19c46:	bd30      	pop	{r4, r5, pc}
   19c48:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   19c4c:	bf3c      	itt	cc
   19c4e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   19c52:	bd30      	popcc	{r4, r5, pc}
   19c54:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   19c58:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   19c5c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   19c60:	f04f 0000 	mov.w	r0, #0
   19c64:	bd30      	pop	{r4, r5, pc}
   19c66:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   19c6a:	bf1a      	itte	ne
   19c6c:	4619      	movne	r1, r3
   19c6e:	4610      	movne	r0, r2
   19c70:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   19c74:	bf1c      	itt	ne
   19c76:	460b      	movne	r3, r1
   19c78:	4602      	movne	r2, r0
   19c7a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   19c7e:	bf06      	itte	eq
   19c80:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   19c84:	ea91 0f03 	teqeq	r1, r3
   19c88:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   19c8c:	bd30      	pop	{r4, r5, pc}
   19c8e:	bf00      	nop

00019c90 <__aeabi_ui2d>:
   19c90:	f090 0f00 	teq	r0, #0
   19c94:	bf04      	itt	eq
   19c96:	2100      	moveq	r1, #0
   19c98:	4770      	bxeq	lr
   19c9a:	b530      	push	{r4, r5, lr}
   19c9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   19ca0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   19ca4:	f04f 0500 	mov.w	r5, #0
   19ca8:	f04f 0100 	mov.w	r1, #0
   19cac:	e750      	b.n	19b50 <__adddf3+0x138>
   19cae:	bf00      	nop

00019cb0 <__aeabi_i2d>:
   19cb0:	f090 0f00 	teq	r0, #0
   19cb4:	bf04      	itt	eq
   19cb6:	2100      	moveq	r1, #0
   19cb8:	4770      	bxeq	lr
   19cba:	b530      	push	{r4, r5, lr}
   19cbc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   19cc0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   19cc4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   19cc8:	bf48      	it	mi
   19cca:	4240      	negmi	r0, r0
   19ccc:	f04f 0100 	mov.w	r1, #0
   19cd0:	e73e      	b.n	19b50 <__adddf3+0x138>
   19cd2:	bf00      	nop

00019cd4 <__aeabi_f2d>:
   19cd4:	0042      	lsls	r2, r0, #1
   19cd6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   19cda:	ea4f 0131 	mov.w	r1, r1, rrx
   19cde:	ea4f 7002 	mov.w	r0, r2, lsl #28
   19ce2:	bf1f      	itttt	ne
   19ce4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   19ce8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   19cec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   19cf0:	4770      	bxne	lr
   19cf2:	f092 0f00 	teq	r2, #0
   19cf6:	bf14      	ite	ne
   19cf8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   19cfc:	4770      	bxeq	lr
   19cfe:	b530      	push	{r4, r5, lr}
   19d00:	f44f 7460 	mov.w	r4, #896	; 0x380
   19d04:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   19d08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19d0c:	e720      	b.n	19b50 <__adddf3+0x138>
   19d0e:	bf00      	nop

00019d10 <__aeabi_ul2d>:
   19d10:	ea50 0201 	orrs.w	r2, r0, r1
   19d14:	bf08      	it	eq
   19d16:	4770      	bxeq	lr
   19d18:	b530      	push	{r4, r5, lr}
   19d1a:	f04f 0500 	mov.w	r5, #0
   19d1e:	e00a      	b.n	19d36 <__aeabi_l2d+0x16>

00019d20 <__aeabi_l2d>:
   19d20:	ea50 0201 	orrs.w	r2, r0, r1
   19d24:	bf08      	it	eq
   19d26:	4770      	bxeq	lr
   19d28:	b530      	push	{r4, r5, lr}
   19d2a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   19d2e:	d502      	bpl.n	19d36 <__aeabi_l2d+0x16>
   19d30:	4240      	negs	r0, r0
   19d32:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   19d36:	f44f 6480 	mov.w	r4, #1024	; 0x400
   19d3a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   19d3e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   19d42:	f43f aedc 	beq.w	19afe <__adddf3+0xe6>
   19d46:	f04f 0203 	mov.w	r2, #3
   19d4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   19d4e:	bf18      	it	ne
   19d50:	3203      	addne	r2, #3
   19d52:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   19d56:	bf18      	it	ne
   19d58:	3203      	addne	r2, #3
   19d5a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   19d5e:	f1c2 0320 	rsb	r3, r2, #32
   19d62:	fa00 fc03 	lsl.w	ip, r0, r3
   19d66:	fa20 f002 	lsr.w	r0, r0, r2
   19d6a:	fa01 fe03 	lsl.w	lr, r1, r3
   19d6e:	ea40 000e 	orr.w	r0, r0, lr
   19d72:	fa21 f102 	lsr.w	r1, r1, r2
   19d76:	4414      	add	r4, r2
   19d78:	e6c1      	b.n	19afe <__adddf3+0xe6>
   19d7a:	bf00      	nop

00019d7c <__aeabi_dmul>:
   19d7c:	b570      	push	{r4, r5, r6, lr}
   19d7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   19d82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   19d86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   19d8a:	bf1d      	ittte	ne
   19d8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   19d90:	ea94 0f0c 	teqne	r4, ip
   19d94:	ea95 0f0c 	teqne	r5, ip
   19d98:	f000 f8de 	bleq	19f58 <__aeabi_dmul+0x1dc>
   19d9c:	442c      	add	r4, r5
   19d9e:	ea81 0603 	eor.w	r6, r1, r3
   19da2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   19da6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   19daa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   19dae:	bf18      	it	ne
   19db0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   19db4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   19db8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   19dbc:	d038      	beq.n	19e30 <__aeabi_dmul+0xb4>
   19dbe:	fba0 ce02 	umull	ip, lr, r0, r2
   19dc2:	f04f 0500 	mov.w	r5, #0
   19dc6:	fbe1 e502 	umlal	lr, r5, r1, r2
   19dca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   19dce:	fbe0 e503 	umlal	lr, r5, r0, r3
   19dd2:	f04f 0600 	mov.w	r6, #0
   19dd6:	fbe1 5603 	umlal	r5, r6, r1, r3
   19dda:	f09c 0f00 	teq	ip, #0
   19dde:	bf18      	it	ne
   19de0:	f04e 0e01 	orrne.w	lr, lr, #1
   19de4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   19de8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   19dec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   19df0:	d204      	bcs.n	19dfc <__aeabi_dmul+0x80>
   19df2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   19df6:	416d      	adcs	r5, r5
   19df8:	eb46 0606 	adc.w	r6, r6, r6
   19dfc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   19e00:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   19e04:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   19e08:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   19e0c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   19e10:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   19e14:	bf88      	it	hi
   19e16:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   19e1a:	d81e      	bhi.n	19e5a <__aeabi_dmul+0xde>
   19e1c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   19e20:	bf08      	it	eq
   19e22:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   19e26:	f150 0000 	adcs.w	r0, r0, #0
   19e2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   19e2e:	bd70      	pop	{r4, r5, r6, pc}
   19e30:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   19e34:	ea46 0101 	orr.w	r1, r6, r1
   19e38:	ea40 0002 	orr.w	r0, r0, r2
   19e3c:	ea81 0103 	eor.w	r1, r1, r3
   19e40:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   19e44:	bfc2      	ittt	gt
   19e46:	ebd4 050c 	rsbsgt	r5, r4, ip
   19e4a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   19e4e:	bd70      	popgt	{r4, r5, r6, pc}
   19e50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   19e54:	f04f 0e00 	mov.w	lr, #0
   19e58:	3c01      	subs	r4, #1
   19e5a:	f300 80ab 	bgt.w	19fb4 <__aeabi_dmul+0x238>
   19e5e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   19e62:	bfde      	ittt	le
   19e64:	2000      	movle	r0, #0
   19e66:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   19e6a:	bd70      	pople	{r4, r5, r6, pc}
   19e6c:	f1c4 0400 	rsb	r4, r4, #0
   19e70:	3c20      	subs	r4, #32
   19e72:	da35      	bge.n	19ee0 <__aeabi_dmul+0x164>
   19e74:	340c      	adds	r4, #12
   19e76:	dc1b      	bgt.n	19eb0 <__aeabi_dmul+0x134>
   19e78:	f104 0414 	add.w	r4, r4, #20
   19e7c:	f1c4 0520 	rsb	r5, r4, #32
   19e80:	fa00 f305 	lsl.w	r3, r0, r5
   19e84:	fa20 f004 	lsr.w	r0, r0, r4
   19e88:	fa01 f205 	lsl.w	r2, r1, r5
   19e8c:	ea40 0002 	orr.w	r0, r0, r2
   19e90:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   19e94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   19e98:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   19e9c:	fa21 f604 	lsr.w	r6, r1, r4
   19ea0:	eb42 0106 	adc.w	r1, r2, r6
   19ea4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   19ea8:	bf08      	it	eq
   19eaa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   19eae:	bd70      	pop	{r4, r5, r6, pc}
   19eb0:	f1c4 040c 	rsb	r4, r4, #12
   19eb4:	f1c4 0520 	rsb	r5, r4, #32
   19eb8:	fa00 f304 	lsl.w	r3, r0, r4
   19ebc:	fa20 f005 	lsr.w	r0, r0, r5
   19ec0:	fa01 f204 	lsl.w	r2, r1, r4
   19ec4:	ea40 0002 	orr.w	r0, r0, r2
   19ec8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   19ecc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   19ed0:	f141 0100 	adc.w	r1, r1, #0
   19ed4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   19ed8:	bf08      	it	eq
   19eda:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   19ede:	bd70      	pop	{r4, r5, r6, pc}
   19ee0:	f1c4 0520 	rsb	r5, r4, #32
   19ee4:	fa00 f205 	lsl.w	r2, r0, r5
   19ee8:	ea4e 0e02 	orr.w	lr, lr, r2
   19eec:	fa20 f304 	lsr.w	r3, r0, r4
   19ef0:	fa01 f205 	lsl.w	r2, r1, r5
   19ef4:	ea43 0302 	orr.w	r3, r3, r2
   19ef8:	fa21 f004 	lsr.w	r0, r1, r4
   19efc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   19f00:	fa21 f204 	lsr.w	r2, r1, r4
   19f04:	ea20 0002 	bic.w	r0, r0, r2
   19f08:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   19f0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   19f10:	bf08      	it	eq
   19f12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   19f16:	bd70      	pop	{r4, r5, r6, pc}
   19f18:	f094 0f00 	teq	r4, #0
   19f1c:	d10f      	bne.n	19f3e <__aeabi_dmul+0x1c2>
   19f1e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   19f22:	0040      	lsls	r0, r0, #1
   19f24:	eb41 0101 	adc.w	r1, r1, r1
   19f28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   19f2c:	bf08      	it	eq
   19f2e:	3c01      	subeq	r4, #1
   19f30:	d0f7      	beq.n	19f22 <__aeabi_dmul+0x1a6>
   19f32:	ea41 0106 	orr.w	r1, r1, r6
   19f36:	f095 0f00 	teq	r5, #0
   19f3a:	bf18      	it	ne
   19f3c:	4770      	bxne	lr
   19f3e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   19f42:	0052      	lsls	r2, r2, #1
   19f44:	eb43 0303 	adc.w	r3, r3, r3
   19f48:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   19f4c:	bf08      	it	eq
   19f4e:	3d01      	subeq	r5, #1
   19f50:	d0f7      	beq.n	19f42 <__aeabi_dmul+0x1c6>
   19f52:	ea43 0306 	orr.w	r3, r3, r6
   19f56:	4770      	bx	lr
   19f58:	ea94 0f0c 	teq	r4, ip
   19f5c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   19f60:	bf18      	it	ne
   19f62:	ea95 0f0c 	teqne	r5, ip
   19f66:	d00c      	beq.n	19f82 <__aeabi_dmul+0x206>
   19f68:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   19f6c:	bf18      	it	ne
   19f6e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   19f72:	d1d1      	bne.n	19f18 <__aeabi_dmul+0x19c>
   19f74:	ea81 0103 	eor.w	r1, r1, r3
   19f78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   19f7c:	f04f 0000 	mov.w	r0, #0
   19f80:	bd70      	pop	{r4, r5, r6, pc}
   19f82:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   19f86:	bf06      	itte	eq
   19f88:	4610      	moveq	r0, r2
   19f8a:	4619      	moveq	r1, r3
   19f8c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   19f90:	d019      	beq.n	19fc6 <__aeabi_dmul+0x24a>
   19f92:	ea94 0f0c 	teq	r4, ip
   19f96:	d102      	bne.n	19f9e <__aeabi_dmul+0x222>
   19f98:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   19f9c:	d113      	bne.n	19fc6 <__aeabi_dmul+0x24a>
   19f9e:	ea95 0f0c 	teq	r5, ip
   19fa2:	d105      	bne.n	19fb0 <__aeabi_dmul+0x234>
   19fa4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   19fa8:	bf1c      	itt	ne
   19faa:	4610      	movne	r0, r2
   19fac:	4619      	movne	r1, r3
   19fae:	d10a      	bne.n	19fc6 <__aeabi_dmul+0x24a>
   19fb0:	ea81 0103 	eor.w	r1, r1, r3
   19fb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   19fb8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   19fbc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   19fc0:	f04f 0000 	mov.w	r0, #0
   19fc4:	bd70      	pop	{r4, r5, r6, pc}
   19fc6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   19fca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   19fce:	bd70      	pop	{r4, r5, r6, pc}

00019fd0 <__aeabi_ddiv>:
   19fd0:	b570      	push	{r4, r5, r6, lr}
   19fd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   19fd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   19fda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   19fde:	bf1d      	ittte	ne
   19fe0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   19fe4:	ea94 0f0c 	teqne	r4, ip
   19fe8:	ea95 0f0c 	teqne	r5, ip
   19fec:	f000 f8a7 	bleq	1a13e <__aeabi_ddiv+0x16e>
   19ff0:	eba4 0405 	sub.w	r4, r4, r5
   19ff4:	ea81 0e03 	eor.w	lr, r1, r3
   19ff8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   19ffc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1a000:	f000 8088 	beq.w	1a114 <__aeabi_ddiv+0x144>
   1a004:	ea4f 3303 	mov.w	r3, r3, lsl #12
   1a008:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1a00c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   1a010:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   1a014:	ea4f 2202 	mov.w	r2, r2, lsl #8
   1a018:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   1a01c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   1a020:	ea4f 2600 	mov.w	r6, r0, lsl #8
   1a024:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   1a028:	429d      	cmp	r5, r3
   1a02a:	bf08      	it	eq
   1a02c:	4296      	cmpeq	r6, r2
   1a02e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1a032:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1a036:	d202      	bcs.n	1a03e <__aeabi_ddiv+0x6e>
   1a038:	085b      	lsrs	r3, r3, #1
   1a03a:	ea4f 0232 	mov.w	r2, r2, rrx
   1a03e:	1ab6      	subs	r6, r6, r2
   1a040:	eb65 0503 	sbc.w	r5, r5, r3
   1a044:	085b      	lsrs	r3, r3, #1
   1a046:	ea4f 0232 	mov.w	r2, r2, rrx
   1a04a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   1a04e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1a052:	ebb6 0e02 	subs.w	lr, r6, r2
   1a056:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a05a:	bf22      	ittt	cs
   1a05c:	1ab6      	subcs	r6, r6, r2
   1a05e:	4675      	movcs	r5, lr
   1a060:	ea40 000c 	orrcs.w	r0, r0, ip
   1a064:	085b      	lsrs	r3, r3, #1
   1a066:	ea4f 0232 	mov.w	r2, r2, rrx
   1a06a:	ebb6 0e02 	subs.w	lr, r6, r2
   1a06e:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a072:	bf22      	ittt	cs
   1a074:	1ab6      	subcs	r6, r6, r2
   1a076:	4675      	movcs	r5, lr
   1a078:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   1a07c:	085b      	lsrs	r3, r3, #1
   1a07e:	ea4f 0232 	mov.w	r2, r2, rrx
   1a082:	ebb6 0e02 	subs.w	lr, r6, r2
   1a086:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a08a:	bf22      	ittt	cs
   1a08c:	1ab6      	subcs	r6, r6, r2
   1a08e:	4675      	movcs	r5, lr
   1a090:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   1a094:	085b      	lsrs	r3, r3, #1
   1a096:	ea4f 0232 	mov.w	r2, r2, rrx
   1a09a:	ebb6 0e02 	subs.w	lr, r6, r2
   1a09e:	eb75 0e03 	sbcs.w	lr, r5, r3
   1a0a2:	bf22      	ittt	cs
   1a0a4:	1ab6      	subcs	r6, r6, r2
   1a0a6:	4675      	movcs	r5, lr
   1a0a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   1a0ac:	ea55 0e06 	orrs.w	lr, r5, r6
   1a0b0:	d018      	beq.n	1a0e4 <__aeabi_ddiv+0x114>
   1a0b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   1a0b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   1a0ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
   1a0be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1a0c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   1a0c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1a0ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   1a0ce:	d1c0      	bne.n	1a052 <__aeabi_ddiv+0x82>
   1a0d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a0d4:	d10b      	bne.n	1a0ee <__aeabi_ddiv+0x11e>
   1a0d6:	ea41 0100 	orr.w	r1, r1, r0
   1a0da:	f04f 0000 	mov.w	r0, #0
   1a0de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   1a0e2:	e7b6      	b.n	1a052 <__aeabi_ddiv+0x82>
   1a0e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1a0e8:	bf04      	itt	eq
   1a0ea:	4301      	orreq	r1, r0
   1a0ec:	2000      	moveq	r0, #0
   1a0ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1a0f2:	bf88      	it	hi
   1a0f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   1a0f8:	f63f aeaf 	bhi.w	19e5a <__aeabi_dmul+0xde>
   1a0fc:	ebb5 0c03 	subs.w	ip, r5, r3
   1a100:	bf04      	itt	eq
   1a102:	ebb6 0c02 	subseq.w	ip, r6, r2
   1a106:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   1a10a:	f150 0000 	adcs.w	r0, r0, #0
   1a10e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1a112:	bd70      	pop	{r4, r5, r6, pc}
   1a114:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   1a118:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   1a11c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   1a120:	bfc2      	ittt	gt
   1a122:	ebd4 050c 	rsbsgt	r5, r4, ip
   1a126:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1a12a:	bd70      	popgt	{r4, r5, r6, pc}
   1a12c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1a130:	f04f 0e00 	mov.w	lr, #0
   1a134:	3c01      	subs	r4, #1
   1a136:	e690      	b.n	19e5a <__aeabi_dmul+0xde>
   1a138:	ea45 0e06 	orr.w	lr, r5, r6
   1a13c:	e68d      	b.n	19e5a <__aeabi_dmul+0xde>
   1a13e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1a142:	ea94 0f0c 	teq	r4, ip
   1a146:	bf08      	it	eq
   1a148:	ea95 0f0c 	teqeq	r5, ip
   1a14c:	f43f af3b 	beq.w	19fc6 <__aeabi_dmul+0x24a>
   1a150:	ea94 0f0c 	teq	r4, ip
   1a154:	d10a      	bne.n	1a16c <__aeabi_ddiv+0x19c>
   1a156:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   1a15a:	f47f af34 	bne.w	19fc6 <__aeabi_dmul+0x24a>
   1a15e:	ea95 0f0c 	teq	r5, ip
   1a162:	f47f af25 	bne.w	19fb0 <__aeabi_dmul+0x234>
   1a166:	4610      	mov	r0, r2
   1a168:	4619      	mov	r1, r3
   1a16a:	e72c      	b.n	19fc6 <__aeabi_dmul+0x24a>
   1a16c:	ea95 0f0c 	teq	r5, ip
   1a170:	d106      	bne.n	1a180 <__aeabi_ddiv+0x1b0>
   1a172:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1a176:	f43f aefd 	beq.w	19f74 <__aeabi_dmul+0x1f8>
   1a17a:	4610      	mov	r0, r2
   1a17c:	4619      	mov	r1, r3
   1a17e:	e722      	b.n	19fc6 <__aeabi_dmul+0x24a>
   1a180:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   1a184:	bf18      	it	ne
   1a186:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1a18a:	f47f aec5 	bne.w	19f18 <__aeabi_dmul+0x19c>
   1a18e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   1a192:	f47f af0d 	bne.w	19fb0 <__aeabi_dmul+0x234>
   1a196:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   1a19a:	f47f aeeb 	bne.w	19f74 <__aeabi_dmul+0x1f8>
   1a19e:	e712      	b.n	19fc6 <__aeabi_dmul+0x24a>

0001a1a0 <__gedf2>:
   1a1a0:	f04f 3cff 	mov.w	ip, #4294967295
   1a1a4:	e006      	b.n	1a1b4 <__cmpdf2+0x4>
   1a1a6:	bf00      	nop

0001a1a8 <__ledf2>:
   1a1a8:	f04f 0c01 	mov.w	ip, #1
   1a1ac:	e002      	b.n	1a1b4 <__cmpdf2+0x4>
   1a1ae:	bf00      	nop

0001a1b0 <__cmpdf2>:
   1a1b0:	f04f 0c01 	mov.w	ip, #1
   1a1b4:	f84d cd04 	str.w	ip, [sp, #-4]!
   1a1b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a1bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a1c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a1c4:	bf18      	it	ne
   1a1c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1a1ca:	d01b      	beq.n	1a204 <__cmpdf2+0x54>
   1a1cc:	b001      	add	sp, #4
   1a1ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   1a1d2:	bf0c      	ite	eq
   1a1d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1a1d8:	ea91 0f03 	teqne	r1, r3
   1a1dc:	bf02      	ittt	eq
   1a1de:	ea90 0f02 	teqeq	r0, r2
   1a1e2:	2000      	moveq	r0, #0
   1a1e4:	4770      	bxeq	lr
   1a1e6:	f110 0f00 	cmn.w	r0, #0
   1a1ea:	ea91 0f03 	teq	r1, r3
   1a1ee:	bf58      	it	pl
   1a1f0:	4299      	cmppl	r1, r3
   1a1f2:	bf08      	it	eq
   1a1f4:	4290      	cmpeq	r0, r2
   1a1f6:	bf2c      	ite	cs
   1a1f8:	17d8      	asrcs	r0, r3, #31
   1a1fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   1a1fe:	f040 0001 	orr.w	r0, r0, #1
   1a202:	4770      	bx	lr
   1a204:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a208:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a20c:	d102      	bne.n	1a214 <__cmpdf2+0x64>
   1a20e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1a212:	d107      	bne.n	1a224 <__cmpdf2+0x74>
   1a214:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a218:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a21c:	d1d6      	bne.n	1a1cc <__cmpdf2+0x1c>
   1a21e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1a222:	d0d3      	beq.n	1a1cc <__cmpdf2+0x1c>
   1a224:	f85d 0b04 	ldr.w	r0, [sp], #4
   1a228:	4770      	bx	lr
   1a22a:	bf00      	nop

0001a22c <__aeabi_cdrcmple>:
   1a22c:	4684      	mov	ip, r0
   1a22e:	4610      	mov	r0, r2
   1a230:	4662      	mov	r2, ip
   1a232:	468c      	mov	ip, r1
   1a234:	4619      	mov	r1, r3
   1a236:	4663      	mov	r3, ip
   1a238:	e000      	b.n	1a23c <__aeabi_cdcmpeq>
   1a23a:	bf00      	nop

0001a23c <__aeabi_cdcmpeq>:
   1a23c:	b501      	push	{r0, lr}
   1a23e:	f7ff ffb7 	bl	1a1b0 <__cmpdf2>
   1a242:	2800      	cmp	r0, #0
   1a244:	bf48      	it	mi
   1a246:	f110 0f00 	cmnmi.w	r0, #0
   1a24a:	bd01      	pop	{r0, pc}

0001a24c <__aeabi_dcmpeq>:
   1a24c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a250:	f7ff fff4 	bl	1a23c <__aeabi_cdcmpeq>
   1a254:	bf0c      	ite	eq
   1a256:	2001      	moveq	r0, #1
   1a258:	2000      	movne	r0, #0
   1a25a:	f85d fb08 	ldr.w	pc, [sp], #8
   1a25e:	bf00      	nop

0001a260 <__aeabi_dcmplt>:
   1a260:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a264:	f7ff ffea 	bl	1a23c <__aeabi_cdcmpeq>
   1a268:	bf34      	ite	cc
   1a26a:	2001      	movcc	r0, #1
   1a26c:	2000      	movcs	r0, #0
   1a26e:	f85d fb08 	ldr.w	pc, [sp], #8
   1a272:	bf00      	nop

0001a274 <__aeabi_dcmple>:
   1a274:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a278:	f7ff ffe0 	bl	1a23c <__aeabi_cdcmpeq>
   1a27c:	bf94      	ite	ls
   1a27e:	2001      	movls	r0, #1
   1a280:	2000      	movhi	r0, #0
   1a282:	f85d fb08 	ldr.w	pc, [sp], #8
   1a286:	bf00      	nop

0001a288 <__aeabi_dcmpge>:
   1a288:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a28c:	f7ff ffce 	bl	1a22c <__aeabi_cdrcmple>
   1a290:	bf94      	ite	ls
   1a292:	2001      	movls	r0, #1
   1a294:	2000      	movhi	r0, #0
   1a296:	f85d fb08 	ldr.w	pc, [sp], #8
   1a29a:	bf00      	nop

0001a29c <__aeabi_dcmpgt>:
   1a29c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1a2a0:	f7ff ffc4 	bl	1a22c <__aeabi_cdrcmple>
   1a2a4:	bf34      	ite	cc
   1a2a6:	2001      	movcc	r0, #1
   1a2a8:	2000      	movcs	r0, #0
   1a2aa:	f85d fb08 	ldr.w	pc, [sp], #8
   1a2ae:	bf00      	nop

0001a2b0 <__aeabi_d2iz>:
   1a2b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1a2b4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1a2b8:	d215      	bcs.n	1a2e6 <__aeabi_d2iz+0x36>
   1a2ba:	d511      	bpl.n	1a2e0 <__aeabi_d2iz+0x30>
   1a2bc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1a2c0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1a2c4:	d912      	bls.n	1a2ec <__aeabi_d2iz+0x3c>
   1a2c6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1a2ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1a2ce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1a2d2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1a2d6:	fa23 f002 	lsr.w	r0, r3, r2
   1a2da:	bf18      	it	ne
   1a2dc:	4240      	negne	r0, r0
   1a2de:	4770      	bx	lr
   1a2e0:	f04f 0000 	mov.w	r0, #0
   1a2e4:	4770      	bx	lr
   1a2e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1a2ea:	d105      	bne.n	1a2f8 <__aeabi_d2iz+0x48>
   1a2ec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   1a2f0:	bf08      	it	eq
   1a2f2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1a2f6:	4770      	bx	lr
   1a2f8:	f04f 0000 	mov.w	r0, #0
   1a2fc:	4770      	bx	lr
   1a2fe:	bf00      	nop

0001a300 <__aeabi_uldivmod>:
   1a300:	b94b      	cbnz	r3, 1a316 <__aeabi_uldivmod+0x16>
   1a302:	b942      	cbnz	r2, 1a316 <__aeabi_uldivmod+0x16>
   1a304:	2900      	cmp	r1, #0
   1a306:	bf08      	it	eq
   1a308:	2800      	cmpeq	r0, #0
   1a30a:	d002      	beq.n	1a312 <__aeabi_uldivmod+0x12>
   1a30c:	f04f 31ff 	mov.w	r1, #4294967295
   1a310:	4608      	mov	r0, r1
   1a312:	f7ff bb79 	b.w	19a08 <__aeabi_idiv0>
   1a316:	b082      	sub	sp, #8
   1a318:	46ec      	mov	ip, sp
   1a31a:	e92d 5000 	stmdb	sp!, {ip, lr}
   1a31e:	f000 f805 	bl	1a32c <__gnu_uldivmod_helper>
   1a322:	f8dd e004 	ldr.w	lr, [sp, #4]
   1a326:	b002      	add	sp, #8
   1a328:	bc0c      	pop	{r2, r3}
   1a32a:	4770      	bx	lr

0001a32c <__gnu_uldivmod_helper>:
   1a32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a32e:	4614      	mov	r4, r2
   1a330:	461d      	mov	r5, r3
   1a332:	4606      	mov	r6, r0
   1a334:	460f      	mov	r7, r1
   1a336:	f000 f9d7 	bl	1a6e8 <__udivdi3>
   1a33a:	fb00 f505 	mul.w	r5, r0, r5
   1a33e:	fba0 2304 	umull	r2, r3, r0, r4
   1a342:	fb04 5401 	mla	r4, r4, r1, r5
   1a346:	18e3      	adds	r3, r4, r3
   1a348:	1ab6      	subs	r6, r6, r2
   1a34a:	eb67 0703 	sbc.w	r7, r7, r3
   1a34e:	9b06      	ldr	r3, [sp, #24]
   1a350:	e9c3 6700 	strd	r6, r7, [r3]
   1a354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a356:	bf00      	nop

0001a358 <__gnu_ldivmod_helper>:
   1a358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a35a:	4614      	mov	r4, r2
   1a35c:	461d      	mov	r5, r3
   1a35e:	4606      	mov	r6, r0
   1a360:	460f      	mov	r7, r1
   1a362:	f000 f80f 	bl	1a384 <__divdi3>
   1a366:	fb00 f505 	mul.w	r5, r0, r5
   1a36a:	fba0 2304 	umull	r2, r3, r0, r4
   1a36e:	fb04 5401 	mla	r4, r4, r1, r5
   1a372:	18e3      	adds	r3, r4, r3
   1a374:	1ab6      	subs	r6, r6, r2
   1a376:	eb67 0703 	sbc.w	r7, r7, r3
   1a37a:	9b06      	ldr	r3, [sp, #24]
   1a37c:	e9c3 6700 	strd	r6, r7, [r3]
   1a380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a382:	bf00      	nop

0001a384 <__divdi3>:
   1a384:	2900      	cmp	r1, #0
   1a386:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a38a:	b085      	sub	sp, #20
   1a38c:	f2c0 80c8 	blt.w	1a520 <__divdi3+0x19c>
   1a390:	2600      	movs	r6, #0
   1a392:	2b00      	cmp	r3, #0
   1a394:	f2c0 80bf 	blt.w	1a516 <__divdi3+0x192>
   1a398:	4689      	mov	r9, r1
   1a39a:	4614      	mov	r4, r2
   1a39c:	4605      	mov	r5, r0
   1a39e:	469b      	mov	fp, r3
   1a3a0:	2b00      	cmp	r3, #0
   1a3a2:	d14a      	bne.n	1a43a <__divdi3+0xb6>
   1a3a4:	428a      	cmp	r2, r1
   1a3a6:	d957      	bls.n	1a458 <__divdi3+0xd4>
   1a3a8:	fab2 f382 	clz	r3, r2
   1a3ac:	b153      	cbz	r3, 1a3c4 <__divdi3+0x40>
   1a3ae:	f1c3 0020 	rsb	r0, r3, #32
   1a3b2:	fa01 f903 	lsl.w	r9, r1, r3
   1a3b6:	fa25 f800 	lsr.w	r8, r5, r0
   1a3ba:	fa12 f403 	lsls.w	r4, r2, r3
   1a3be:	409d      	lsls	r5, r3
   1a3c0:	ea48 0909 	orr.w	r9, r8, r9
   1a3c4:	0c27      	lsrs	r7, r4, #16
   1a3c6:	4648      	mov	r0, r9
   1a3c8:	4639      	mov	r1, r7
   1a3ca:	fa1f fb84 	uxth.w	fp, r4
   1a3ce:	f7ff f9df 	bl	19790 <__aeabi_uidiv>
   1a3d2:	4639      	mov	r1, r7
   1a3d4:	4682      	mov	sl, r0
   1a3d6:	4648      	mov	r0, r9
   1a3d8:	f7ff fb08 	bl	199ec <__aeabi_uidivmod>
   1a3dc:	0c2a      	lsrs	r2, r5, #16
   1a3de:	fb0b f30a 	mul.w	r3, fp, sl
   1a3e2:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1a3e6:	454b      	cmp	r3, r9
   1a3e8:	d909      	bls.n	1a3fe <__divdi3+0x7a>
   1a3ea:	eb19 0904 	adds.w	r9, r9, r4
   1a3ee:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a3f2:	d204      	bcs.n	1a3fe <__divdi3+0x7a>
   1a3f4:	454b      	cmp	r3, r9
   1a3f6:	bf84      	itt	hi
   1a3f8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a3fc:	44a1      	addhi	r9, r4
   1a3fe:	ebc3 0909 	rsb	r9, r3, r9
   1a402:	4639      	mov	r1, r7
   1a404:	4648      	mov	r0, r9
   1a406:	b2ad      	uxth	r5, r5
   1a408:	f7ff f9c2 	bl	19790 <__aeabi_uidiv>
   1a40c:	4639      	mov	r1, r7
   1a40e:	4680      	mov	r8, r0
   1a410:	4648      	mov	r0, r9
   1a412:	f7ff faeb 	bl	199ec <__aeabi_uidivmod>
   1a416:	fb0b fb08 	mul.w	fp, fp, r8
   1a41a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a41e:	45ab      	cmp	fp, r5
   1a420:	d907      	bls.n	1a432 <__divdi3+0xae>
   1a422:	192d      	adds	r5, r5, r4
   1a424:	f108 38ff 	add.w	r8, r8, #4294967295
   1a428:	d203      	bcs.n	1a432 <__divdi3+0xae>
   1a42a:	45ab      	cmp	fp, r5
   1a42c:	bf88      	it	hi
   1a42e:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a432:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a436:	2700      	movs	r7, #0
   1a438:	e003      	b.n	1a442 <__divdi3+0xbe>
   1a43a:	428b      	cmp	r3, r1
   1a43c:	d957      	bls.n	1a4ee <__divdi3+0x16a>
   1a43e:	2700      	movs	r7, #0
   1a440:	46b8      	mov	r8, r7
   1a442:	4642      	mov	r2, r8
   1a444:	463b      	mov	r3, r7
   1a446:	b116      	cbz	r6, 1a44e <__divdi3+0xca>
   1a448:	4252      	negs	r2, r2
   1a44a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a44e:	4619      	mov	r1, r3
   1a450:	4610      	mov	r0, r2
   1a452:	b005      	add	sp, #20
   1a454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a458:	b922      	cbnz	r2, 1a464 <__divdi3+0xe0>
   1a45a:	4611      	mov	r1, r2
   1a45c:	2001      	movs	r0, #1
   1a45e:	f7ff f997 	bl	19790 <__aeabi_uidiv>
   1a462:	4604      	mov	r4, r0
   1a464:	fab4 f884 	clz	r8, r4
   1a468:	f1b8 0f00 	cmp.w	r8, #0
   1a46c:	d15e      	bne.n	1a52c <__divdi3+0x1a8>
   1a46e:	ebc4 0809 	rsb	r8, r4, r9
   1a472:	0c27      	lsrs	r7, r4, #16
   1a474:	fa1f f984 	uxth.w	r9, r4
   1a478:	2101      	movs	r1, #1
   1a47a:	9102      	str	r1, [sp, #8]
   1a47c:	4639      	mov	r1, r7
   1a47e:	4640      	mov	r0, r8
   1a480:	f7ff f986 	bl	19790 <__aeabi_uidiv>
   1a484:	4639      	mov	r1, r7
   1a486:	4682      	mov	sl, r0
   1a488:	4640      	mov	r0, r8
   1a48a:	f7ff faaf 	bl	199ec <__aeabi_uidivmod>
   1a48e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1a492:	fb09 f30a 	mul.w	r3, r9, sl
   1a496:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1a49a:	455b      	cmp	r3, fp
   1a49c:	d909      	bls.n	1a4b2 <__divdi3+0x12e>
   1a49e:	eb1b 0b04 	adds.w	fp, fp, r4
   1a4a2:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a4a6:	d204      	bcs.n	1a4b2 <__divdi3+0x12e>
   1a4a8:	455b      	cmp	r3, fp
   1a4aa:	bf84      	itt	hi
   1a4ac:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a4b0:	44a3      	addhi	fp, r4
   1a4b2:	ebc3 0b0b 	rsb	fp, r3, fp
   1a4b6:	4639      	mov	r1, r7
   1a4b8:	4658      	mov	r0, fp
   1a4ba:	b2ad      	uxth	r5, r5
   1a4bc:	f7ff f968 	bl	19790 <__aeabi_uidiv>
   1a4c0:	4639      	mov	r1, r7
   1a4c2:	4680      	mov	r8, r0
   1a4c4:	4658      	mov	r0, fp
   1a4c6:	f7ff fa91 	bl	199ec <__aeabi_uidivmod>
   1a4ca:	fb09 f908 	mul.w	r9, r9, r8
   1a4ce:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1a4d2:	45a9      	cmp	r9, r5
   1a4d4:	d907      	bls.n	1a4e6 <__divdi3+0x162>
   1a4d6:	192d      	adds	r5, r5, r4
   1a4d8:	f108 38ff 	add.w	r8, r8, #4294967295
   1a4dc:	d203      	bcs.n	1a4e6 <__divdi3+0x162>
   1a4de:	45a9      	cmp	r9, r5
   1a4e0:	bf88      	it	hi
   1a4e2:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a4e6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1a4ea:	9f02      	ldr	r7, [sp, #8]
   1a4ec:	e7a9      	b.n	1a442 <__divdi3+0xbe>
   1a4ee:	fab3 f783 	clz	r7, r3
   1a4f2:	2f00      	cmp	r7, #0
   1a4f4:	d168      	bne.n	1a5c8 <__divdi3+0x244>
   1a4f6:	428b      	cmp	r3, r1
   1a4f8:	bf2c      	ite	cs
   1a4fa:	f04f 0900 	movcs.w	r9, #0
   1a4fe:	f04f 0901 	movcc.w	r9, #1
   1a502:	4282      	cmp	r2, r0
   1a504:	bf8c      	ite	hi
   1a506:	464c      	movhi	r4, r9
   1a508:	f049 0401 	orrls.w	r4, r9, #1
   1a50c:	2c00      	cmp	r4, #0
   1a50e:	d096      	beq.n	1a43e <__divdi3+0xba>
   1a510:	f04f 0801 	mov.w	r8, #1
   1a514:	e795      	b.n	1a442 <__divdi3+0xbe>
   1a516:	4252      	negs	r2, r2
   1a518:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1a51c:	43f6      	mvns	r6, r6
   1a51e:	e73b      	b.n	1a398 <__divdi3+0x14>
   1a520:	4240      	negs	r0, r0
   1a522:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1a526:	f04f 36ff 	mov.w	r6, #4294967295
   1a52a:	e732      	b.n	1a392 <__divdi3+0xe>
   1a52c:	fa04 f408 	lsl.w	r4, r4, r8
   1a530:	f1c8 0720 	rsb	r7, r8, #32
   1a534:	fa35 f307 	lsrs.w	r3, r5, r7
   1a538:	fa29 fa07 	lsr.w	sl, r9, r7
   1a53c:	0c27      	lsrs	r7, r4, #16
   1a53e:	fa09 fb08 	lsl.w	fp, r9, r8
   1a542:	4639      	mov	r1, r7
   1a544:	4650      	mov	r0, sl
   1a546:	ea43 020b 	orr.w	r2, r3, fp
   1a54a:	9202      	str	r2, [sp, #8]
   1a54c:	f7ff f920 	bl	19790 <__aeabi_uidiv>
   1a550:	4639      	mov	r1, r7
   1a552:	fa1f f984 	uxth.w	r9, r4
   1a556:	4683      	mov	fp, r0
   1a558:	4650      	mov	r0, sl
   1a55a:	f7ff fa47 	bl	199ec <__aeabi_uidivmod>
   1a55e:	9802      	ldr	r0, [sp, #8]
   1a560:	fb09 f20b 	mul.w	r2, r9, fp
   1a564:	0c03      	lsrs	r3, r0, #16
   1a566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1a56a:	429a      	cmp	r2, r3
   1a56c:	d904      	bls.n	1a578 <__divdi3+0x1f4>
   1a56e:	191b      	adds	r3, r3, r4
   1a570:	f10b 3bff 	add.w	fp, fp, #4294967295
   1a574:	f0c0 80b1 	bcc.w	1a6da <__divdi3+0x356>
   1a578:	1a9b      	subs	r3, r3, r2
   1a57a:	4639      	mov	r1, r7
   1a57c:	4618      	mov	r0, r3
   1a57e:	9301      	str	r3, [sp, #4]
   1a580:	f7ff f906 	bl	19790 <__aeabi_uidiv>
   1a584:	9901      	ldr	r1, [sp, #4]
   1a586:	4682      	mov	sl, r0
   1a588:	4608      	mov	r0, r1
   1a58a:	4639      	mov	r1, r7
   1a58c:	f7ff fa2e 	bl	199ec <__aeabi_uidivmod>
   1a590:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a594:	fb09 f30a 	mul.w	r3, r9, sl
   1a598:	fa1f f08c 	uxth.w	r0, ip
   1a59c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   1a5a0:	4293      	cmp	r3, r2
   1a5a2:	d908      	bls.n	1a5b6 <__divdi3+0x232>
   1a5a4:	1912      	adds	r2, r2, r4
   1a5a6:	f10a 3aff 	add.w	sl, sl, #4294967295
   1a5aa:	d204      	bcs.n	1a5b6 <__divdi3+0x232>
   1a5ac:	4293      	cmp	r3, r2
   1a5ae:	bf84      	itt	hi
   1a5b0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1a5b4:	1912      	addhi	r2, r2, r4
   1a5b6:	fa05 f508 	lsl.w	r5, r5, r8
   1a5ba:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1a5be:	ebc3 0802 	rsb	r8, r3, r2
   1a5c2:	f8cd e008 	str.w	lr, [sp, #8]
   1a5c6:	e759      	b.n	1a47c <__divdi3+0xf8>
   1a5c8:	f1c7 0020 	rsb	r0, r7, #32
   1a5cc:	fa03 fa07 	lsl.w	sl, r3, r7
   1a5d0:	40c2      	lsrs	r2, r0
   1a5d2:	fa35 f300 	lsrs.w	r3, r5, r0
   1a5d6:	ea42 0b0a 	orr.w	fp, r2, sl
   1a5da:	fa21 f800 	lsr.w	r8, r1, r0
   1a5de:	fa01 f907 	lsl.w	r9, r1, r7
   1a5e2:	4640      	mov	r0, r8
   1a5e4:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   1a5e8:	ea43 0109 	orr.w	r1, r3, r9
   1a5ec:	9102      	str	r1, [sp, #8]
   1a5ee:	4651      	mov	r1, sl
   1a5f0:	fa1f f28b 	uxth.w	r2, fp
   1a5f4:	9203      	str	r2, [sp, #12]
   1a5f6:	f7ff f8cb 	bl	19790 <__aeabi_uidiv>
   1a5fa:	4651      	mov	r1, sl
   1a5fc:	4681      	mov	r9, r0
   1a5fe:	4640      	mov	r0, r8
   1a600:	f7ff f9f4 	bl	199ec <__aeabi_uidivmod>
   1a604:	9b03      	ldr	r3, [sp, #12]
   1a606:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a60a:	fb03 f209 	mul.w	r2, r3, r9
   1a60e:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1a612:	fa14 f307 	lsls.w	r3, r4, r7
   1a616:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1a61a:	42a2      	cmp	r2, r4
   1a61c:	d904      	bls.n	1a628 <__divdi3+0x2a4>
   1a61e:	eb14 040b 	adds.w	r4, r4, fp
   1a622:	f109 39ff 	add.w	r9, r9, #4294967295
   1a626:	d352      	bcc.n	1a6ce <__divdi3+0x34a>
   1a628:	1aa4      	subs	r4, r4, r2
   1a62a:	4651      	mov	r1, sl
   1a62c:	4620      	mov	r0, r4
   1a62e:	9301      	str	r3, [sp, #4]
   1a630:	f7ff f8ae 	bl	19790 <__aeabi_uidiv>
   1a634:	4651      	mov	r1, sl
   1a636:	4680      	mov	r8, r0
   1a638:	4620      	mov	r0, r4
   1a63a:	f7ff f9d7 	bl	199ec <__aeabi_uidivmod>
   1a63e:	9803      	ldr	r0, [sp, #12]
   1a640:	f8dd c008 	ldr.w	ip, [sp, #8]
   1a644:	fb00 f208 	mul.w	r2, r0, r8
   1a648:	fa1f f38c 	uxth.w	r3, ip
   1a64c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   1a650:	9b01      	ldr	r3, [sp, #4]
   1a652:	4282      	cmp	r2, r0
   1a654:	d904      	bls.n	1a660 <__divdi3+0x2dc>
   1a656:	eb10 000b 	adds.w	r0, r0, fp
   1a65a:	f108 38ff 	add.w	r8, r8, #4294967295
   1a65e:	d330      	bcc.n	1a6c2 <__divdi3+0x33e>
   1a660:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   1a664:	fa1f fc83 	uxth.w	ip, r3
   1a668:	0c1b      	lsrs	r3, r3, #16
   1a66a:	1a80      	subs	r0, r0, r2
   1a66c:	fa1f fe88 	uxth.w	lr, r8
   1a670:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   1a674:	fb0c f90e 	mul.w	r9, ip, lr
   1a678:	fb0c fc0a 	mul.w	ip, ip, sl
   1a67c:	fb03 c10e 	mla	r1, r3, lr, ip
   1a680:	fb03 f20a 	mul.w	r2, r3, sl
   1a684:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   1a688:	458c      	cmp	ip, r1
   1a68a:	bf88      	it	hi
   1a68c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   1a690:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   1a694:	4570      	cmp	r0, lr
   1a696:	d310      	bcc.n	1a6ba <__divdi3+0x336>
   1a698:	fa1f f989 	uxth.w	r9, r9
   1a69c:	fa05 f707 	lsl.w	r7, r5, r7
   1a6a0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   1a6a4:	bf14      	ite	ne
   1a6a6:	2200      	movne	r2, #0
   1a6a8:	2201      	moveq	r2, #1
   1a6aa:	4287      	cmp	r7, r0
   1a6ac:	bf2c      	ite	cs
   1a6ae:	2700      	movcs	r7, #0
   1a6b0:	f002 0701 	andcc.w	r7, r2, #1
   1a6b4:	2f00      	cmp	r7, #0
   1a6b6:	f43f aec4 	beq.w	1a442 <__divdi3+0xbe>
   1a6ba:	f108 38ff 	add.w	r8, r8, #4294967295
   1a6be:	2700      	movs	r7, #0
   1a6c0:	e6bf      	b.n	1a442 <__divdi3+0xbe>
   1a6c2:	4282      	cmp	r2, r0
   1a6c4:	bf84      	itt	hi
   1a6c6:	4458      	addhi	r0, fp
   1a6c8:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1a6cc:	e7c8      	b.n	1a660 <__divdi3+0x2dc>
   1a6ce:	42a2      	cmp	r2, r4
   1a6d0:	bf84      	itt	hi
   1a6d2:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a6d6:	445c      	addhi	r4, fp
   1a6d8:	e7a6      	b.n	1a628 <__divdi3+0x2a4>
   1a6da:	429a      	cmp	r2, r3
   1a6dc:	bf84      	itt	hi
   1a6de:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1a6e2:	191b      	addhi	r3, r3, r4
   1a6e4:	e748      	b.n	1a578 <__divdi3+0x1f4>
   1a6e6:	bf00      	nop

0001a6e8 <__udivdi3>:
   1a6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a6ec:	460c      	mov	r4, r1
   1a6ee:	b083      	sub	sp, #12
   1a6f0:	4680      	mov	r8, r0
   1a6f2:	4616      	mov	r6, r2
   1a6f4:	4689      	mov	r9, r1
   1a6f6:	461f      	mov	r7, r3
   1a6f8:	4615      	mov	r5, r2
   1a6fa:	468a      	mov	sl, r1
   1a6fc:	2b00      	cmp	r3, #0
   1a6fe:	d14b      	bne.n	1a798 <__udivdi3+0xb0>
   1a700:	428a      	cmp	r2, r1
   1a702:	d95c      	bls.n	1a7be <__udivdi3+0xd6>
   1a704:	fab2 f382 	clz	r3, r2
   1a708:	b15b      	cbz	r3, 1a722 <__udivdi3+0x3a>
   1a70a:	f1c3 0020 	rsb	r0, r3, #32
   1a70e:	fa01 fa03 	lsl.w	sl, r1, r3
   1a712:	fa28 f200 	lsr.w	r2, r8, r0
   1a716:	fa16 f503 	lsls.w	r5, r6, r3
   1a71a:	fa08 f803 	lsl.w	r8, r8, r3
   1a71e:	ea42 0a0a 	orr.w	sl, r2, sl
   1a722:	0c2e      	lsrs	r6, r5, #16
   1a724:	4650      	mov	r0, sl
   1a726:	4631      	mov	r1, r6
   1a728:	b2af      	uxth	r7, r5
   1a72a:	f7ff f831 	bl	19790 <__aeabi_uidiv>
   1a72e:	4631      	mov	r1, r6
   1a730:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1a734:	4681      	mov	r9, r0
   1a736:	4650      	mov	r0, sl
   1a738:	f7ff f958 	bl	199ec <__aeabi_uidivmod>
   1a73c:	fb07 f309 	mul.w	r3, r7, r9
   1a740:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1a744:	4553      	cmp	r3, sl
   1a746:	d909      	bls.n	1a75c <__udivdi3+0x74>
   1a748:	eb1a 0a05 	adds.w	sl, sl, r5
   1a74c:	f109 39ff 	add.w	r9, r9, #4294967295
   1a750:	d204      	bcs.n	1a75c <__udivdi3+0x74>
   1a752:	4553      	cmp	r3, sl
   1a754:	bf84      	itt	hi
   1a756:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a75a:	44aa      	addhi	sl, r5
   1a75c:	ebc3 0a0a 	rsb	sl, r3, sl
   1a760:	4631      	mov	r1, r6
   1a762:	4650      	mov	r0, sl
   1a764:	fa1f f888 	uxth.w	r8, r8
   1a768:	f7ff f812 	bl	19790 <__aeabi_uidiv>
   1a76c:	4631      	mov	r1, r6
   1a76e:	4604      	mov	r4, r0
   1a770:	4650      	mov	r0, sl
   1a772:	f7ff f93b 	bl	199ec <__aeabi_uidivmod>
   1a776:	fb07 f704 	mul.w	r7, r7, r4
   1a77a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1a77e:	4547      	cmp	r7, r8
   1a780:	d906      	bls.n	1a790 <__udivdi3+0xa8>
   1a782:	3c01      	subs	r4, #1
   1a784:	eb18 0805 	adds.w	r8, r8, r5
   1a788:	d202      	bcs.n	1a790 <__udivdi3+0xa8>
   1a78a:	4547      	cmp	r7, r8
   1a78c:	bf88      	it	hi
   1a78e:	3c01      	subhi	r4, #1
   1a790:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1a794:	2600      	movs	r6, #0
   1a796:	e05c      	b.n	1a852 <__udivdi3+0x16a>
   1a798:	428b      	cmp	r3, r1
   1a79a:	d858      	bhi.n	1a84e <__udivdi3+0x166>
   1a79c:	fab3 f683 	clz	r6, r3
   1a7a0:	2e00      	cmp	r6, #0
   1a7a2:	d15b      	bne.n	1a85c <__udivdi3+0x174>
   1a7a4:	428b      	cmp	r3, r1
   1a7a6:	bf2c      	ite	cs
   1a7a8:	2200      	movcs	r2, #0
   1a7aa:	2201      	movcc	r2, #1
   1a7ac:	4285      	cmp	r5, r0
   1a7ae:	bf8c      	ite	hi
   1a7b0:	4615      	movhi	r5, r2
   1a7b2:	f042 0501 	orrls.w	r5, r2, #1
   1a7b6:	2d00      	cmp	r5, #0
   1a7b8:	d049      	beq.n	1a84e <__udivdi3+0x166>
   1a7ba:	2401      	movs	r4, #1
   1a7bc:	e049      	b.n	1a852 <__udivdi3+0x16a>
   1a7be:	b922      	cbnz	r2, 1a7ca <__udivdi3+0xe2>
   1a7c0:	4611      	mov	r1, r2
   1a7c2:	2001      	movs	r0, #1
   1a7c4:	f7fe ffe4 	bl	19790 <__aeabi_uidiv>
   1a7c8:	4605      	mov	r5, r0
   1a7ca:	fab5 f685 	clz	r6, r5
   1a7ce:	2e00      	cmp	r6, #0
   1a7d0:	f040 80ba 	bne.w	1a948 <__udivdi3+0x260>
   1a7d4:	1b64      	subs	r4, r4, r5
   1a7d6:	0c2f      	lsrs	r7, r5, #16
   1a7d8:	fa1f fa85 	uxth.w	sl, r5
   1a7dc:	2601      	movs	r6, #1
   1a7de:	4639      	mov	r1, r7
   1a7e0:	4620      	mov	r0, r4
   1a7e2:	f7fe ffd5 	bl	19790 <__aeabi_uidiv>
   1a7e6:	4639      	mov	r1, r7
   1a7e8:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1a7ec:	4681      	mov	r9, r0
   1a7ee:	4620      	mov	r0, r4
   1a7f0:	f7ff f8fc 	bl	199ec <__aeabi_uidivmod>
   1a7f4:	fb0a f309 	mul.w	r3, sl, r9
   1a7f8:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1a7fc:	455b      	cmp	r3, fp
   1a7fe:	d909      	bls.n	1a814 <__udivdi3+0x12c>
   1a800:	eb1b 0b05 	adds.w	fp, fp, r5
   1a804:	f109 39ff 	add.w	r9, r9, #4294967295
   1a808:	d204      	bcs.n	1a814 <__udivdi3+0x12c>
   1a80a:	455b      	cmp	r3, fp
   1a80c:	bf84      	itt	hi
   1a80e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a812:	44ab      	addhi	fp, r5
   1a814:	ebc3 0b0b 	rsb	fp, r3, fp
   1a818:	4639      	mov	r1, r7
   1a81a:	4658      	mov	r0, fp
   1a81c:	fa1f f888 	uxth.w	r8, r8
   1a820:	f7fe ffb6 	bl	19790 <__aeabi_uidiv>
   1a824:	4639      	mov	r1, r7
   1a826:	4604      	mov	r4, r0
   1a828:	4658      	mov	r0, fp
   1a82a:	f7ff f8df 	bl	199ec <__aeabi_uidivmod>
   1a82e:	fb0a fa04 	mul.w	sl, sl, r4
   1a832:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1a836:	45c2      	cmp	sl, r8
   1a838:	d906      	bls.n	1a848 <__udivdi3+0x160>
   1a83a:	3c01      	subs	r4, #1
   1a83c:	eb18 0805 	adds.w	r8, r8, r5
   1a840:	d202      	bcs.n	1a848 <__udivdi3+0x160>
   1a842:	45c2      	cmp	sl, r8
   1a844:	bf88      	it	hi
   1a846:	3c01      	subhi	r4, #1
   1a848:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1a84c:	e001      	b.n	1a852 <__udivdi3+0x16a>
   1a84e:	2600      	movs	r6, #0
   1a850:	4634      	mov	r4, r6
   1a852:	4631      	mov	r1, r6
   1a854:	4620      	mov	r0, r4
   1a856:	b003      	add	sp, #12
   1a858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a85c:	f1c6 0020 	rsb	r0, r6, #32
   1a860:	40b3      	lsls	r3, r6
   1a862:	fa32 f700 	lsrs.w	r7, r2, r0
   1a866:	fa21 fb00 	lsr.w	fp, r1, r0
   1a86a:	431f      	orrs	r7, r3
   1a86c:	fa14 f206 	lsls.w	r2, r4, r6
   1a870:	fa28 f100 	lsr.w	r1, r8, r0
   1a874:	4658      	mov	r0, fp
   1a876:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1a87a:	4311      	orrs	r1, r2
   1a87c:	9100      	str	r1, [sp, #0]
   1a87e:	4651      	mov	r1, sl
   1a880:	b2bb      	uxth	r3, r7
   1a882:	9301      	str	r3, [sp, #4]
   1a884:	f7fe ff84 	bl	19790 <__aeabi_uidiv>
   1a888:	4651      	mov	r1, sl
   1a88a:	40b5      	lsls	r5, r6
   1a88c:	4681      	mov	r9, r0
   1a88e:	4658      	mov	r0, fp
   1a890:	f7ff f8ac 	bl	199ec <__aeabi_uidivmod>
   1a894:	9c01      	ldr	r4, [sp, #4]
   1a896:	9800      	ldr	r0, [sp, #0]
   1a898:	fb04 f309 	mul.w	r3, r4, r9
   1a89c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   1a8a0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   1a8a4:	455b      	cmp	r3, fp
   1a8a6:	d905      	bls.n	1a8b4 <__udivdi3+0x1cc>
   1a8a8:	eb1b 0b07 	adds.w	fp, fp, r7
   1a8ac:	f109 39ff 	add.w	r9, r9, #4294967295
   1a8b0:	f0c0 808e 	bcc.w	1a9d0 <__udivdi3+0x2e8>
   1a8b4:	ebc3 0b0b 	rsb	fp, r3, fp
   1a8b8:	4651      	mov	r1, sl
   1a8ba:	4658      	mov	r0, fp
   1a8bc:	f7fe ff68 	bl	19790 <__aeabi_uidiv>
   1a8c0:	4651      	mov	r1, sl
   1a8c2:	4604      	mov	r4, r0
   1a8c4:	4658      	mov	r0, fp
   1a8c6:	f7ff f891 	bl	199ec <__aeabi_uidivmod>
   1a8ca:	9801      	ldr	r0, [sp, #4]
   1a8cc:	9a00      	ldr	r2, [sp, #0]
   1a8ce:	fb00 f304 	mul.w	r3, r0, r4
   1a8d2:	fa1f fc82 	uxth.w	ip, r2
   1a8d6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1a8da:	4293      	cmp	r3, r2
   1a8dc:	d906      	bls.n	1a8ec <__udivdi3+0x204>
   1a8de:	3c01      	subs	r4, #1
   1a8e0:	19d2      	adds	r2, r2, r7
   1a8e2:	d203      	bcs.n	1a8ec <__udivdi3+0x204>
   1a8e4:	4293      	cmp	r3, r2
   1a8e6:	d901      	bls.n	1a8ec <__udivdi3+0x204>
   1a8e8:	19d2      	adds	r2, r2, r7
   1a8ea:	3c01      	subs	r4, #1
   1a8ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1a8f0:	b2a8      	uxth	r0, r5
   1a8f2:	1ad2      	subs	r2, r2, r3
   1a8f4:	0c2d      	lsrs	r5, r5, #16
   1a8f6:	fa1f fc84 	uxth.w	ip, r4
   1a8fa:	0c23      	lsrs	r3, r4, #16
   1a8fc:	fb00 f70c 	mul.w	r7, r0, ip
   1a900:	fb00 fe03 	mul.w	lr, r0, r3
   1a904:	fb05 e10c 	mla	r1, r5, ip, lr
   1a908:	fb05 f503 	mul.w	r5, r5, r3
   1a90c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   1a910:	458e      	cmp	lr, r1
   1a912:	bf88      	it	hi
   1a914:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   1a918:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1a91c:	42aa      	cmp	r2, r5
   1a91e:	d310      	bcc.n	1a942 <__udivdi3+0x25a>
   1a920:	b2bf      	uxth	r7, r7
   1a922:	fa08 f606 	lsl.w	r6, r8, r6
   1a926:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1a92a:	bf14      	ite	ne
   1a92c:	f04f 0e00 	movne.w	lr, #0
   1a930:	f04f 0e01 	moveq.w	lr, #1
   1a934:	4296      	cmp	r6, r2
   1a936:	bf2c      	ite	cs
   1a938:	2600      	movcs	r6, #0
   1a93a:	f00e 0601 	andcc.w	r6, lr, #1
   1a93e:	2e00      	cmp	r6, #0
   1a940:	d087      	beq.n	1a852 <__udivdi3+0x16a>
   1a942:	3c01      	subs	r4, #1
   1a944:	2600      	movs	r6, #0
   1a946:	e784      	b.n	1a852 <__udivdi3+0x16a>
   1a948:	40b5      	lsls	r5, r6
   1a94a:	f1c6 0120 	rsb	r1, r6, #32
   1a94e:	fa24 f901 	lsr.w	r9, r4, r1
   1a952:	fa28 f201 	lsr.w	r2, r8, r1
   1a956:	0c2f      	lsrs	r7, r5, #16
   1a958:	40b4      	lsls	r4, r6
   1a95a:	4639      	mov	r1, r7
   1a95c:	4648      	mov	r0, r9
   1a95e:	4322      	orrs	r2, r4
   1a960:	9200      	str	r2, [sp, #0]
   1a962:	f7fe ff15 	bl	19790 <__aeabi_uidiv>
   1a966:	4639      	mov	r1, r7
   1a968:	fa1f fa85 	uxth.w	sl, r5
   1a96c:	4683      	mov	fp, r0
   1a96e:	4648      	mov	r0, r9
   1a970:	f7ff f83c 	bl	199ec <__aeabi_uidivmod>
   1a974:	9b00      	ldr	r3, [sp, #0]
   1a976:	0c1a      	lsrs	r2, r3, #16
   1a978:	fb0a f30b 	mul.w	r3, sl, fp
   1a97c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   1a980:	42a3      	cmp	r3, r4
   1a982:	d903      	bls.n	1a98c <__udivdi3+0x2a4>
   1a984:	1964      	adds	r4, r4, r5
   1a986:	f10b 3bff 	add.w	fp, fp, #4294967295
   1a98a:	d327      	bcc.n	1a9dc <__udivdi3+0x2f4>
   1a98c:	1ae4      	subs	r4, r4, r3
   1a98e:	4639      	mov	r1, r7
   1a990:	4620      	mov	r0, r4
   1a992:	f7fe fefd 	bl	19790 <__aeabi_uidiv>
   1a996:	4639      	mov	r1, r7
   1a998:	4681      	mov	r9, r0
   1a99a:	4620      	mov	r0, r4
   1a99c:	f7ff f826 	bl	199ec <__aeabi_uidivmod>
   1a9a0:	9800      	ldr	r0, [sp, #0]
   1a9a2:	fb0a f309 	mul.w	r3, sl, r9
   1a9a6:	fa1f fc80 	uxth.w	ip, r0
   1a9aa:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1a9ae:	42a3      	cmp	r3, r4
   1a9b0:	d908      	bls.n	1a9c4 <__udivdi3+0x2dc>
   1a9b2:	1964      	adds	r4, r4, r5
   1a9b4:	f109 39ff 	add.w	r9, r9, #4294967295
   1a9b8:	d204      	bcs.n	1a9c4 <__udivdi3+0x2dc>
   1a9ba:	42a3      	cmp	r3, r4
   1a9bc:	bf84      	itt	hi
   1a9be:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a9c2:	1964      	addhi	r4, r4, r5
   1a9c4:	fa08 f806 	lsl.w	r8, r8, r6
   1a9c8:	1ae4      	subs	r4, r4, r3
   1a9ca:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1a9ce:	e706      	b.n	1a7de <__udivdi3+0xf6>
   1a9d0:	455b      	cmp	r3, fp
   1a9d2:	bf84      	itt	hi
   1a9d4:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1a9d8:	44bb      	addhi	fp, r7
   1a9da:	e76b      	b.n	1a8b4 <__udivdi3+0x1cc>
   1a9dc:	42a3      	cmp	r3, r4
   1a9de:	bf84      	itt	hi
   1a9e0:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1a9e4:	1964      	addhi	r4, r4, r5
   1a9e6:	e7d1      	b.n	1a98c <__udivdi3+0x2a4>
   1a9e8:	00007852 	.word	0x00007852
   1a9ec:	00005854 	.word	0x00005854
   1a9f0:	63656843 	.word	0x63656843
   1a9f4:	6d69546b 	.word	0x6d69546b
   1a9f8:	00007265 	.word	0x00007265
   1a9fc:	00504975 	.word	0x00504975
   1aa00:	74726175 	.word	0x74726175
   1aa04:	7361745f 	.word	0x7361745f
   1aa08:	0000006b 	.word	0x0000006b
   1aa0c:	206c6c41 	.word	0x206c6c41
   1aa10:	6b736174 	.word	0x6b736174
   1aa14:	75722073 	.word	0x75722073
   1aa18:	6e696e6e 	.word	0x6e696e6e
   1aa1c:	69772067 	.word	0x69772067
   1aa20:	756f6874 	.word	0x756f6874
   1aa24:	72652074 	.word	0x72652074
   1aa28:	00726f72 	.word	0x00726f72
   1aa2c:	2a2a2a0a 	.word	0x2a2a2a0a
   1aa30:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa34:	57202a2a 	.word	0x57202a2a
   1aa38:	6f636c65 	.word	0x6f636c65
   1aa3c:	7420656d 	.word	0x7420656d
   1aa40:	6874206f 	.word	0x6874206f
   1aa44:	654d2065 	.word	0x654d2065
   1aa48:	72757361 	.word	0x72757361
   1aa4c:	6e656d65 	.word	0x6e656d65
   1aa50:	79532074 	.word	0x79532074
   1aa54:	6d657473 	.word	0x6d657473
   1aa58:	2a2a2020 	.word	0x2a2a2020
   1aa5c:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa60:	0a2a2a2a 	.word	0x0a2a2a2a
   1aa64:	0000000d 	.word	0x0000000d
   1aa68:	00000d0a 	.word	0x00000d0a
   1aa6c:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa70:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa74:	6d53202a 	.word	0x6d53202a
   1aa78:	46747261 	.word	0x46747261
   1aa7c:	6f697375 	.word	0x6f697375
   1aa80:	6c50206e 	.word	0x6c50206e
   1aa84:	4d207961 	.word	0x4d207961
   1aa88:	20756e65 	.word	0x20756e65
   1aa8c:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa90:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa94:	2a2a2a2a 	.word	0x2a2a2a2a
   1aa98:	0d0a2a2a 	.word	0x0d0a2a2a
   1aa9c:	00000000 	.word	0x00000000
   1aaa0:	2a2a2a2a 	.word	0x2a2a2a2a
   1aaa4:	2a2a2a2a 	.word	0x2a2a2a2a
   1aaa8:	2e30202a 	.word	0x2e30202a
   1aaac:	754d2020 	.word	0x754d2020
   1aab0:	6d69746c 	.word	0x6d69746c
   1aab4:	72657465 	.word	0x72657465
   1aab8:	2a2a2a20 	.word	0x2a2a2a20
   1aabc:	2a2a2a2a 	.word	0x2a2a2a2a
   1aac0:	2a2a2a2a 	.word	0x2a2a2a2a
   1aac4:	2a2a2a2a 	.word	0x2a2a2a2a
   1aac8:	2a2a2a2a 	.word	0x2a2a2a2a
   1aacc:	0d0a2a2a 	.word	0x0d0a2a2a
   1aad0:	00000000 	.word	0x00000000
   1aad4:	0000000a 	.word	0x0000000a
   1aad8:	00566d20 	.word	0x00566d20
   1aadc:	61766e49 	.word	0x61766e49
   1aae0:	2064696c 	.word	0x2064696c
   1aae4:	2079654b 	.word	0x2079654b
   1aae8:	00000d0a 	.word	0x00000d0a
   1aaec:	2a2a2a2a 	.word	0x2a2a2a2a
   1aaf0:	656c5020 	.word	0x656c5020
   1aaf4:	20657361 	.word	0x20657361
   1aaf8:	65746e45 	.word	0x65746e45
   1aafc:	6f592072 	.word	0x6f592072
   1ab00:	43207275 	.word	0x43207275
   1ab04:	63696f68 	.word	0x63696f68
   1ab08:	20202065 	.word	0x20202065
   1ab0c:	2a202020 	.word	0x2a202020
   1ab10:	2a2a2a2a 	.word	0x2a2a2a2a
   1ab14:	0d0a202a 	.word	0x0d0a202a
   1ab18:	00000000 	.word	0x00000000
   1ab1c:	54505241 	.word	0x54505241
   1ab20:	72656d69 	.word	0x72656d69
   1ab24:	00000000 	.word	0x00000000
   1ab28:	69726550 	.word	0x69726550
   1ab2c:	6369646f 	.word	0x6369646f
   1ab30:	656d6954 	.word	0x656d6954
   1ab34:	00000072 	.word	0x00000072
   1ab38:	732e6f69 	.word	0x732e6f69
   1ab3c:	6c6d7468 	.word	0x6c6d7468
   1ab40:	00000000 	.word	0x00000000
   1ab44:	3044454c 	.word	0x3044454c
   1ab48:	0000313d 	.word	0x0000313d

0001ab4c <ulARPTimerExpired.4126>:
   1ab4c:	00000004                                ....

0001ab50 <ulPeriodicTimerExpired.4127>:
   1ab50:	00000008 656c6966 6174732d 00007374     ....file-stats..
   1ab60:	2d706374 6e6e6f63 69746365 00736e6f     tcp-connections.
   1ab70:	2d74656e 74617473 00000073 736f7472     net-stats...rtos
   1ab80:	6174732d 00007374 2d6e7572 656d6974     -stats..run-time
   1ab90:	00000000 2d64656c 00006f69 00753525     ....led-io..%5u.
   1aba0:	3e72743c 3e64743c 2f3c6425 3c3e6474     <tr><td>%d</td><
   1abb0:	253e6474 75252e75 2e75252e 253a7525     td>%u.%u.%u.%u:%
   1abc0:	742f3c75 743c3e64 73253e64 64742f3c     u</td><td>%s</td
   1abd0:	64743c3e 3c75253e 3e64742f 3e64743c     ><td>%u</td><td>
   1abe0:	2f3c7525 3c3e6474 253e6474 63252063     %u</td><td>%c %c
   1abf0:	64742f3c 742f3c3e 0a0d3e72 00000000     </td></tr>......
   1ac00:	0a753525 00000000 3c3e703c 523e7262     %5u.....<p><br>R
   1ac10:	65726665 63206873 746e756f 25203d20     efresh count = %
   1ac20:	3e703c64 3e72623c 00007325 63656863     d<p><br>%s..chec
   1ac30:	0064656b 00000000 706e693c 74207475     ked.....<input t
   1ac40:	3d657079 65686322 6f626b63 6e202278     ype="checkbox" n
   1ac50:	3d656d61 44454c22 76202230 65756c61     ame="LED0" value
   1ac60:	2231223d 3e732520 3c44454c 703c3e70     ="1" %s>LED<p><p
   1ac70:	3e703c3e 20776152 746c6f76 20656761     ><p>Raw voltage 
   1ac80:	75706e69 73692074 00642520 3c3e703c     input is %d.<p><
   1ac90:	523e7262 65726665 63206873 746e756f     br>Refresh count
   1aca0:	25203d20 00000064                        = %d...

0001aca8 <file>:
   1aca8:	0001ab54 00001471                       T...q...

0001acb0 <tcp>:
   1acb0:	0001ab60 00001605                       `.......

0001acb8 <net>:
   1acb8:	0001ab70 00001705                       p.......

0001acc0 <rtos>:
   1acc0:	0001ab7c 0000181d                       |.......

0001acc8 <run>:
   1acc8:	0001ab88 000019a1                       ........

0001acd0 <io>:
   1acd0:	0001ab94 00001a09                       ........

0001acd8 <closed>:
   1acd8:	534f4c43 00004445                       CLOSED..

0001ace0 <syn_rcvd>:
   1ace0:	2d4e5953 44564352 00000000              SYN-RCVD....

0001acec <syn_sent>:
   1acec:	2d4e5953 544e4553 00000000              SYN-SENT....

0001acf8 <established>:
   1acf8:	41545345 53494c42 00444548              ESTABLISHED.

0001ad04 <fin_wait_1>:
   1ad04:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

0001ad10 <fin_wait_2>:
   1ad10:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

0001ad1c <closing>:
   1ad1c:	534f4c43 00474e49                       CLOSING.

0001ad24 <time_wait>:
   1ad24:	454d4954 4941572d 00000054              TIME-WAIT...

0001ad30 <last_ack>:
   1ad30:	5453414c 4b43412d 00000000              LAST-ACK....

0001ad3c <g_ace_current_resistors>:
   1ad3c:	000186a0 00000001 00000001 00000001     ................

0001ad4c <g_ace_external_varef_used>:
   1ad4c:	00000000                                ....

0001ad50 <g_ace_channel_0_name>:
   1ad50:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   1ad60:	00000000                                ....

0001ad64 <g_ace_channel_1_name>:
   1ad64:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   1ad74:	00000000                                ....

0001ad78 <g_ace_channel_2_name>:
   1ad78:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   1ad88:	305f726f 00000000                       or_0....

0001ad90 <g_ace_ppe_transforms_desc_table>:
   1ad90:	00130012 00004000 001c001b 00004000     .....@.......@..
   1ada0:	00250024 00004000                       $.%..@..

0001ada8 <g_ace_sse_proc_0_name>:
   1ada8:	30434441 49414d5f 0000004e              ADC0_MAIN...

0001adb4 <g_ace_sse_proc_0_sequence>:
   1adb4:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1adc4:	155c8a04 000014c4 970c152d 0000132f     ..\.....-.../...
   1add4:	000014c8 10029704                       ........

0001addc <g_ace_sse_proc_1_name>:
   1addc:	31434441 49414d5f 0000004e              ADC1_MAIN...

0001ade8 <g_ace_sse_proc_1_sequence>:
   1ade8:	26012705 00002200                       .'.&."..

0001adf0 <g_config_reg_lut>:
   1adf0:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   1ae00:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   1ae10:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   1ae20:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   1ae30:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   1ae40:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   1ae50:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   1ae60:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0001ae70 <g_gpio_irqn_lut>:
   1ae70:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   1ae80:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   1ae90:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   1aea0:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0001aeb0 <crc32_table>:
   1aeb0:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   1aec0:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   1aed0:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   1aee0:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   1aef0:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   1af00:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   1af10:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   1af20:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   1af30:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   1af40:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   1af50:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   1af60:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   1af70:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   1af80:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   1af90:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   1afa0:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   1afb0:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   1afc0:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   1afd0:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   1afe0:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   1aff0:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   1b000:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   1b010:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   1b020:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   1b030:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   1b040:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   1b050:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   1b060:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   1b070:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   1b080:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   1b090:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   1b0a0:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   1b0b0:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   1b0c0:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   1b0d0:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   1b0e0:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   1b0f0:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   1b100:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   1b110:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   1b120:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   1b130:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   1b140:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   1b150:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   1b160:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   1b170:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   1b180:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   1b190:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   1b1a0:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   1b1b0:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   1b1c0:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   1b1d0:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   1b1e0:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   1b1f0:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   1b200:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   1b210:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   1b220:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   1b230:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   1b240:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   1b250:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   1b260:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   1b270:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   1b280:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   1b290:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   1b2a0:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

0001b2b0 <unknown_error>:
   1b2b0:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

0001b2c0 <ErrorMessages>:
   1b2c0:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   1b2e8:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   1b310:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   1b320:	65736170 6f742064 6e756620 6f697463     pased to functio
   1b330:	0000006e 00000000 6d617246 73692065     n.......Frame is
   1b340:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   1b360:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b370:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b388:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1b398:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1b3b0:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   1b3d8:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   1b3e8:	00006c6c 00000000 00000000 00000000     ll..............
	...

0001b400 <C.18.3199>:
   1b400:	10131200 00001115                       ........

0001b408 <channel_type_lut>:
   1b408:	01000000 01000002 00000002 00ffff00     ................
   1b418:	01000000 01000002 00000002 00ffff00     ................
   1b428:	01000000 ffffff02 000000ff 00ffff00     ................

0001b438 <channel_quad_lut>:
   1b438:	000000ff 01010100 ffffff01 ffffffff     ................
   1b448:	020202ff 03030302 ffffff03 ffffffff     ................
   1b458:	040404ff ffffff04 ffffffff ffffffff     ................

0001b468 <abps_channel_lut>:
   1b468:	ff0000ff ff0101ff ffffffff ffffffff     ................
   1b478:	ff0202ff ff0303ff ffffffff ffffffff     ................
   1b488:	ff0404ff ffffffff ffffffff ffffffff     ................

0001b498 <abps_idx_lut>:
   1b498:	ff0100ff ff0302ff ffffffff ffffffff     ................
   1b4a8:	ff0504ff ff0706ff ffffffff ffffffff     ................
   1b4b8:	ff0908ff ffffffff ffffffff ffffffff     ................

0001b4c8 <apbs_gain_lut>:
   1b4c8:	0204080c                                ....

0001b4cc <apbs_range>:
   1b4cc:	28003c00 0a001400                       .<.(....

0001b4d4 <sse_pc_ctrl_lut>:
   1b4d4:	40020048 40020088 400200c8              H..@...@...@

0001b4e0 <sse_pc_lo_lut>:
   1b4e0:	40020040 40020080 400200c0              @..@...@...@

0001b4ec <sse_pc_hi_lut>:
   1b4ec:	40020044 40020084 400200c4              D..@...@...@

0001b4f8 <p_mtd_data>:
   1b4f8:	60080010                                ...`

0001b4fc <C.24.3277>:
   1b4fc:	02010006 02010003 04040403 05060604     ................

0001b50c <C.36.3341>:
	...
   1b534:	00000001 00000002 00000003 00000000     ................
	...

0001b54c <C.18.3187>:
   1b54c:	40004000 00000000                       .@.@....

0001b554 <adc_status_reg_lut>:
   1b554:	40021000 40021004 40021008              ...@...@...@

0001b560 <dac_ctrl_reg_lut>:
   1b560:	40020060 400200a0 400200e0              `..@...@...@

0001b56c <dac_enable_masks_lut>:
   1b56c:	00000010 00000020 00000040              .... ...@...

0001b578 <dac_byte01_reg_lut>:
   1b578:	40020500 40020504 40020508              ...@...@...@

0001b584 <dac_byte2_reg_lut>:
   1b584:	4002006c 400200ac 400200ec              l..@...@...@

0001b590 <p_mtd_data>:
   1b590:	60080010                                ...`

0001b594 <comp_id_2_scb_lut>:
   1b594:	01010000 03030202 00000404              ............

0001b5a0 <C.18.3512>:
   1b5a0:	00040200                                ....

0001b5a4 <C.18.2576>:
   1b5a4:	00000001 00000002 00000004 00000001     ................
   1b5b4:	70616548 646e6120 61747320 63206b63     Heap and stack c
   1b5c4:	696c6c6f 6e6f6973 0000000a              ollision....

0001b5d0 <uart_instance>:
   1b5d0:	2000a9d4                                ... 

0001b5d4 <uip_broadcast_addr>:
   1b5d4:	ffffffff                                ....

0001b5d8 <uip_all_zeroes_addr>:
   1b5d8:	00000000                                ....

0001b5dc <broadcast_ethaddr>:
   1b5dc:	ffffffff 0000ffff                       ........

0001b5e4 <http_http>:
   1b5e4:	70747468 002f2f3a                       http://.

0001b5ec <http_200>:
   1b5ec:	20303032 00000000                       200 ....

0001b5f4 <http_301>:
   1b5f4:	20313033 00000000                       301 ....

0001b5fc <http_302>:
   1b5fc:	20323033 00000000                       302 ....

0001b604 <http_get>:
   1b604:	20544547 00000000                       GET ....

0001b60c <http_10>:
   1b60c:	50545448 302e312f 00000000              HTTP/1.0....

0001b618 <http_11>:
   1b618:	50545448 312e312f 00000000              HTTP/1.1....

0001b624 <http_content_type>:
   1b624:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

0001b634 <http_texthtml>:
   1b634:	74786574 6d74682f 0000006c              text/html...

0001b640 <http_location>:
   1b640:	61636f6c 6e6f6974 0000203a              location: ..

0001b64c <http_host>:
   1b64c:	74736f68 0000203a                       host: ..

0001b654 <http_crnl>:
   1b654:	00000a0d                                ....

0001b658 <http_index_html>:
   1b658:	646e692f 682e7865 006c6d74              /index.html.

0001b664 <http_404_html>:
   1b664:	3430342f 6d74682e 0000006c              /404.html...

0001b670 <http_referer>:
   1b670:	65666552 3a726572 00000000              Referer:....

0001b67c <http_header_200>:
   1b67c:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   1b68c:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   1b69c:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   1b6ac:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   1b6bc:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   1b6cc:	000a0d65                                e...

0001b6d0 <http_header_404>:
   1b6d0:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   1b6e0:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   1b6f0:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   1b700:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   1b710:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   1b720:	63203a6e 65736f6c 00000a0d              n: close....

0001b72c <http_content_type_plain>:
   1b72c:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b73c:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

0001b74c <http_content_type_html>:
   1b74c:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b75c:	682f7478 0d6c6d74 000a0d0a              xt/html.....

0001b768 <http_content_type_css>:
   1b768:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b778:	632f7478 0a0d7373 00000a0d              xt/css......

0001b784 <http_content_type_text>:
   1b784:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1b794:	742f7478 0d747865 000a0d0a              xt/text.....

0001b7a0 <http_content_type_png>:
   1b7a0:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1b7b0:	2f656761 0d676e70 000a0d0a              age/png.....

0001b7bc <http_content_type_gif>:
   1b7bc:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1b7cc:	2f656761 0d666967 000a0d0a              age/gif.....

0001b7d8 <http_content_type_jpg>:
   1b7d8:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1b7e8:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001b7f8 <http_content_type_binary>:
   1b7f8:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1b808:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1b818:	65727473 0a0d6d61 00000a0d              stream......

0001b824 <http_html>:
   1b824:	6d74682e 0000006c                       .html...

0001b82c <http_shtml>:
   1b82c:	7468732e 00006c6d                       .shtml..

0001b834 <http_htm>:
   1b834:	6d74682e 00000000                       .htm....

0001b83c <http_css>:
   1b83c:	7373632e 00000000                       .css....

0001b844 <http_png>:
   1b844:	676e702e 00000000                       .png....

0001b84c <http_gif>:
   1b84c:	6669672e 00000000                       .gif....

0001b854 <http_jpg>:
   1b854:	67706a2e 00000000                       .jpg....

0001b85c <http_text>:
   1b85c:	7478742e 00000000                       .txt....

0001b864 <http_txt>:
   1b864:	7478742e 00000000                       .txt....

0001b86c <data_404_html>:
   1b86c:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   1b87c:	20200a0d 646f623c 67622079 6f6c6f63     ..  <body bgcolo
   1b88c:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   1b89c:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   1b8ac:	3e31683c 20343034 6966202d 6e20656c     <h1>404 - file n
   1b8bc:	6620746f 646e756f 31682f3c 200a0d3e     ot found</h1>.. 
   1b8cc:	20202020 33683c20 206f473e 6820613c          <h3>Go <a h
   1b8dc:	3d666572 3e222f22 65726568 3e612f3c     ref="/">here</a>
   1b8ec:	736e6920 64616574 682f3c2e 0a0d3e33      instead.</h3>..
   1b8fc:	20202020 65632f3c 7265746e 200a0d3e         </center>.. 
   1b90c:	622f3c20 3e79646f 2f3c0a0d 6c6d7468      </body>..</html
   1b91c:	0000003e                                >...

0001b920 <data_index_html>:
   1b920:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   1b930:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   1b940:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   1b950:	3c202020 6174656d 74746820 71652d70        <meta http-eq
   1b960:	3d766975 6e6f4322 746e6574 7079542d     uiv="Content-Typ
   1b970:	63202265 65746e6f 223d746e 74786574     e" content="text
   1b980:	6d74682f 63203b6c 73726168 753d7465     /html; charset=u
   1b990:	382d6674 3e2f2022 20200a0d 743c2020     tf-8" />..    <t
   1b9a0:	656c7469 6572463e 4f545265 726f2e53     itle>FreeRTOS.or
   1b9b0:	49752067 45572050 65732042 72657672     g uIP WEB server
   1b9c0:	6d656420 742f3c6f 656c7469 3c0a0d3e      demo</title>..<
   1b9d0:	6165682f 0a0d3e64 623c0a0d 3e79646f     /head>....<body>
   1b9e0:	0a0d0a0d 20202020 6820613c 3d666572     ....    <a href=
   1b9f0:	646e6922 682e7865 226c6d74 7361543e     "index.html">Tas
   1ba00:	7453206b 73737461 3c737373 203e612f     k Statsssss</a> 
   1ba10:	7c3e623c 3e622f3c 20613c20 66657268     <b>|</b> <a href
   1ba20:	7572223d 6d69746e 68732e65 226c6d74     ="runtime.shtml"
   1ba30:	6e75523e 6d695420 74532065 3c737461     >Run Time Stats<
   1ba40:	203e612f 7c3e623c 3e622f3c 20613c20     /a> <b>|</b> <a 
   1ba50:	66657268 7473223d 2e737461 6d746873     href="stats.shtm
   1ba60:	543e226c 53205043 73746174 3e612f3c     l">TCP Stats</a>
   1ba70:	3e623c20 622f3c7c 613c203e 65726820      <b>|</b> <a hre
   1ba80:	74223d66 732e7063 6c6d7468 6f433e22     f="tcp.shtml">Co
   1ba90:	63656e6e 6e6f6974 612f3c73 623c203e     nnections</a> <b
   1baa0:	2f3c7c3e 3c203e62 72682061 223d6665     >|</b> <a href="
   1bab0:	70747468 772f2f3a 662e7777 72656572     http://www.freer
   1bac0:	2e736f74 2f67726f 72463e22 54526565     tos.org/">FreeRT
   1bad0:	4820534f 70656d6f 3c656761 203e612f     OS Homepage</a> 
   1bae0:	3c202020 3c7c3e62 203e622f 6820613c        <b>|</b> <a h
   1baf0:	3d666572 2e6f6922 6d746873 493e226c     ref="io.shtml">I
   1bb00:	612f3c4f 623c203e 2f3c7c3e 3c203e62     O</a> <b>|</b> <
   1bb10:	72682061 223d6665 6f676f6c 67706a2e     a href="logo.jpg
   1bb20:	37333e22 706a204b 612f3c67 200a0d3e     ">37K jpg</a>.. 
   1bb30:	3c202020 0d3e7262 2020200a 3e703c20        <br>..    <p>
   1bb40:	20200a0d 20202020 683c2020 0a0d3e72     ..        <hr>..
   1bb50:	20202020 20202020 3e72623c 20200a0d             <br>..  
   1bb60:	20202020 703c2020 0d0a0d3e 2020200a           <p>....   
   1bb70:	20202020 20202020 3e703c20 73696854              <p>This
   1bb80:	67617020 73692065 6d697320 72616c69      page is similar
   1bb90:	206f7420 20656874 656d6f68 67617020      to the home pag
   1bba0:	75622065 73752074 57207365 6f536265     e but uses WebSo
   1bbb0:	74656b63 6f662073 65722072 742d6c61     ckets for real-t
   1bbc0:	20656d69 61647075 2e736574 3e702f3c     ime updates.</p>
   1bbd0:	20200a0d 20202020 20202020 643c2020     ..            <d
   1bbe0:	63207669 7373616c 6f63223d 22726576     iv class="cover"
   1bbf0:	200a0d3e 20202020 20202020 20202020     >..             
   1bc00:	3c202020 766e6163 69207361 63223d64        <canvas id="c
   1bc10:	74726168 766e6143 20227361 74646977     hartCanvas" widt
   1bc20:	35223d68 20223231 67696568 223d7468     h="512" height="
   1bc30:	22303031 632f3c3e 61766e61 0a0d3e73     100"></canvas>..
   1bc40:	20202020 20202020 20202020 69642f3c                 </di
   1bc50:	0a0d3e76 20200a0d 20202020 20202020     v>....          
   1bc60:	683c2020 61543e32 73206b73 69746174       <h2>Task stati
   1bc70:	63697473 64652073 64657469 32682f3c     stics edited</h2
   1bc80:	200a0d3e 20202020 20202020 3c202020     >..            <
   1bc90:	69726373 0d3e7470 2020200a 20202020     script>..       
   1bca0:	20202020 20202020 66202120 74636e75              ! funct
   1bcb0:	286e6f69 7b202965 20200a0d 20202020     ion(e) {..      
   1bcc0:	20202020 20202020 20202020 61762020                   va
   1bcd0:	20742072 0d7b203d 2020200a 20202020     r t = {..       
   1bce0:	20202020 20202020 20202020 20202020                     
   1bcf0:	74786520 3a646e65 6e756620 6f697463      extend: functio
   1bd00:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1bd10:	20202020 20202020 20202020 20202020                     
   1bd20:	61202020 6d756772 73746e65 205d305b        arguments[0] 
   1bd30:	7261203d 656d7567 5b73746e 7c205d30     = arguments[0] |
   1bd40:	7d7b207c 200a0d3b 20202020 20202020     | {};..         
   1bd50:	20202020 20202020 20202020 20202020                     
   1bd60:	66202020 2820726f 20726176 203d2065        for (var e = 
   1bd70:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   1bd80:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   1bd90:	20200a0d 20202020 20202020 20202020     ..              
   1bda0:	20202020 20202020 20202020 20202020                     
   1bdb0:	6f662020 76282072 69207261 206e6920       for (var i in 
   1bdc0:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   1bdd0:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   1bde0:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   1bdf0:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   1be00:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   1be10:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   1be20:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   1be30:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   1be40:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   1be50:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   1be60:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   1be70:	7478652e 28646e65 75677261 746e656d     .extend(argument
   1be80:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   1be90:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   1bea0:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   1beb0:	656d7567 5b73746e 695b5d65 0d3b295d     guments[e][i]);.
   1bec0:	2020200a 20202020 20202020 20202020     .               
   1bed0:	20202020 20202020 20202020 74657220                  ret
   1bee0:	206e7275 75677261 746e656d 5d305b73     urn arguments[0]
   1bef0:	20200a0d 20202020 20202020 20202020     ..              
   1bf00:	20202020 20202020 0d7d2020 2020200a               }..   
   1bf10:	20202020 20202020 20202020 20202020                     
   1bf20:	0d3b7d20 200a0d0a 20202020 20202020      };....         
   1bf30:	20202020 20202020 66202020 74636e75                funct
   1bf40:	206e6f69 29652869 0a0d7b20 20202020     ion i(e) {..    
   1bf50:	20202020 20202020 20202020 20202020                     
   1bf60:	20202020 73696874 74706f2e 736e6f69         this.options
   1bf70:	74203d20 7478652e 28646e65 202c7d7b      = t.extend({}, 
   1bf80:	65642e69 6c756166 74704f74 736e6f69     i.defaultOptions
   1bf90:	2965202c 6874202c 632e7369 7261656c     , e), this.clear
   1bfa0:	0a0d2928 20202020 20202020 20202020     ()..            
   1bfb0:	20202020 20202020 0d0a0d7d 2020200a             }....   
   1bfc0:	20202020 20202020 20202020 20202020                     
   1bfd0:	6e756620 6f697463 2861206e 7b202965      function a(e) {
   1bfe0:	20200a0d 20202020 20202020 20202020     ..              
   1bff0:	20202020 20202020 68742020 6f2e7369               this.o
   1c000:	6f697470 3d20736e 652e7420 6e657478     ptions = t.exten
   1c010:	7d7b2864 2e61202c 61666564 43746c75     d({}, a.defaultC
   1c020:	74726168 6974704f 2c736e6f 2c296520     hartOptions, e),
   1c030:	69687420 65732e73 73656972 20746553      this.seriesSet 
   1c040:	5d5b203d 6874202c 632e7369 65727275     = [], this.curre
   1c050:	6156746e 5265756c 65676e61 31203d20     ntValueRange = 1
   1c060:	6874202c 632e7369 65727275 6956746e     , this.currentVi
   1c070:	6e694d73 756c6156 203d2065 74202c30     sMinValue = 0, t
   1c080:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   1c090:	694d656d 73696c6c 30203d20 20200a0d     meMillis = 0..  
   1c0a0:	20202020 20202020 20202020 20202020                     
   1c0b0:	0d7d2020 2020200a 20202020 20202020       }..           
   1c0c0:	20202020 20202020 642e6920 75616665              i.defau
   1c0d0:	704f746c 6e6f6974 203d2073 200a0d7b     ltOptions = {.. 
   1c0e0:	20202020 20202020 20202020 20202020                     
   1c0f0:	20202020 72202020 74657365 6e756f42            resetBoun
   1c100:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   1c110:	20200a0d 20202020 20202020 20202020     ..              
   1c120:	20202020 20202020 65722020 42746573               resetB
   1c130:	646e756f 21203a73 200a0d30 20202020     ounds: !0..     
   1c140:	20202020 20202020 20202020 7d202020                    }
   1c150:	2e69202c 746f7270 7079746f 6c632e65     , i.prototype.cl
   1c160:	20726165 7566203d 6974636e 29286e6f     ear = function()
   1c170:	0a0d7b20 20202020 20202020 20202020      {..            
   1c180:	20202020 20202020 20202020 73696874                 this
   1c190:	7461642e 203d2061 202c5d5b 73696874     .data = [], this
   1c1a0:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   1c1b0:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   1c1c0:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   1c1d0:	0a0d4e61 20202020 20202020 20202020     aN..            
   1c1e0:	20202020 20202020 69202c7d 6f72702e             }, i.pro
   1c1f0:	79746f74 722e6570 74657365 6e756f42     totype.resetBoun
   1c200:	3d207364 6e756620 6f697463 2029286e     ds = function() 
   1c210:	200a0d7b 20202020 20202020 20202020     {..             
   1c220:	20202020 20202020 69202020 74282066                if (t
   1c230:	2e736968 61746164 6e656c2e 29687467     his.data.length)
   1c240:	0a0d7b20 20202020 20202020 20202020      {..            
   1c250:	20202020 20202020 20202020 20202020                     
   1c260:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   1c270:	73696874 7461642e 5d305b61 2c5d315b     this.data[0][1],
   1c280:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   1c290:	69687420 61642e73 305b6174 5d315b5d      this.data[0][1]
   1c2a0:	200a0d3b 20202020 20202020 20202020     ;..             
   1c2b0:	20202020 20202020 20202020 66202020                    f
   1c2c0:	2820726f 20726176 203d2065 65203b31     or (var e = 1; e
   1c2d0:	74203c20 2e736968 61746164 6e656c2e      < this.data.len
   1c2e0:	3b687467 2b206520 2931203d 0a0d7b20     gth; e += 1) {..
   1c2f0:	20202020 20202020 20202020 20202020                     
   1c300:	20202020 20202020 20202020 20202020                     
   1c310:	20726176 203d2074 73696874 7461642e     var t = this.dat
   1c320:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   1c330:	20202020 20202020 20202020 20202020                     
   1c340:	20202020 20202020 20742020 6874203e               t > th
   1c350:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   1c360:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   1c370:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   1c380:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   1c390:	61566e69 2065756c 2974203d 20200a0d     inValue = t)..  
   1c3a0:	20202020 20202020 20202020 20202020                     
   1c3b0:	20202020 20202020 0d7d2020 2020200a               }..   
   1c3c0:	20202020 20202020 20202020 20202020                     
   1c3d0:	20202020 65207d20 2065736c 73696874          } else this
   1c3e0:	78616d2e 756c6156 203d2065 626d754e     .maxValue = Numb
   1c3f0:	4e2e7265 202c4e61 73696874 6e696d2e     er.NaN, this.min
   1c400:	756c6156 203d2065 626d754e 4e2e7265     Value = Number.N
   1c410:	0a0d4e61 20202020 20202020 20202020     aN..            
   1c420:	20202020 20202020 69202c7d 6f72702e             }, i.pro
   1c430:	79746f74 612e6570 6e657070 203d2064     totype.append = 
   1c440:	636e7566 6e6f6974 202c6528 69202c74     function(e, t, i
   1c450:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1c460:	20202020 20202020 20202020 726f6620                  for
   1c470:	61762820 20612072 6874203d 642e7369      (var a = this.d
   1c480:	2e617461 676e656c 2d206874 203b3120     ata.length - 1; 
   1c490:	3d3e2061 26203020 68742026 642e7369     a >= 0 && this.d
   1c4a0:	5b617461 305b5d61 203e205d 20293b65     ata[a][0] > e;) 
   1c4b0:	3d2d2061 203b3120 2031202d 203d3d3d     a -= 1; - 1 === 
   1c4c0:	203f2061 73696874 7461642e 70732e61     a ? this.data.sp
   1c4d0:	6563696c 202c3028 5b202c30 74202c65     lice(0, 0, [e, t
   1c4e0:	3a20295d 69687420 61642e73 6c2e6174     ]) : this.data.l
   1c4f0:	74676e65 203e2068 26262030 69687420     ength > 0 && thi
   1c500:	61642e73 615b6174 5d305b5d 3d3d3d20     s.data[a][0] ===
   1c510:	3f206520 3f206920 68742820 642e7369      e ? i ? (this.d
   1c520:	5b617461 315b5d61 3d2b205d 202c7420     ata[a][1] += t, 
   1c530:	203d2074 73696874 7461642e 5d615b61     t = this.data[a]
   1c540:	295d315b 74203a20 2e736968 61746164     [1]) : this.data
   1c550:	5b5d615b 3d205d31 3a207420 3c206120     [a][1] = t : a <
   1c560:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   1c570:	202d2068 203f2031 73696874 7461642e     h - 1 ? this.dat
   1c580:	70732e61 6563696c 2b206128 202c3120     a.splice(a + 1, 
   1c590:	5b202c30 74202c65 3a20295d 69687420     0, [e, t]) : thi
   1c5a0:	61642e73 702e6174 28687375 202c655b     s.data.push([e, 
   1c5b0:	2c295d74 69687420 616d2e73 6c615678     t]), this.maxVal
   1c5c0:	3d206575 4e736920 74284e61 2e736968     ue = isNaN(this.
   1c5d0:	5678616d 65756c61 203f2029 203a2074     maxValue) ? t : 
   1c5e0:	6874614d 78616d2e 69687428 616d2e73     Math.max(this.ma
   1c5f0:	6c615678 202c6575 202c2974 73696874     xValue, t), this
   1c600:	6e696d2e 756c6156 203d2065 614e7369     .minValue = isNa
   1c610:	6874284e 6d2e7369 61566e69 2965756c     N(this.minValue)
   1c620:	74203f20 4d203a20 2e687461 286e696d      ? t : Math.min(
   1c630:	73696874 6e696d2e 756c6156 74202c65     this.minValue, t
   1c640:	200a0d29 20202020 20202020 20202020     )..             
   1c650:	20202020 7d202020 2e69202c 746f7270            }, i.prot
   1c660:	7079746f 72642e65 6c4f706f 74614464     otype.dropOldDat
   1c670:	203d2061 636e7566 6e6f6974 202c6528     a = function(e, 
   1c680:	7b202974 20200a0d 20202020 20202020     t) {..          
   1c690:	20202020 20202020 20202020 6f662020                   fo
   1c6a0:	76282072 69207261 30203d20 6874203b     r (var i = 0; th
   1c6b0:	642e7369 2e617461 676e656c 2d206874     is.data.length -
   1c6c0:	3e206920 2074203d 74202626 2e736968      i >= t && this.
   1c6d0:	61746164 2b20695b 5b5d3120 3c205d30     data[i + 1][0] <
   1c6e0:	293b6520 2b206920 3b31203d 20200a0d      e;) i += 1;..  
   1c6f0:	20202020 20202020 20202020 20202020                     
   1c700:	20202020 20302020 203d3d21 26262069           0 !== i &&
   1c710:	69687420 61642e73 732e6174 63696c70      this.data.splic
   1c720:	2c302865 0d296920 2020200a 20202020     e(0, i)..       
   1c730:	20202020 20202020 20202020 202c7d20                  }, 
   1c740:	65642e61 6c756166 61684374 704f7472     a.defaultChartOp
   1c750:	6e6f6974 203d2073 200a0d7b 20202020     tions = {..     
   1c760:	20202020 20202020 20202020 20202020                     
   1c770:	6d202020 696c6c69 72655073 65786950        millisPerPixe
   1c780:	32203a6c 0a0d2c30 20202020 20202020     l: 20,..        
   1c790:	20202020 20202020 20202020 20202020                     
   1c7a0:	62616e65 7044656c 61635369 676e696c     enableDpiScaling
   1c7b0:	3021203a 200a0d2c 20202020 20202020     : !0,..         
   1c7c0:	20202020 20202020 20202020 79202020                    y
   1c7d0:	466e694d 616d726f 72657474 7566203a     MinFormatter: fu
   1c7e0:	6974636e 65286e6f 2974202c 0a0d7b20     nction(e, t) {..
   1c7f0:	20202020 20202020 20202020 20202020                     
   1c800:	20202020 20202020 20202020 75746572                 retu
   1c810:	70206e72 65737261 616f6c46 29652874     rn parseFloat(e)
   1c820:	466f742e 64657869 0d297428 2020200a     .toFixed(t)..   
   1c830:	20202020 20202020 20202020 20202020                     
   1c840:	20202020 0d2c7d20 2020200a 20202020          },..       
   1c850:	20202020 20202020 20202020 20202020                     
   1c860:	614d7920 726f4678 7474616d 203a7265      yMaxFormatter: 
   1c870:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   1c880:	20200a0d 20202020 20202020 20202020     ..              
   1c890:	20202020 20202020 20202020 65722020                   re
   1c8a0:	6e727574 72617020 6c466573 2874616f     turn parseFloat(
   1c8b0:	742e2965 7869466f 74286465 200a0d29     e).toFixed(t).. 
   1c8c0:	20202020 20202020 20202020 20202020                     
   1c8d0:	20202020 7d202020 200a0d2c 20202020            },..     
   1c8e0:	20202020 20202020 20202020 20202020                     
   1c8f0:	6d202020 61567861 5365756c 656c6163        maxValueScale
   1c900:	2c31203a 20200a0d 20202020 20202020     : 1,..          
   1c910:	20202020 20202020 20202020 696d2020                   mi
   1c920:	6c61566e 63536575 3a656c61 0d2c3120     nValueScale: 1,.
   1c930:	2020200a 20202020 20202020 20202020     .               
   1c940:	20202020 20202020 746e6920 6f707265              interpo
   1c950:	6974616c 203a6e6f 7a656222 22726569     lation: "bezier"
   1c960:	200a0d2c 20202020 20202020 20202020     ,..             
   1c970:	20202020 20202020 73202020 656c6163                scale
   1c980:	6f6f6d53 6e696874 2e203a67 2c353231     Smoothing: .125,
   1c990:	20200a0d 20202020 20202020 20202020     ..              
   1c9a0:	20202020 20202020 616d2020 74614478               maxDat
   1c9b0:	74655361 676e654c 203a6874 0a0d2c32     aSetLength: 2,..
   1c9c0:	20202020 20202020 20202020 20202020                     
   1c9d0:	20202020 20202020 6f726373 61426c6c             scrollBa
   1c9e0:	61776b63 3a736472 2c312120 20200a0d     ckwards: !1,..  
   1c9f0:	20202020 20202020 20202020 20202020                     
   1ca00:	20202020 72672020 203a6469 200a0d7b           grid: {.. 
   1ca10:	20202020 20202020 20202020 20202020                     
   1ca20:	20202020 20202020 66202020 536c6c69                fillS
   1ca30:	656c7974 2322203a 30303030 2c223030     tyle: "#000000",
   1ca40:	20200a0d 20202020 20202020 20202020     ..              
   1ca50:	20202020 20202020 20202020 74732020                   st
   1ca60:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   1ca70:	22373737 200a0d2c 20202020 20202020     777",..         
   1ca80:	20202020 20202020 20202020 20202020                     
   1ca90:	6c202020 57656e69 68746469 2c31203a        lineWidth: 1,
   1caa0:	20200a0d 20202020 20202020 20202020     ..              
   1cab0:	20202020 20202020 20202020 68732020                   sh
   1cac0:	4c707261 73656e69 3121203a 200a0d2c     arpLines: !1,.. 
   1cad0:	20202020 20202020 20202020 20202020                     
   1cae0:	20202020 20202020 6d202020 696c6c69                milli
   1caf0:	72655073 656e694c 6531203a 0a0d2c33     sPerLine: 1e3,..
   1cb00:	20202020 20202020 20202020 20202020                     
   1cb10:	20202020 20202020 20202020 74726576                 vert
   1cb20:	6c616369 74636553 736e6f69 2c32203a     icalSections: 2,
   1cb30:	20200a0d 20202020 20202020 20202020     ..              
   1cb40:	20202020 20202020 20202020 6f622020                   bo
   1cb50:	72656472 69736956 3a656c62 0d302120     rderVisible: !0.
   1cb60:	2020200a 20202020 20202020 20202020     .               
   1cb70:	20202020 20202020 0d2c7d20 2020200a              },..   
   1cb80:	20202020 20202020 20202020 20202020                     
   1cb90:	20202020 62616c20 3a736c65 0a0d7b20          labels: {..
   1cba0:	20202020 20202020 20202020 20202020                     
   1cbb0:	20202020 20202020 20202020 6c6c6966                 fill
   1cbc0:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   1cbd0:	200a0d2c 20202020 20202020 20202020     ,..             
   1cbe0:	20202020 20202020 20202020 64202020                    d
   1cbf0:	62617369 3a64656c 2c312120 20200a0d     isabled: !1,..  
   1cc00:	20202020 20202020 20202020 20202020                     
   1cc10:	20202020 20202020 6f662020 6953746e               fontSi
   1cc20:	203a657a 0d2c3031 2020200a 20202020     ze: 10,..       
   1cc30:	20202020 20202020 20202020 20202020                     
   1cc40:	20202020 6e6f6620 6d614674 3a796c69          fontFamily:
   1cc50:	6f6d2220 70736f6e 22656361 200a0d2c      "monospace",.. 
   1cc60:	20202020 20202020 20202020 20202020                     
   1cc70:	20202020 20202020 70202020 69636572                preci
   1cc80:	6e6f6973 0d32203a 2020200a 20202020     sion: 2..       
   1cc90:	20202020 20202020 20202020 20202020                     
   1cca0:	0d2c7d20 2020200a 20202020 20202020      },..           
   1ccb0:	20202020 20202020 20202020 726f6820                  hor
   1ccc0:	6e6f7a69 4c6c6174 73656e69 5d5b203a     izontalLines: []
   1ccd0:	20200a0d 20202020 20202020 20202020     ..              
   1cce0:	20202020 2c7d2020 412e6120 616d696e           }, a.Anima
   1ccf0:	6f436574 7461706d 6c696269 20797469     teCompatibility 
   1cd00:	0d7b203d 2020200a 20202020 20202020     = {..           
   1cd10:	20202020 20202020 20202020 71657220                  req
   1cd20:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   1cd30:	203a656d 636e7566 6e6f6974 202c6528     me: function(e, 
   1cd40:	7b202974 20200a0d 20202020 20202020     t) {..          
   1cd50:	20202020 20202020 20202020 20202020                     
   1cd60:	65722020 6e727574 69772820 776f646e       return (window
   1cd70:	7165722e 74736575 6d696e41 6f697461     .requestAnimatio
   1cd80:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   1cd90:	6265772e 5274696b 65757165 6e417473     .webkitRequestAn
   1cda0:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   1cdb0:	646e6977 6d2e776f 65527a6f 73657571     window.mozReques
   1cdc0:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   1cdd0:	77207c7c 6f646e69 526f2e77 65757165     || window.oReque
   1cde0:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   1cdf0:	207c7c20 646e6977 6d2e776f 71655273      || window.msReq
   1ce00:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   1ce10:	7c20656d 7566207c 6974636e 65286e6f     me || function(e
   1ce20:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1ce30:	20202020 20202020 20202020 20202020                     
   1ce40:	20202020 74657220 206e7275 646e6977          return wind
   1ce50:	732e776f 69547465 756f656d 75662874     ow.setTimeout(fu
   1ce60:	6974636e 29286e6f 0a0d7b20 20202020     nction() {..    
   1ce70:	20202020 20202020 20202020 20202020                     
   1ce80:	20202020 20202020 20202020 20202020                     
   1ce90:	6e282865 44207765 29657461 7465672e     e((new Date).get
   1cea0:	656d6954 0d292928 2020200a 20202020     Time())..       
   1ceb0:	20202020 20202020 20202020 20202020                     
   1cec0:	20202020 20202020 202c7d20 0d293631              }, 16).
   1ced0:	2020200a 20202020 20202020 20202020     .               
   1cee0:	20202020 20202020 20202020 2e297d20                  }).
   1cef0:	6c6c6163 6e697728 2c776f64 202c6520     call(window, e, 
   1cf00:	0a0d2974 20202020 20202020 20202020     t)..            
   1cf10:	20202020 20202020 20202020 0a0d2c7d                 },..
   1cf20:	20202020 20202020 20202020 20202020                     
   1cf30:	20202020 20202020 636e6163 6e416c65             cancelAn
   1cf40:	74616d69 466e6f69 656d6172 7566203a     imationFrame: fu
   1cf50:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   1cf60:	20202020 20202020 20202020 20202020                     
   1cf70:	20202020 20202020 74657220 206e7275              return 
   1cf80:	6e697728 2e776f64 636e6163 6e416c65     (window.cancelAn
   1cf90:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   1cfa0:	636e7566 6e6f6974 20296528 200a0d7b     function(e) {.. 
   1cfb0:	20202020 20202020 20202020 20202020                     
   1cfc0:	20202020 20202020 20202020 63202020                    c
   1cfd0:	7261656c 656d6954 2874756f 0a0d2965     learTimeout(e)..
   1cfe0:	20202020 20202020 20202020 20202020                     
   1cff0:	20202020 20202020 20202020 632e297d                 }).c
   1d000:	286c6c61 646e6977 202c776f 0a0d2965     all(window, e)..
   1d010:	20202020 20202020 20202020 20202020                     
   1d020:	20202020 20202020 200a0d7d 20202020             }..     
   1d030:	20202020 20202020 20202020 7d202020                    }
   1d040:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   1d050:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   1d060:	736e6f69 7b203d20 20200a0d 20202020     ions = {..      
   1d070:	20202020 20202020 20202020 20202020                     
   1d080:	696c2020 6957656e 3a687464 0d2c3120       lineWidth: 1,.
   1d090:	2020200a 20202020 20202020 20202020     .               
   1d0a0:	20202020 20202020 72747320 53656b6f              strokeS
   1d0b0:	656c7974 2322203a 66666666 0d226666     tyle: "#ffffff".
   1d0c0:	2020200a 20202020 20202020 20202020     .               
   1d0d0:	20202020 202c7d20 72702e61 746f746f          }, a.protot
   1d0e0:	2e657079 54646461 53656d69 65697265     ype.addTimeSerie
   1d0f0:	203d2073 636e7566 6e6f6974 202c6528     s = function(e, 
   1d100:	7b202969 20200a0d 20202020 20202020     i) {..          
   1d110:	20202020 20202020 20202020 68742020                   th
   1d120:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   1d130:	0d7b2868 2020200a 20202020 20202020     h({..           
   1d140:	20202020 20202020 20202020 20202020                     
   1d150:	6d697420 72655365 3a736569 0d2c6520      timeSeries: e,.
   1d160:	2020200a 20202020 20202020 20202020     .               
   1d170:	20202020 20202020 20202020 74706f20                  opt
   1d180:	736e6f69 2e74203a 65747865 7b28646e     ions: t.extend({
   1d190:	61202c7d 6665642e 746c7561 69726553     }, a.defaultSeri
   1d1a0:	72507365 6e657365 69746174 704f6e6f     esPresentationOp
   1d1b0:	6e6f6974 69202c73 200a0d29 20202020     tions, i)..     
   1d1c0:	20202020 20202020 20202020 20202020                     
   1d1d0:	7d202020 65202c29 74706f2e 736e6f69        }), e.options
   1d1e0:	7365722e 6f427465 73646e75 20262620     .resetBounds && 
   1d1f0:	706f2e65 6e6f6974 65722e73 42746573     e.options.resetB
   1d200:	646e756f 746e4973 61767265 203e206c     oundsInterval > 
   1d210:	26262030 2e652820 65736572 756f4274     0 && (e.resetBou
   1d220:	5473646e 72656d69 3d206449 74657320     ndsTimerId = set
   1d230:	65746e49 6c617672 6e756628 6f697463     Interval(functio
   1d240:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1d250:	20202020 20202020 20202020 20202020                     
   1d260:	65202020 7365722e 6f427465 73646e75        e.resetBounds
   1d270:	0a0d2928 20202020 20202020 20202020     ()..            
   1d280:	20202020 20202020 20202020 65202c7d                 }, e
   1d290:	74706f2e 736e6f69 7365722e 6f427465     .options.resetBo
   1d2a0:	73646e75 65746e49 6c617672 0a0d2929     undsInterval))..
   1d2b0:	20202020 20202020 20202020 20202020                     
   1d2c0:	20202020 61202c7d 6f72702e 79746f74         }, a.prototy
   1d2d0:	722e6570 766f6d65 6d695465 72655365     pe.removeTimeSer
   1d2e0:	20736569 7566203d 6974636e 65286e6f     ies = function(e
   1d2f0:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1d300:	20202020 20202020 20202020 726f6620                  for
   1d310:	61762820 20742072 6874203d 732e7369      (var t = this.s
   1d320:	65697265 74655373 6e656c2e 2c687467     eriesSet.length,
   1d330:	3d206920 203b3020 203c2069 69203b74      i = 0; i < t; i
   1d340:	203d2b20 0a0d2931 20202020 20202020      += 1)..        
   1d350:	20202020 20202020 20202020 20202020                     
   1d360:	20202020 28206669 73696874 7265732e         if (this.ser
   1d370:	53736569 695b7465 69742e5d 6553656d     iesSet[i].timeSe
   1d380:	73656972 3d3d3d20 20296520 200a0d7b     ries === e) {.. 
   1d390:	20202020 20202020 20202020 20202020                     
   1d3a0:	20202020 20202020 20202020 74202020                    t
   1d3b0:	2e736968 69726573 65537365 70732e74     his.seriesSet.sp
   1d3c0:	6563696c 202c6928 0d3b2931 2020200a     lice(i, 1);..   
   1d3d0:	20202020 20202020 20202020 20202020                     
   1d3e0:	20202020 20202020 20202020 65726220                  bre
   1d3f0:	0a0d6b61 20202020 20202020 20202020     ak..            
   1d400:	20202020 20202020 20202020 20202020                     
   1d410:	200a0d7d 20202020 20202020 20202020     }..             
   1d420:	20202020 20202020 65202020 7365722e                e.res
   1d430:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   1d440:	63202626 7261656c 65746e49 6c617672     && clearInterval
   1d450:	722e6528 74657365 6e756f42 69547364     (e.resetBoundsTi
   1d460:	4972656d 0a0d2964 20202020 20202020     merId)..        
   1d470:	20202020 20202020 20202020 61202c7d                 }, a
   1d480:	6f72702e 79746f74 672e6570 69547465     .prototype.getTi
   1d490:	6553656d 73656972 6974704f 20736e6f     meSeriesOptions 
   1d4a0:	7566203d 6974636e 65286e6f 0d7b2029     = function(e) {.
   1d4b0:	2020200a 20202020 20202020 20202020     .               
   1d4c0:	20202020 20202020 726f6620 61762820              for (va
   1d4d0:	20742072 6874203d 732e7369 65697265     r t = this.serie
   1d4e0:	74655373 6e656c2e 2c687467 3d206920     sSet.length, i =
   1d4f0:	203b3020 203c2069 69203b74 203d2b20      0; i < t; i += 
   1d500:	0a0d2931 20202020 20202020 20202020     1)..            
   1d510:	20202020 20202020 20202020 20202020                     
   1d520:	28206669 73696874 7265732e 53736569     if (this.seriesS
   1d530:	695b7465 69742e5d 6553656d 73656972     et[i].timeSeries
   1d540:	3d3d3d20 20296520 75746572 74206e72      === e) return t
   1d550:	2e736968 69726573 65537365 5d695b74     his.seriesSet[i]
   1d560:	74706f2e 736e6f69 20200a0d 20202020     .options..      
   1d570:	20202020 20202020 20202020 2c7d2020                   },
   1d580:	702e6120 6f746f72 65707974 6972622e      a.prototype.bri
   1d590:	6f54676e 6e6f7246 203d2074 636e7566     ngToFront = func
   1d5a0:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1d5b0:	20202020 20202020 20202020 20202020                     
   1d5c0:	66202020 2820726f 20726176 203d2074        for (var t = 
   1d5d0:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   1d5e0:	74676e65 69202c68 30203d20 2069203b     ength, i = 0; i 
   1d5f0:	3b74203c 2b206920 2931203d 20200a0d     < t; i += 1)..  
   1d600:	20202020 20202020 20202020 20202020                     
   1d610:	20202020 20202020 66692020 68742820               if (th
   1d620:	732e7369 65697265 74655373 2e5d695b     is.seriesSet[i].
   1d630:	656d6974 69726553 3d207365 65203d3d     timeSeries === e
   1d640:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1d650:	20202020 20202020 20202020 20202020                     
   1d660:	20202020 72617620 3d206120 69687420          var a = thi
   1d670:	65732e73 73656972 2e746553 696c7073     s.seriesSet.spli
   1d680:	69286563 2931202c 200a0d3b 20202020     ce(i, 1);..     
   1d690:	20202020 20202020 20202020 20202020                     
   1d6a0:	20202020 20202020 74202020 2e736968                this.
   1d6b0:	69726573 65537365 75702e74 61286873     seriesSet.push(a
   1d6c0:	295d305b 200a0d3b 20202020 20202020     [0]);..         
   1d6d0:	20202020 20202020 20202020 20202020                     
   1d6e0:	20202020 62202020 6b616572 20200a0d            break..  
   1d6f0:	20202020 20202020 20202020 20202020                     
   1d700:	20202020 20202020 0d7d2020 2020200a               }..   
   1d710:	20202020 20202020 20202020 20202020                     
   1d720:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   1d730:	65727473 6f546d61 66203d20 74636e75     streamTo = funct
   1d740:	286e6f69 74202c65 0d7b2029 2020200a     ion(e, t) {..   
   1d750:	20202020 20202020 20202020 20202020                     
   1d760:	20202020 69687420 61632e73 7361766e          this.canvas
   1d770:	65203d20 6874202c 642e7369 79616c65      = e, this.delay
   1d780:	74203d20 6874202c 732e7369 74726174      = t, this.start
   1d790:	0a0d2928 20202020 20202020 20202020     ()..            
   1d7a0:	20202020 20202020 61202c7d 6f72702e             }, a.pro
   1d7b0:	79746f74 722e6570 7a697365 203d2065     totype.resize = 
   1d7c0:	636e7566 6e6f6974 7b202928 20200a0d     function() {..  
   1d7d0:	20202020 20202020 20202020 20202020                     
   1d7e0:	20202020 66692020 68742820 6f2e7369           if (this.o
   1d7f0:	6f697470 652e736e 6c62616e 69704465     ptions.enableDpi
   1d800:	6c616353 20676e69 77202626 6f646e69     Scaling && windo
   1d810:	26262077 21203120 77203d3d 6f646e69     w && 1 !== windo
   1d820:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   1d830:	20296f69 200a0d7b 20202020 20202020     io) {..         
   1d840:	20202020 20202020 20202020 20202020                     
   1d850:	76202020 65207261 77203d20 6f646e69        var e = windo
   1d860:	65642e77 65636976 65786950 7461526c     w.devicePixelRat
   1d870:	0d2c6f69 2020200a 20202020 20202020     io,..           
   1d880:	20202020 20202020 20202020 20202020                     
   1d890:	20202020 3d207420 72617020 6e496573          t = parseIn
   1d8a0:	68742874 632e7369 61766e61 65672e73     t(this.canvas.ge
   1d8b0:	74744174 75626972 22286574 74646977     tAttribute("widt
   1d8c0:	29292268 200a0d2c 20202020 20202020     h")),..         
   1d8d0:	20202020 20202020 20202020 20202020                     
   1d8e0:	20202020 69202020 70203d20 65737261            i = parse
   1d8f0:	28746e49 73696874 6e61632e 2e736176     Int(this.canvas.
   1d900:	41746567 69727474 65747562 65682228     getAttribute("he
   1d910:	74686769 3b292922 20200a0d 20202020     ight"));..      
   1d920:	20202020 20202020 20202020 20202020                     
   1d930:	20202020 68742020 6f2e7369 69676972           this.origi
   1d940:	576c616e 68746469 20262620 6874614d     nalWidth && Math
   1d950:	6f6c662e 7428726f 2e736968 6769726f     .floor(this.orig
   1d960:	6c616e69 74646957 202a2068 3d202965     inalWidth * e) =
   1d970:	74203d3d 207c7c20 69687428 726f2e73     == t || (this.or
   1d980:	6e696769 69576c61 20687464 2c74203d     iginalWidth = t,
   1d990:	69687420 61632e73 7361766e 7465732e      this.canvas.set
   1d9a0:	72747441 74756269 77222865 68746469     Attribute("width
   1d9b0:	4d202c22 2e687461 6f6f6c66 20742872     ", Math.floor(t 
   1d9c0:	2965202a 536f742e 6e697274 29292867     * e).toString())
   1d9d0:	6874202c 632e7369 61766e61 74732e73     , this.canvas.st
   1d9e0:	2e656c79 74646977 203d2068 202b2074     yle.width = t + 
   1d9f0:	22787022 6874202c 632e7369 61766e61     "px", this.canva
   1da00:	65672e73 6e6f4374 74786574 64322228     s.getContext("2d
   1da10:	732e2922 656c6163 202c6528 2c292965     ").scale(e, e)),
   1da20:	69687420 726f2e73 6e696769 65486c61      this.originalHe
   1da30:	74686769 20262620 6874614d 6f6c662e     ight && Math.flo
   1da40:	7428726f 2e736968 6769726f 6c616e69     or(this.original
   1da50:	67696548 2a207468 20296520 203d3d3d     Height * e) === 
   1da60:	7c7c2069 68742820 6f2e7369 69676972     i || (this.origi
   1da70:	486c616e 68676965 203d2074 74202c69     nalHeight = i, t
   1da80:	2e736968 766e6163 732e7361 74417465     his.canvas.setAt
   1da90:	62697274 28657475 69656822 22746867     tribute("height"
   1daa0:	614d202c 662e6874 726f6f6c 2a206928     , Math.floor(i *
   1dab0:	2e296520 74536f74 676e6972 2c292928      e).toString()),
   1dac0:	69687420 61632e73 7361766e 7974732e      this.canvas.sty
   1dad0:	682e656c 68676965 203d2074 202b2069     le.height = i + 
   1dae0:	22787022 6874202c 632e7369 61766e61     "px", this.canva
   1daf0:	65672e73 6e6f4374 74786574 64322228     s.getContext("2d
   1db00:	732e2922 656c6163 202c6528 0d292965     ").scale(e, e)).
   1db10:	2020200a 20202020 20202020 20202020     .               
   1db20:	20202020 20202020 0a0d7d20 20202020              }..    
   1db30:	20202020 20202020 20202020 20202020                     
   1db40:	61202c7d 6f72702e 79746f74 732e6570     }, a.prototype.s
   1db50:	74726174 66203d20 74636e75 286e6f69     tart = function(
   1db60:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1db70:	20202020 20202020 20202020 20666920                  if 
   1db80:	68742128 662e7369 656d6172 0d7b2029     (!this.frame) {.
   1db90:	2020200a 20202020 20202020 20202020     .               
   1dba0:	20202020 20202020 20202020 72617620                  var
   1dbb0:	3d206520 6e756620 6f697463 2029286e      e = function() 
   1dbc0:	200a0d7b 20202020 20202020 20202020     {..             
   1dbd0:	20202020 20202020 20202020 20202020                     
   1dbe0:	74202020 2e736968 6d617266 203d2065        this.frame = 
   1dbf0:	6e412e61 74616d69 6d6f4365 69746170     a.AnimateCompati
   1dc00:	696c6962 722e7974 65757165 6e417473     bility.requestAn
   1dc10:	74616d69 466e6f69 656d6172 6e756628     imationFrame(fun
   1dc20:	6f697463 2029286e 200a0d7b 20202020     ction() {..     
   1dc30:	20202020 20202020 20202020 20202020                     
   1dc40:	20202020 20202020 20202020 74202020                    t
   1dc50:	2e736968 646e6572 29287265 2865202c     his.render(), e(
   1dc60:	200a0d29 20202020 20202020 20202020     )..             
   1dc70:	20202020 20202020 20202020 20202020                     
   1dc80:	7d202020 6e69622e 68742864 29297369        }.bind(this))
   1dc90:	20200a0d 20202020 20202020 20202020     ..              
   1dca0:	20202020 20202020 20202020 2e7d2020                   }.
   1dcb0:	646e6962 69687428 0d3b2973 2020200a     bind(this);..   
   1dcc0:	20202020 20202020 20202020 20202020                     
   1dcd0:	20202020 20202020 29286520 20200a0d              e()..  
   1dce0:	20202020 20202020 20202020 20202020                     
   1dcf0:	20202020 0d7d2020 2020200a 20202020           }..       
   1dd00:	20202020 20202020 20202020 202c7d20                  }, 
   1dd10:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   1dd20:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   1dd30:	2020200a 20202020 20202020 20202020     .               
   1dd40:	20202020 20202020 69687420 72662e73              this.fr
   1dd50:	20656d61 28202626 6e412e61 74616d69     ame && (a.Animat
   1dd60:	6d6f4365 69746170 696c6962 632e7974     eCompatibility.c
   1dd70:	65636e61 696e416c 6974616d 72466e6f     ancelAnimationFr
   1dd80:	28656d61 73696874 6172662e 2c29656d     ame(this.frame),
   1dd90:	6c656420 20657465 73696874 6172662e      delete this.fra
   1dda0:	0d29656d 2020200a 20202020 20202020     me)..           
   1ddb0:	20202020 20202020 202c7d20 72702e61              }, a.pr
   1ddc0:	746f746f 2e657079 61647075 61566574     ototype.updateVa
   1ddd0:	5265756c 65676e61 66203d20 74636e75     lueRange = funct
   1dde0:	286e6f69 0d7b2029 2020200a 20202020     ion() {..       
   1ddf0:	20202020 20202020 20202020 20202020                     
   1de00:	726f6620 61762820 20652072 6874203d      for (var e = th
   1de10:	6f2e7369 6f697470 202c736e 203d2074     is.options, t = 
   1de20:	626d754e 4e2e7265 202c4e61 203d2069     Number.NaN, i = 
   1de30:	626d754e 4e2e7265 202c4e61 203d2061     Number.NaN, a = 
   1de40:	61203b30 74203c20 2e736968 69726573     0; a < this.seri
   1de50:	65537365 656c2e74 6874676e 2061203b     esSet.length; a 
   1de60:	31203d2b 0d7b2029 2020200a 20202020     += 1) {..       
   1de70:	20202020 20202020 20202020 20202020                     
   1de80:	20202020 72617620 3d207320 69687420          var s = thi
   1de90:	65732e73 73656972 5b746553 742e5d61     s.seriesSet[a].t
   1dea0:	53656d69 65697265 0a0d3b73 20202020     imeSeries;..    
   1deb0:	20202020 20202020 20202020 20202020                     
   1dec0:	20202020 20202020 614e7369 2e73284e             isNaN(s.
   1ded0:	5678616d 65756c61 7c7c2029 20742820     maxValue) || (t 
   1dee0:	7369203d 284e614e 3f202974 6d2e7320     = isNaN(t) ? s.m
   1def0:	61567861 2065756c 614d203a 6d2e6874     axValue : Math.m
   1df00:	74287861 2e73202c 5678616d 65756c61     ax(t, s.maxValue
   1df10:	202c2929 614e7369 2e73284e 566e696d     )), isNaN(s.minV
   1df20:	65756c61 7c7c2029 20692820 7369203d     alue) || (i = is
   1df30:	284e614e 3f202969 6d2e7320 61566e69     NaN(i) ? s.minVa
   1df40:	2065756c 614d203a 6d2e6874 69286e69     lue : Math.min(i
   1df50:	2e73202c 566e696d 65756c61 0a0d2929     , s.minValue))..
   1df60:	20202020 20202020 20202020 20202020                     
   1df70:	20202020 20202020 200a0d7d 20202020             }..     
   1df80:	20202020 20202020 20202020 20202020                     
   1df90:	69202020 6e282066 206c6c75 65203d21        if (null != e
   1dfa0:	78616d2e 756c6156 203f2065 203d2074     .maxValue ? t = 
   1dfb0:	616d2e65 6c615678 3a206575 2a207420     e.maxValue : t *
   1dfc0:	2e65203d 5678616d 65756c61 6c616353     = e.maxValueScal
   1dfd0:	6e202c65 206c6c75 65203d21 6e696d2e     e, null != e.min
   1dfe0:	756c6156 203f2065 203d2069 696d2e65     Value ? i = e.mi
   1dff0:	6c61566e 3a206575 2d206920 614d203d     nValue : i -= Ma
   1e000:	612e6874 69287362 65202a20 6e696d2e     th.abs(i * e.min
   1e010:	756c6156 61635365 2d20656c 2c296920     ValueScale - i),
   1e020:	69687420 706f2e73 6e6f6974 52792e73      this.options.yR
   1e030:	65676e61 636e7546 6e6f6974 0d7b2029     angeFunction) {.
   1e040:	2020200a 20202020 20202020 20202020     .               
   1e050:	20202020 20202020 20202020 72617620                  var
   1e060:	3d206e20 69687420 706f2e73 6e6f6974      n = this.option
   1e070:	52792e73 65676e61 636e7546 6e6f6974     s.yRangeFunction
   1e080:	0a0d7b28 20202020 20202020 20202020     ({..            
   1e090:	20202020 20202020 20202020 20202020                     
   1e0a0:	20202020 3a6e696d 0d2c6920 2020200a         min: i,..   
   1e0b0:	20202020 20202020 20202020 20202020                     
   1e0c0:	20202020 20202020 20202020 78616d20                  max
   1e0d0:	0d74203a 2020200a 20202020 20202020     : t..           
   1e0e0:	20202020 20202020 20202020 20202020                     
   1e0f0:	3b297d20 20200a0d 20202020 20202020      });..          
   1e100:	20202020 20202020 20202020 20202020                     
   1e110:	20692020 2e6e203d 2c6e696d 3d207420       i = n.min, t =
   1e120:	6d2e6e20 0a0d7861 20202020 20202020      n.max..        
   1e130:	20202020 20202020 20202020 20202020                     
   1e140:	200a0d7d 20202020 20202020 20202020     }..             
   1e150:	20202020 20202020 69202020 21282066                if (!
   1e160:	614e7369 2974284e 20262620 4e736921     isNaN(t) && !isN
   1e170:	69284e61 7b202929 20200a0d 20202020     aN(i)) {..      
   1e180:	20202020 20202020 20202020 20202020                     
   1e190:	20202020 61762020 20722072 2074203d           var r = t 
   1e1a0:	2069202d 6874202d 632e7369 65727275     - i - this.curre
   1e1b0:	6156746e 5265756c 65676e61 200a0d2c     ntValueRange,.. 
   1e1c0:	20202020 20202020 20202020 20202020                     
   1e1d0:	20202020 20202020 20202020 6c202020                    l
   1e1e0:	69203d20 74202d20 2e736968 72727563      = i - this.curr
   1e1f0:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   1e200:	2020200a 20202020 20202020 20202020     .               
   1e210:	20202020 20202020 20202020 69687420                  thi
   1e220:	73692e73 6d696e41 6e697461 61635367     s.isAnimatingSca
   1e230:	3d20656c 74614d20 62612e68 29722873     le = Math.abs(r)
   1e240:	2e203e20 7c7c2031 74614d20 62612e68      > .1 || Math.ab
   1e250:	296c2873 2e203e20 74202c31 2e736968     s(l) > .1, this.
   1e260:	72727563 56746e65 65756c61 676e6152     currentValueRang
   1e270:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   1e280:	6e696874 202a2067 74202c72 2e736968     thing * r, this.
   1e290:	72727563 56746e65 694d7369 6c61566e     currentVisMinVal
   1e2a0:	2b206575 2e65203d 6c616373 6f6d5365     ue += e.scaleSmo
   1e2b0:	6968746f 2a20676e 0a0d6c20 20202020     othing * l..    
   1e2c0:	20202020 20202020 20202020 20202020                     
   1e2d0:	20202020 200a0d7d 20202020 20202020         }..         
   1e2e0:	20202020 20202020 20202020 74202020                    t
   1e2f0:	2e736968 756c6176 6e615265 3d206567     his.valueRange =
   1e300:	0a0d7b20 20202020 20202020 20202020      {..            
   1e310:	20202020 20202020 20202020 20202020                     
   1e320:	3a6e696d 0d2c6920 2020200a 20202020     min: i,..       
   1e330:	20202020 20202020 20202020 20202020                     
   1e340:	20202020 78616d20 0d74203a 2020200a          max: t..   
   1e350:	20202020 20202020 20202020 20202020                     
   1e360:	20202020 0a0d7d20 20202020 20202020          }..        
   1e370:	20202020 20202020 20202020 61202c7d                 }, a
   1e380:	6f72702e 79746f74 722e6570 65646e65     .prototype.rende
   1e390:	203d2072 636e7566 6e6f6974 202c6528     r = function(e, 
   1e3a0:	7b202974 20200a0d 20202020 20202020     t) {..          
   1e3b0:	20202020 20202020 20202020 61762020                   va
   1e3c0:	20692072 6e28203d 44207765 29657461     r i = (new Date)
   1e3d0:	7465672e 656d6954 0d3b2928 2020200a     .getTime();..   
   1e3e0:	20202020 20202020 20202020 20202020                     
   1e3f0:	20202020 20666920 68742128 692e7369          if (!this.i
   1e400:	696e4173 6974616d 6353676e 29656c61     sAnimatingScale)
   1e410:	0a0d7b20 20202020 20202020 20202020      {..            
   1e420:	20202020 20202020 20202020 20202020                     
   1e430:	20726176 203d2061 6874614d 6e696d2e     var a = Math.min
   1e440:	33653128 36202f20 6874202c 6f2e7369     (1e3 / 6, this.o
   1e450:	6f697470 6d2e736e 696c6c69 72655073     ptions.millisPer
   1e460:	65786950 0d3b296c 2020200a 20202020     Pixel);..       
   1e470:	20202020 20202020 20202020 20202020                     
   1e480:	20202020 20666920 2d206928 69687420          if (i - thi
   1e490:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   1e4a0:	6c6c694d 3c207369 20296120 75746572     Millis < a) retu
   1e4b0:	0a0d6e72 20202020 20202020 20202020     rn..            
   1e4c0:	20202020 20202020 20202020 200a0d7d                 }.. 
   1e4d0:	20202020 20202020 20202020 20202020                     
   1e4e0:	20202020 74202020 2e736968 69736572            this.resi
   1e4f0:	2928657a 6874202c 6c2e7369 52747361     ze(), this.lastR
   1e500:	65646e65 6d695472 6c694d65 2073696c     enderTimeMillis 
   1e510:	2c69203d 3d206520 7c206520 6874207c     = i, e = e || th
   1e520:	632e7369 61766e61 74202c73 74203d20     is.canvas, t = t
   1e530:	207c7c20 202d2069 69687428 65642e73      || i - (this.de
   1e540:	2079616c 30207c7c 74202c29 203d2d20     lay || 0), t -= 
   1e550:	20252074 73696874 74706f2e 736e6f69     t % this.options
   1e560:	6c696d2e 5073696c 69507265 3b6c6578     .millisPerPixel;
   1e570:	20200a0d 20202020 20202020 20202020     ..              
   1e580:	20202020 20202020 61762020 20732072               var s 
   1e590:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   1e5a0:	29226432 200a0d2c 20202020 20202020     2d"),..         
   1e5b0:	20202020 20202020 20202020 20202020                     
   1e5c0:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   1e5d0:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   1e5e0:	20202020 20202020 20202020 20202020                     
   1e5f0:	20722020 0d7b203d 2020200a 20202020       r = {..       
   1e600:	20202020 20202020 20202020 20202020                     
   1e610:	20202020 20202020 706f7420 2c30203a              top: 0,
   1e620:	20200a0d 20202020 20202020 20202020     ..              
   1e630:	20202020 20202020 20202020 20202020                     
   1e640:	656c2020 203a7466 0a0d2c30 20202020       left: 0,..    
   1e650:	20202020 20202020 20202020 20202020                     
   1e660:	20202020 20202020 20202020 74646977                 widt
   1e670:	65203a68 696c632e 57746e65 68746469     h: e.clientWidth
   1e680:	200a0d2c 20202020 20202020 20202020     ,..             
   1e690:	20202020 20202020 20202020 20202020                     
   1e6a0:	68202020 68676965 65203a74 696c632e        height: e.cli
   1e6b0:	48746e65 68676965 200a0d74 20202020     entHeight..     
   1e6c0:	20202020 20202020 20202020 20202020                     
   1e6d0:	20202020 7d202020 200a0d2c 20202020            },..     
   1e6e0:	20202020 20202020 20202020 20202020                     
   1e6f0:	20202020 6c202020 74203d20 72202d20            l = t - r
   1e700:	6469772e 2a206874 6d2e6e20 696c6c69     .width * n.milli
   1e710:	72655073 65786950 0a0d2c6c 20202020     sPerPixel,..    
   1e720:	20202020 20202020 20202020 20202020                     
   1e730:	20202020 20202020 203d206f 636e7566             o = func
   1e740:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1e750:	20202020 20202020 20202020 20202020                     
   1e760:	20202020 20202020 76202020 74207261                var t
   1e770:	65203d20 74202d20 2e736968 72727563      = e - this.curr
   1e780:	56746e65 694d7369 6c61566e 0d3b6575     entVisMinValue;.
   1e790:	2020200a 20202020 20202020 20202020     .               
   1e7a0:	20202020 20202020 20202020 20202020                     
   1e7b0:	74657220 206e7275 3d3d2030 6874203d      return 0 === th
   1e7c0:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   1e7d0:	65676e61 72203f20 6965682e 20746867     ange ? r.height 
   1e7e0:	2e72203a 67696568 2d207468 74614d20     : r.height - Mat
   1e7f0:	6f722e68 28646e75 202f2074 73696874     h.round(t / this
   1e800:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   1e810:	2a206567 682e7220 68676965 0a0d2974     ge * r.height)..
   1e820:	20202020 20202020 20202020 20202020                     
   1e830:	20202020 20202020 20202020 69622e7d                 }.bi
   1e840:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   1e850:	20202020 20202020 20202020 20202020                     
   1e860:	20202020 68202020 66203d20 74636e75            h = funct
   1e870:	286e6f69 7b202965 20200a0d 20202020     ion(e) {..      
   1e880:	20202020 20202020 20202020 20202020                     
   1e890:	20202020 20202020 65722020 6e727574               return
   1e8a0:	732e6e20 6c6f7263 6361426c 7261776b      n.scrollBackwar
   1e8b0:	3f207364 74614d20 6f722e68 28646e75     ds ? Math.round(
   1e8c0:	2d207428 20296520 2e6e202f 6c6c696d     (t - e) / n.mill
   1e8d0:	65507369 78695072 20296c65 614d203a     isPerPixel) : Ma
   1e8e0:	722e6874 646e756f 772e7228 68746469     th.round(r.width
   1e8f0:	28202d20 202d2074 2f202965 6d2e6e20      - (t - e) / n.m
   1e900:	696c6c69 72655073 65786950 0a0d296c     illisPerPixel)..
   1e910:	20202020 20202020 20202020 20202020                     
   1e920:	20202020 20202020 20202020 0a0d3b7d                 };..
   1e930:	20202020 20202020 20202020 20202020                     
   1e940:	20202020 20202020 28206669 73696874             if (this
   1e950:	6470752e 56657461 65756c61 676e6152     .updateValueRang
   1e960:	2c292865 662e7320 20746e6f 2e6e203d     e(), s.font = n.
   1e970:	6562616c 662e736c 53746e6f 20657a69     labels.fontSize 
   1e980:	7022202b 20222078 2e6e202b 6562616c     + "px " + n.labe
   1e990:	662e736c 46746e6f 6c696d61 73202c79     ls.fontFamily, s
   1e9a0:	7661732e 2c292865 742e7320 736e6172     .save(), s.trans
   1e9b0:	6574616c 6c2e7228 2c746665 742e7220     late(r.left, r.t
   1e9c0:	2c29706f 622e7320 6e696765 68746150     op), s.beginPath
   1e9d0:	202c2928 65722e73 30287463 2c30202c     (), s.rect(0, 0,
   1e9e0:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   1e9f0:	2c297468 632e7320 2870696c 73202c29     ht), s.clip(), s
   1ea00:	7661732e 2c292865 662e7320 536c6c69     .save(), s.fillS
   1ea10:	656c7974 6e203d20 6972672e 69662e64     tyle = n.grid.fi
   1ea20:	74536c6c 2c656c79 632e7320 7261656c     llStyle, s.clear
   1ea30:	74636552 202c3028 72202c30 6469772e     Rect(0, 0, r.wid
   1ea40:	202c6874 65682e72 74686769 73202c29     th, r.height), s
   1ea50:	6c69662e 6365526c 2c302874 202c3020     .fillRect(0, 0, 
   1ea60:	69772e72 2c687464 682e7220 68676965     r.width, r.heigh
   1ea70:	202c2974 65722e73 726f7473 2c292865     t), s.restore(),
   1ea80:	732e7320 28657661 73202c29 6e696c2e      s.save(), s.lin
   1ea90:	64695765 3d206874 672e6e20 2e646972     eWidth = n.grid.
   1eaa0:	656e696c 74646957 73202c68 7274732e     lineWidth, s.str
   1eab0:	53656b6f 656c7974 6e203d20 6972672e     okeStyle = n.gri
   1eac0:	74732e64 656b6f72 6c797453 6e202c65     d.strokeStyle, n
   1ead0:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1eae0:	20656e69 2930203e 0a0d7b20 20202020     ine > 0) {..    
   1eaf0:	20202020 20202020 20202020 20202020                     
   1eb00:	20202020 20202020 65622e73 506e6967             s.beginP
   1eb10:	28687461 0a0d3b29 20202020 20202020     ath();..        
   1eb20:	20202020 20202020 20202020 20202020                     
   1eb30:	20202020 20726f66 72617628 3d206420         for (var d =
   1eb40:	2d207420 25207420 672e6e20 2e646972      t - t % n.grid.
   1eb50:	6c6c696d 65507369 6e694c72 64203b65     millisPerLine; d
   1eb60:	203d3e20 64203b6c 203d2d20 72672e6e      >= l; d -= n.gr
   1eb70:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1eb80:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1eb90:	20202020 20202020 20202020 20202020                     
   1eba0:	20202020 72617620 3d207520 64286820          var u = h(d
   1ebb0:	0a0d3b29 20202020 20202020 20202020     );..            
   1ebc0:	20202020 20202020 20202020 20202020                     
   1ebd0:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   1ebe0:	656e694c 26262073 20752820 2e203d2d     Lines && (u -= .
   1ebf0:	202c2935 6f6d2e73 6f546576 202c7528     5), s.moveTo(u, 
   1ec00:	202c2930 696c2e73 6f54656e 202c7528     0), s.lineTo(u, 
   1ec10:	65682e72 74686769 200a0d29 20202020     r.height)..     
   1ec20:	20202020 20202020 20202020 20202020                     
   1ec30:	20202020 7d202020 20200a0d 20202020            }..      
   1ec40:	20202020 20202020 20202020 20202020                     
   1ec50:	20202020 2e732020 6f727473 2928656b           s.stroke()
   1ec60:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   1ec70:	2020200a 20202020 20202020 20202020     .               
   1ec80:	20202020 20202020 0a0d7d20 20202020              }..    
   1ec90:	20202020 20202020 20202020 20202020                     
   1eca0:	20202020 20726f66 72617628 3d206d20         for (var m =
   1ecb0:	203b3120 203c206d 72672e6e 762e6469      1; m < n.grid.v
   1ecc0:	69747265 536c6163 69746365 3b736e6f     erticalSections;
   1ecd0:	2b206d20 2931203d 0a0d7b20 20202020      m += 1) {..    
   1ece0:	20202020 20202020 20202020 20202020                     
   1ecf0:	20202020 20202020 20726176 203d2063             var c = 
   1ed00:	6874614d 756f722e 6d28646e 72202a20     Math.round(m * r
   1ed10:	6965682e 20746867 2e6e202f 64697267     .height / n.grid
   1ed20:	7265762e 61636974 6365536c 6e6f6974     .verticalSection
   1ed30:	0d3b2973 2020200a 20202020 20202020     s);..           
   1ed40:	20202020 20202020 20202020 20202020                     
   1ed50:	672e6e20 2e646972 72616873 6e694c70      n.grid.sharpLin
   1ed60:	26207365 63282026 203d2d20 2c29352e     es && (c -= .5),
   1ed70:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   1ed80:	6f6d2e73 6f546576 202c3028 202c2963     s.moveTo(0, c), 
   1ed90:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   1eda0:	2963202c 2e73202c 6f727473 2928656b     , c), s.stroke()
   1edb0:	2e73202c 736f6c63 74615065 0d292868     , s.closePath().
   1edc0:	2020200a 20202020 20202020 20202020     .               
   1edd0:	20202020 20202020 0a0d7d20 20202020              }..    
   1ede0:	20202020 20202020 20202020 20202020                     
   1edf0:	20202020 28206669 72672e6e 622e6469         if (n.grid.b
   1ee00:	6564726f 73695672 656c6269 20262620     orderVisible && 
   1ee10:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   1ee20:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   1ee30:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   1ee40:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   1ee50:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   1ee60:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   1ee70:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   1ee80:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   1ee90:	0a0d2968 20202020 20202020 20202020     h)..            
   1eea0:	20202020 20202020 20202020 20202020                     
   1eeb0:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   1eec0:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   1eed0:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   1eee0:	31203d2b 0d7b2029 2020200a 20202020     += 1) {..       
   1eef0:	20202020 20202020 20202020 20202020                     
   1ef00:	20202020 20202020 72617620 3d206720              var g =
   1ef10:	682e6e20 7a69726f 61746e6f 6e694c6c      n.horizontalLin
   1ef20:	665b7365 0a0d2c5d 20202020 20202020     es[f],..        
   1ef30:	20202020 20202020 20202020 20202020                     
   1ef40:	20202020 20202020 20202020 203d2070                 p = 
   1ef50:	6874614d 756f722e 6f28646e 762e6728     Math.round(o(g.v
   1ef60:	65756c61 2d202929 3b352e20 20200a0d     alue)) - .5;..  
   1ef70:	20202020 20202020 20202020 20202020                     
   1ef80:	20202020 20202020 20202020 2e732020                   s.
   1ef90:	6f727473 7453656b 20656c79 2e67203d     strokeStyle = g.
   1efa0:	6f6c6f63 7c7c2072 66232220 66666666     color || "#fffff
   1efb0:	202c2266 696c2e73 6957656e 20687464     f", s.lineWidth 
   1efc0:	2e67203d 656e696c 74646957 7c7c2068     = g.lineWidth ||
   1efd0:	202c3120 65622e73 506e6967 28687461      1, s.beginPath(
   1efe0:	73202c29 766f6d2e 286f5465 70202c30     ), s.moveTo(0, p
   1eff0:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   1f000:	2c687464 2c297020 732e7320 6b6f7274     dth, p), s.strok
   1f010:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   1f020:	0a0d2928 20202020 20202020 20202020     ()..            
   1f030:	20202020 20202020 20202020 20202020                     
   1f040:	200a0d7d 20202020 20202020 20202020     }..             
   1f050:	20202020 20202020 66202020 2820726f                for (
   1f060:	20726176 203d2053 53203b30 74203c20     var S = 0; S < t
   1f070:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   1f080:	6874676e 2053203b 31203d2b 0d7b2029     ngth; S += 1) {.
   1f090:	2020200a 20202020 20202020 20202020     .               
   1f0a0:	20202020 20202020 20202020 732e7320                  s.s
   1f0b0:	28657661 0a0d3b29 20202020 20202020     ave();..        
   1f0c0:	20202020 20202020 20202020 20202020                     
   1f0d0:	20202020 20726176 203d2076 73696874         var v = this
   1f0e0:	7265732e 53736569 535b7465 69742e5d     .seriesSet[S].ti
   1f0f0:	6553656d 73656972 200a0d2c 20202020     meSeries,..     
   1f100:	20202020 20202020 20202020 20202020                     
   1f110:	20202020 20202020 77202020 76203d20                w = v
   1f120:	7461642e 0a0d2c61 20202020 20202020     .data,..        
   1f130:	20202020 20202020 20202020 20202020                     
   1f140:	20202020 20202020 203d2078 73696874             x = this
   1f150:	7265732e 53736569 535b7465 706f2e5d     .seriesSet[S].op
   1f160:	6e6f6974 0a0d3b73 20202020 20202020     tions;..        
   1f170:	20202020 20202020 20202020 20202020                     
   1f180:	20202020 72642e76 6c4f706f 74614464         v.dropOldDat
   1f190:	2c6c2861 6d2e6e20 61447861 65536174     a(l, n.maxDataSe
   1f1a0:	6e654c74 29687467 2e73202c 656e696c     tLength), s.line
   1f1b0:	74646957 203d2068 696c2e78 6957656e     Width = x.lineWi
   1f1c0:	2c687464 732e7320 6b6f7274 79745365     dth, s.strokeSty
   1f1d0:	3d20656c 732e7820 6b6f7274 79745365     le = x.strokeSty
   1f1e0:	202c656c 65622e73 506e6967 28687461     le, s.beginPath(
   1f1f0:	0a0d3b29 20202020 20202020 20202020     );..            
   1f200:	20202020 20202020 20202020 20202020                     
   1f210:	20726f66 72617628 3d207920 202c3020     for (var y = 0, 
   1f220:	203d2062 56202c30 30203d20 2054202c     b = 0, V = 0, T 
   1f230:	3b30203d 3c205420 6c2e7720 74676e65     = 0; T < w.lengt
   1f240:	26262068 21203120 77203d3d 6e656c2e     h && 1 !== w.len
   1f250:	3b687467 2b205420 2931203d 0a0d7b20     gth; T += 1) {..
   1f260:	20202020 20202020 20202020 20202020                     
   1f270:	20202020 20202020 20202020 20202020                     
   1f280:	20726176 203d204e 5b772868 305b5d54     var N = h(w[T][0
   1f290:	0d2c295d 2020200a 20202020 20202020     ]),..           
   1f2a0:	20202020 20202020 20202020 20202020                     
   1f2b0:	20202020 20202020 3d205020 77286f20              P = o(w
   1f2c0:	5b5d545b 3b295d31 20200a0d 20202020     [T][1]);..      
   1f2d0:	20202020 20202020 20202020 20202020                     
   1f2e0:	20202020 20202020 66692020 20302820               if (0 
   1f2f0:	203d3d3d 79202954 4e203d20 2e73202c     === T) y = N, s.
   1f300:	65766f6d 4e286f54 2950202c 200a0d3b     moveTo(N, P);.. 
   1f310:	20202020 20202020 20202020 20202020                     
   1f320:	20202020 20202020 20202020 65202020                    e
   1f330:	2065736c 74697773 28206863 6e692e6e     lse switch (n.in
   1f340:	70726574 74616c6f 296e6f69 0a0d7b20     terpolation) {..
   1f350:	20202020 20202020 20202020 20202020                     
   1f360:	20202020 20202020 20202020 20202020                     
   1f370:	20202020 65736163 696c2220 7261656e         case "linear
   1f380:	0a0d3a22 20202020 20202020 20202020     ":..            
   1f390:	20202020 20202020 20202020 20202020                     
   1f3a0:	20202020 20202020 65736163 696c2220             case "li
   1f3b0:	3a22656e 20200a0d 20202020 20202020     ne":..          
   1f3c0:	20202020 20202020 20202020 20202020                     
   1f3d0:	20202020 20202020 20202020 2e732020                   s.
   1f3e0:	656e696c 4e286f54 2950202c 200a0d3b     lineTo(N, P);.. 
   1f3f0:	20202020 20202020 20202020 20202020                     
   1f400:	20202020 20202020 20202020 20202020                     
   1f410:	20202020 62202020 6b616572 200a0d3b            break;.. 
   1f420:	20202020 20202020 20202020 20202020                     
   1f430:	20202020 20202020 20202020 20202020                     
   1f440:	63202020 20657361 7a656222 22726569        case "bezier"
   1f450:	200a0d3a 20202020 20202020 20202020     :..             
   1f460:	20202020 20202020 20202020 20202020                     
   1f470:	20202020 64202020 75616665 0d3a746c            default:.
   1f480:	2020200a 20202020 20202020 20202020     .               
   1f490:	20202020 20202020 20202020 20202020                     
   1f4a0:	20202020 20202020 622e7320 65697a65              s.bezie
   1f4b0:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   1f4c0:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   1f4d0:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   1f4e0:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   1f4f0:	2950202c 200a0d3b 20202020 20202020     , P);..         
   1f500:	20202020 20202020 20202020 20202020                     
   1f510:	20202020 20202020 20202020 62202020                    b
   1f520:	6b616572 200a0d3b 20202020 20202020     reak;..         
   1f530:	20202020 20202020 20202020 20202020                     
   1f540:	20202020 20202020 63202020 20657361                case 
   1f550:	65747322 0d3a2270 2020200a 20202020     "step":..       
   1f560:	20202020 20202020 20202020 20202020                     
   1f570:	20202020 20202020 20202020 20202020                     
   1f580:	6c2e7320 54656e69 2c4e286f 2c295620      s.lineTo(N, V),
   1f590:	6c2e7320 54656e69 2c4e286f 0d295020      s.lineTo(N, P).
   1f5a0:	2020200a 20202020 20202020 20202020     .               
   1f5b0:	20202020 20202020 20202020 20202020                     
   1f5c0:	0a0d7d20 20202020 20202020 20202020      }..            
   1f5d0:	20202020 20202020 20202020 20202020                     
   1f5e0:	20202020 203d2062 56202c4e 50203d20         b = N, V = P
   1f5f0:	20200a0d 20202020 20202020 20202020     ..              
   1f600:	20202020 20202020 20202020 0d7d2020                   }.
   1f610:	2020200a 20202020 20202020 20202020     .               
   1f620:	20202020 20202020 20202020 6c2e7720                  w.l
   1f630:	74676e65 203e2068 26262031 2e782820     ength > 1 && (x.
   1f640:	6c6c6966 6c797453 26262065 2e732820     fillStyle && (s.
   1f650:	656e696c 72286f54 6469772e 2b206874     lineTo(r.width +
   1f660:	6c2e7820 57656e69 68746469 31202b20      x.lineWidth + 1
   1f670:	2956202c 2e73202c 656e696c 72286f54     , V), s.lineTo(r
   1f680:	6469772e 2b206874 6c2e7820 57656e69     .width + x.lineW
   1f690:	68746469 31202b20 2e72202c 67696568     idth + 1, r.heig
   1f6a0:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   1f6b0:	31202b20 73202c29 6e696c2e 286f5465      + 1), s.lineTo(
   1f6c0:	72202c79 6965682e 20746867 2e78202b     y, r.height + x.
   1f6d0:	656e696c 74646957 202c2968 69662e73     lineWidth), s.fi
   1f6e0:	74536c6c 20656c79 2e78203d 6c6c6966     llStyle = x.fill
   1f6f0:	6c797453 73202c65 6c69662e 2929286c     Style, s.fill())
   1f700:	2e78202c 6f727473 7453656b 20656c79     , x.strokeStyle 
   1f710:	22202626 656e6f6e 3d212022 2e78203d     && "none" !== x.
   1f720:	6f727473 7453656b 20656c79 73202626     strokeStyle && s
   1f730:	7274732e 28656b6f 73202c29 6f6c632e     .stroke(), s.clo
   1f740:	61506573 29286874 73202c29 7365722e     sePath()), s.res
   1f750:	65726f74 0a0d2928 20202020 20202020     tore()..        
   1f760:	20202020 20202020 20202020 20202020                     
   1f770:	200a0d7d 20202020 20202020 20202020     }..             
   1f780:	20202020 20202020 69202020 21282066                if (!
   1f790:	616c2e6e 736c6562 7369642e 656c6261     n.labels.disable
   1f7a0:	26262064 73692120 284e614e 73696874     d && !isNaN(this
   1f7b0:	6c61762e 61526575 2e65676e 296e696d     .valueRange.min)
   1f7c0:	20262620 4e736921 74284e61 2e736968      && !isNaN(this.
   1f7d0:	756c6176 6e615265 6d2e6567 29297861     valueRange.max))
   1f7e0:	0a0d7b20 20202020 20202020 20202020      {..            
   1f7f0:	20202020 20202020 20202020 20202020                     
   1f800:	20726176 203d204d 4d792e6e 6f467861     var M = n.yMaxFo
   1f810:	74616d72 28726574 73696874 6c61762e     rmatter(this.val
   1f820:	61526575 2e65676e 2c78616d 6c2e6e20     ueRange.max, n.l
   1f830:	6c656261 72702e73 73696365 296e6f69     abels.precision)
   1f840:	200a0d2c 20202020 20202020 20202020     ,..             
   1f850:	20202020 20202020 20202020 20202020                     
   1f860:	6b202020 6e203d20 694d792e 726f466e        k = n.yMinFor
   1f870:	7474616d 74287265 2e736968 756c6176     matter(this.valu
   1f880:	6e615265 6d2e6567 202c6e69 616c2e6e     eRange.min, n.la
   1f890:	736c6562 6572702e 69736963 2c296e6f     bels.precision),
   1f8a0:	20200a0d 20202020 20202020 20202020     ..              
   1f8b0:	20202020 20202020 20202020 20202020                     
   1f8c0:	20462020 2e6e203d 6f726373 61426c6c       F = n.scrollBa
   1f8d0:	61776b63 20736472 2030203f 2e72203a     ckwards ? 0 : r.
   1f8e0:	74646977 202d2068 656d2e73 72757361     width - s.measur
   1f8f0:	78655465 294d2874 6469772e 2d206874     eText(M).width -
   1f900:	0d2c3220 2020200a 20202020 20202020      2,..           
   1f910:	20202020 20202020 20202020 20202020                     
   1f920:	20202020 3d205220 732e6e20 6c6f7263          R = n.scrol
   1f930:	6361426c 7261776b 3f207364 3a203020     lBackwards ? 0 :
   1f940:	772e7220 68746469 73202d20 61656d2e      r.width - s.mea
   1f950:	65727573 74786554 2e296b28 74646977     sureText(k).widt
   1f960:	202d2068 0a0d3b32 20202020 20202020     h - 2;..        
   1f970:	20202020 20202020 20202020 20202020                     
   1f980:	20202020 69662e73 74536c6c 20656c79         s.fillStyle 
   1f990:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   1f9a0:	656c7974 2e73202c 6c6c6966 74786554     tyle, s.fillText
   1f9b0:	202c4d28 6e202c46 62616c2e 2e736c65     (M, F, n.labels.
   1f9c0:	746e6f66 657a6953 73202c29 6c69662e     fontSize), s.fil
   1f9d0:	7865546c 2c6b2874 202c5220 65682e72     lText(k, R, r.he
   1f9e0:	74686769 32202d20 200a0d29 20202020     ight - 2)..     
   1f9f0:	20202020 20202020 20202020 20202020                     
   1fa00:	7d202020 20200a0d 20202020 20202020        }..          
   1fa10:	20202020 20202020 20202020 66692020                   if
   1fa20:	2e6e2820 656d6974 6d617473 726f4670      (n.timestampFor
   1fa30:	7474616d 26207265 2e6e2026 64697267     matter && n.grid
   1fa40:	6c696d2e 5073696c 694c7265 3e20656e     .millisPerLine >
   1fa50:	20293020 200a0d7b 20202020 20202020      0) {..         
   1fa60:	20202020 20202020 20202020 20202020                     
   1fa70:	76202020 41207261 6e203d20 7263732e        var A = n.scr
   1fa80:	426c6c6f 776b6361 73647261 73203f20     ollBackwards ? s
   1fa90:	61656d2e 65727573 74786554 2e296b28     .measureText(k).
   1faa0:	74646977 203a2068 69772e72 20687464     width : r.width 
   1fab0:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   1fac0:	772e296b 68746469 34202b20 200a0d3b     k).width + 4;.. 
   1fad0:	20202020 20202020 20202020 20202020                     
   1fae0:	20202020 20202020 66202020 2820726f                for (
   1faf0:	203d2064 202d2074 20252074 72672e6e     d = t - t % n.gr
   1fb00:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   1fb10:	2064203b 6c203d3e 2064203b 6e203d2d     ; d >= l; d -= n
   1fb20:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   1fb30:	29656e69 0a0d7b20 20202020 20202020     ine) {..        
   1fb40:	20202020 20202020 20202020 20202020                     
   1fb50:	20202020 20202020 203d2075 29642868             u = h(d)
   1fb60:	200a0d3b 20202020 20202020 20202020     ;..             
   1fb70:	20202020 20202020 20202020 20202020                     
   1fb80:	69202020 21282066 63732e6e 6c6c6f72        if (!n.scroll
   1fb90:	6b636142 64726177 26262073 3c207520     Backwards && u <
   1fba0:	7c204120 2e6e207c 6f726373 61426c6c      A || n.scrollBa
   1fbb0:	61776b63 20736472 75202626 41203e20     ckwards && u > A
   1fbc0:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1fbd0:	20202020 20202020 20202020 20202020                     
   1fbe0:	20202020 20202020 72617620 3d204220              var B =
   1fbf0:	77656e20 74614420 29642865 200a0d2c      new Date(d),.. 
   1fc00:	20202020 20202020 20202020 20202020                     
   1fc10:	20202020 20202020 20202020 20202020                     
   1fc20:	20202020 4c202020 6e203d20 6d69742e            L = n.tim
   1fc30:	61747365 6f46706d 74616d72 28726574     estampFormatter(
   1fc40:	0d2c2942 2020200a 20202020 20202020     B),..           
   1fc50:	20202020 20202020 20202020 20202020                     
   1fc60:	20202020 20202020 20202020 3d205720                  W =
   1fc70:	6d2e7320 75736165 65546572 4c287478      s.measureText(L
   1fc80:	69772e29 3b687464 20200a0d 20202020     ).width;..      
   1fc90:	20202020 20202020 20202020 20202020                     
   1fca0:	20202020 20202020 20202020 20412020                   A 
   1fcb0:	2e6e203d 6f726373 61426c6c 61776b63     = n.scrollBackwa
   1fcc0:	20736472 2075203f 2057202b 2032202b     rds ? u + W + 2 
   1fcd0:	2075203a 2057202d 2c32202d 662e7320     : u - W - 2, s.f
   1fce0:	536c6c69 656c7974 6e203d20 62616c2e     illStyle = n.lab
   1fcf0:	2e736c65 6c6c6966 6c797453 6e202c65     els.fillStyle, n
   1fd00:	7263732e 426c6c6f 776b6361 73647261     .scrollBackwards
   1fd10:	73203f20 6c69662e 7865546c 2c4c2874      ? s.fillText(L,
   1fd20:	202c7520 65682e72 74686769 32202d20      u, r.height - 2
   1fd30:	203a2029 69662e73 65546c6c 4c287478     ) : s.fillText(L
   1fd40:	2075202c 2c57202d 682e7220 68676965     , u - W, r.heigh
   1fd50:	202d2074 0a0d2932 20202020 20202020     t - 2)..        
   1fd60:	20202020 20202020 20202020 20202020                     
   1fd70:	20202020 20202020 200a0d7d 20202020             }..     
   1fd80:	20202020 20202020 20202020 20202020                     
   1fd90:	20202020 7d202020 20200a0d 20202020            }..      
   1fda0:	20202020 20202020 20202020 20202020                     
   1fdb0:	0d7d2020 2020200a 20202020 20202020       }..           
   1fdc0:	20202020 20202020 20202020 722e7320                  s.r
   1fdd0:	6f747365 29286572 20200a0d 20202020     estore()..      
   1fde0:	20202020 20202020 20202020 2c7d2020                   },
   1fdf0:	742e6120 46656d69 616d726f 72657474      a.timeFormatter
   1fe00:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   1fe10:	20200a0d 20202020 20202020 20202020     ..              
   1fe20:	20202020 20202020 75662020 6974636e               functi
   1fe30:	74206e6f 20296528 200a0d7b 20202020     on t(e) {..     
   1fe40:	20202020 20202020 20202020 20202020                     
   1fe50:	20202020 72202020 72757465 6528206e            return (e
   1fe60:	31203c20 203f2030 20223022 2222203a      < 10 ? "0" : ""
   1fe70:	202b2029 200a0d65 20202020 20202020     ) + e..         
   1fe80:	20202020 20202020 20202020 7d202020                    }
   1fe90:	20200a0d 20202020 20202020 20202020     ..              
   1fea0:	20202020 20202020 65722020 6e727574               return
   1feb0:	65287420 7465672e 72756f48 29292873      t(e.getHours())
   1fec0:	22202b20 2b20223a 65287420 7465672e      + ":" + t(e.get
   1fed0:	756e694d 28736574 2b202929 223a2220     Minutes()) + ":"
   1fee0:	74202b20 672e6528 65537465 646e6f63      + t(e.getSecond
   1fef0:	29292873 20200a0d 20202020 20202020     s())..          
   1ff00:	20202020 20202020 2c7d2020 542e6520               }, e.T
   1ff10:	53656d69 65697265 203d2073 65202c69     imeSeries = i, e
   1ff20:	6f6d532e 6968746f 61684365 3d207472     .SmoothieChart =
   1ff30:	0a0d6120 20202020 20202020 20202020      a..            
   1ff40:	20202020 7522287d 6665646e 64656e69         }("undefined
   1ff50:	3d3d2022 70797420 20666f65 6f707865     " == typeof expo
   1ff60:	20737472 6874203f 3a207369 70786520     rts ? this : exp
   1ff70:	7374726f 0a0d3b29 20200a0d 20202020     orts);....      
   1ff80:	20202020 20202020 61762020 6d732072               var sm
   1ff90:	68746f6f 3d206569 77656e20 6f6d5320     oothie = new Smo
   1ffa0:	6968746f 61684365 29287472 200a0d3b     othieChart();.. 
   1ffb0:	20202020 20202020 20202020 73202020                    s
   1ffc0:	746f6f6d 2e656968 65727473 6f546d61     moothie.streamTo
   1ffd0:	636f6428 6e656d75 65672e74 656c4574     (document.getEle
   1ffe0:	746e656d 64497942 68632228 43747261     mentById("chartC
   1fff0:	61766e61 29292273 200a0d3b 20202020     anvas"));..     
   20000:	20202020 20202020 76202020 6c207261                var l
   20010:	31656e69 6e203d20 54207765 53656d69     ine1 = new TimeS
   20020:	65697265 3b292873 20200a0d 20202020     eries();..      
   20030:	20202020 20202020 65732020 746e4974               setInt
   20040:	61767265 7566286c 6974636e 29286e6f     erval(function()
   20050:	0a0d7b20 20202020 20202020 20202020      {..            
   20060:	20202020 20202020 656e696c 70612e31             line1.ap
   20070:	646e6570 77656e28 74614420 2e292865     pend(new Date().
   20080:	54746567 28656d69 4d202c29 2e687461     getTime(), Math.
   20090:	646e6172 29286d6f 0a0d3b29 20202020     random());..    
   200a0:	20202020 20202020 20202020 31202c7d                 }, 1
   200b0:	29303030 200a0d3b 20202020 20202020     000);..         
   200c0:	20202020 73202020 746f6f6d 2e656968            smoothie.
   200d0:	54646461 53656d69 65697265 696c2873     addTimeSeries(li
   200e0:	2931656e 200a0d3b 20202020 20202020     ne1);..         
   200f0:	3c202020 7263732f 3e747069 0a0d0a0d        </script>....
   20100:	6f622f3c 0d3e7964 3c0a0d0a 6d74682f     </body>....</htm
   20110:	00003e6c                                l>..

00020114 <data_io_shtml>:
   20114:	2e6f692f 6d746873 213c006c 54434f44     /io.shtml.<!DOCT
   20124:	20455059 4c4d5448 42555020 2043494c     YPE HTML PUBLIC 
   20134:	2f2f2d22 2f433357 4454442f 4d544820     "-//W3C//DTD HTM
   20144:	2e34204c 54203130 736e6172 6f697469     L 4.01 Transitio
   20154:	2f6c616e 224e452f 74682220 2f3a7074     nal//EN" "http:/
   20164:	7777772f 2e33772e 2f67726f 682f5254     /www.w3.org/TR/h
   20174:	346c6d74 6f6f6c2f 642e6573 3e226474     tml4/loose.dtd">
   20184:	683c0a0d 3e6c6d74 20200a0d 6165683c     ..<html>..  <hea
   20194:	0a0d3e64 20202020 7469743c 463e656c     d>..    <title>F
   201a4:	52656572 2e534f54 2067726f 20504975     reeRTOS.org uIP 
   201b4:	20424557 76726573 64207265 3c6f6d65     WEB server demo<
   201c4:	7469742f 0d3e656c 3c20200a 6165682f     /title>..  </hea
   201d4:	0a0d3e64 423c2020 3e59444f 663c0a0d     d>..  <BODY>..<f
   201e4:	20746e6f 65636166 7261223d 226c6169     ont face="arial"
   201f4:	3c0a0d3e 72682061 223d6665 65646e69     >..<a href="inde
   20204:	68732e78 226c6d74 7361543e 7453206b     x.shtml">Task St
   20214:	3c737461 203e612f 7c3e623c 3e622f3c     ats</a> <b>|</b>
   20224:	20613c20 66657268 7572223d 6d69746e      <a href="runtim
   20234:	68732e65 226c6d74 6e75523e 6d695420     e.shtml">Run Tim
   20244:	74532065 3c737461 203e612f 7c3e623c     e Stats</a> <b>|
   20254:	3e622f3c 20613c20 66657268 7473223d     </b> <a href="st
   20264:	2e737461 6d746873 543e226c 53205043     ats.shtml">TCP S
   20274:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   20284:	613c203e 65726820 74223d66 732e7063     > <a href="tcp.s
   20294:	6c6d7468 6f433e22 63656e6e 6e6f6974     html">Connection
   202a4:	612f3c73 623c203e 2f3c7c3e 3c203e62     s</a> <b>|</b> <
   202b4:	72682061 223d6665 70747468 772f2f3a     a href="http://w
   202c4:	662e7777 72656572 2e736f74 2f67726f     ww.freertos.org/
   202d4:	72463e22 54526565 4820534f 70656d6f     ">FreeRTOS Homep
   202e4:	3c656761 203e612f 7c3e623c 3e622f3c     age</a> <b>|</b>
   202f4:	20613c20 66657268 6f69223d 7468732e      <a href="io.sht
   20304:	3e226c6d 2f3c4f49 3c203e61 3c7c3e62     ml">IO</a> <b>|<
   20314:	203e622f 6820613c 3d666572 676f6c22     /b> <a href="log
   20324:	706a2e6f 333e2267 6a204b37 2f3c6770     o.jpg">37K jpg</
   20334:	0a0d3e61 3e72623c 0d3e703c 72683c0a     a>..<br><p>..<hr
   20344:	3c0a0d3e 454c3e62 6e612044 434c2064     >..<b>LED and LC
   20354:	4f492044 3e622f3c 3e72623c 0a0d0a0d     D IO</b><br>....
   20364:	0d3e703c 550a0d0a 74206573 63206568     <p>....Use the c
   20374:	6b636568 786f6220 206f7420 6e727574     heck box to turn
   20384:	206e6f20 6f20726f 4c206666 34204445      on or off LED 4
   20394:	6874202c 63206e65 6b63696c 70552220     , then click "Up
   203a4:	65746164 224f4920 0d0a0d2e 3c0a0d0a     date IO".......<
   203b4:	0a0d3e70 726f663c 616e206d 223d656d     p>..<form name="
   203c4:	726f4661 6120226d 6f697463 2f223d6e     aForm" action="/
   203d4:	732e6f69 6c6d7468 656d2022 646f6874     io.shtml" method
   203e4:	6567223d 0d3e2274 2021250a 2d64656c     ="get">..%! led-
   203f4:	0a0d6f69 0d3e703c 6e693c0a 20747570     io..<p>..<input 
   20404:	65707974 7573223d 74696d62 61762022     type="submit" va
   20414:	3d65756c 64705522 20657461 3e224f49     lue="Update IO">
   20424:	2f3c0a0d 6d726f66 3c0a0d3e 3c3e7262     ..</form>..<br><
   20434:	0a0d3e70 6f662f3c 0d3e746e 622f3c0a     p>..</font>..</b
   20444:	3e79646f 2f3c0a0d 6c6d7468 0d0a0d3e     ody>..</html>...
   20454:	0000000a                                ....

00020458 <data_runtime_shtml>:
   20458:	6e75722f 656d6974 7468732e 3c006c6d     /runtime.shtml.<
   20468:	434f4421 45505954 4d544820 5550204c     !DOCTYPE HTML PU
   20478:	43494c42 2f2d2220 4333572f 54442f2f     BLIC "-//W3C//DT
   20488:	54482044 34204c4d 2031302e 6e617254     D HTML 4.01 Tran
   20498:	69746973 6c616e6f 4e452f2f 68222022     sitional//EN" "h
   204a8:	3a707474 77772f2f 33772e77 67726f2e     ttp://www.w3.org
   204b8:	2f52542f 6c6d7468 6f6c2f34 2e65736f     /TR/html4/loose.
   204c8:	22647464 3c0a0d3e 6c6d7468 200a0d3e     dtd">..<html>.. 
   204d8:	65683c20 0d3e6461 2020200a 69743c20      <head>..    <ti
   204e8:	3e656c74 65657246 534f5452 67726f2e     tle>FreeRTOS.org
   204f8:	50497520 42455720 72657320 20726576      uIP WEB server 
   20508:	6f6d6564 69742f3c 3e656c74 20200a0d     demo</title>..  
   20518:	65682f3c 0d3e6461 3c20200a 59444f42     </head>..  <BODY
   20528:	4c6e6f20 3d64616f 6e697722 2e776f64      onLoad="window.
   20538:	54746573 6f656d69 26287475 746f7571     setTimeout(&quot
   20548:	636f6c3b 6f697461 72682e6e 273d6665     ;location.href='
   20558:	746e7572 2e656d69 6d746873 7126276c     runtime.shtml'&q
   20568:	3b746f75 3030322c 3e222930 663c0a0d     uot;,2000)">..<f
   20578:	20746e6f 65636166 7261223d 226c6169     ont face="arial"
   20588:	3c0a0d3e 72682061 223d6665 65646e69     >..<a href="inde
   20598:	68732e78 226c6d74 7361543e 7453206b     x.shtml">Task St
   205a8:	3c737461 203e612f 7c3e623c 3e622f3c     ats</a> <b>|</b>
   205b8:	20613c20 66657268 7572223d 6d69746e      <a href="runtim
   205c8:	68732e65 226c6d74 6e75523e 6d695420     e.shtml">Run Tim
   205d8:	74532065 3c737461 203e612f 7c3e623c     e Stats</a> <b>|
   205e8:	3e622f3c 20613c20 66657268 7473223d     </b> <a href="st
   205f8:	2e737461 6d746873 543e226c 53205043     ats.shtml">TCP S
   20608:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   20618:	613c203e 65726820 74223d66 732e7063     > <a href="tcp.s
   20628:	6c6d7468 6f433e22 63656e6e 6e6f6974     html">Connection
   20638:	612f3c73 623c203e 2f3c7c3e 3c203e62     s</a> <b>|</b> <
   20648:	72682061 223d6665 70747468 772f2f3a     a href="http://w
   20658:	662e7777 72656572 2e736f74 2f67726f     ww.freertos.org/
   20668:	72463e22 54526565 4820534f 70656d6f     ">FreeRTOS Homep
   20678:	3c656761 203e612f 7c3e623c 3e622f3c     age</a> <b>|</b>
   20688:	20613c20 66657268 6f69223d 7468732e      <a href="io.sht
   20698:	3e226c6d 2f3c4f49 3c203e61 3c7c3e62     ml">IO</a> <b>|<
   206a8:	203e622f 6820613c 3d666572 676f6c22     /b> <a href="log
   206b8:	706a2e6f 333e2267 6a204b37 2f3c6770     o.jpg">37K jpg</
   206c8:	0a0d3e61 3e72623c 0d3e703c 72683c0a     a>..<br><p>..<hr
   206d8:	3c0a0d3e 3c3e7262 0a0d3e70 3e32683c     >..<br><p>..<h2>
   206e8:	2d6e7552 656d6974 61747320 74736974     Run-time statist
   206f8:	3c736369 3e32682f 61500a0d 77206567     ics</h2>..Page w
   20708:	206c6c69 72666572 20687365 72657665     ill refresh ever
   20718:	20322079 6f636573 2e73646e 0d3e703c     y 2 seconds.<p>.
   20728:	6f663c0a 6620746e 3d656361 756f6322     .<font face="cou
   20738:	72656972 703c3e22 543e6572 206b7361     rier"><pre>Task 
   20748:	20202020 20202020 41202020 54207362                Abs T
   20758:	20656d69 20202020 54202520 3c656d69     ime      % Time<
   20768:	2a3e7262 2a2a2a2a 2a2a2a2a 2a2a2a2a     br>*************
   20778:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   20788:	2a2a2a2a 2a2a2a2a 3c2a2a2a 0d3e7262     ***********<br>.
   20798:	2021250a 2d6e7572 656d6974 2f3c0a0d     .%! run-time..</
   207a8:	3e657270 6f662f3c 0d3e746e 662f3c0a     pre></font>..</f
   207b8:	3e746e6f 2f3c0a0d 79646f62 3c0a0d3e     ont>..</body>..<
   207c8:	6d74682f 0a0d3e6c 00000a0d              /html>......

000207d4 <data_smoothie_min_js>:
   207d4:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   207e4:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   207f4:	72617620 3d207420 65207b20 6e657478      var t = { exten
   20804:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   20814:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   20824:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   20834:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   20844:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   20854:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   20864:	2020200a 20202020 20202020 20202020     .               
   20874:	726f6620 61762820 20692072 61206e69      for (var i in a
   20884:	6d756772 73746e65 295d655b 67726120     rguments[e]) arg
   20894:	6e656d75 655b7374 61682e5d 6e774f73     uments[e].hasOwn
   208a4:	706f7250 79747265 20296928 28202626     Property(i) && (
   208b4:	6a626f22 22746365 203d3d20 65707974     "object" == type
   208c4:	6120666f 6d756772 73746e65 5b5d655b     of arguments[e][
   208d4:	3f205d69 67726120 6e656d75 655b7374     i] ? arguments[e
   208e4:	5d695b5d 736e6920 636e6174 20666f65     ][i] instanceof 
   208f4:	61727241 203f2079 75677261 746e656d     Array ? argument
   20904:	5d305b73 205d695b 7261203d 656d7567     s[0][i] = argume
   20914:	5b73746e 695b5d65 203a205d 75677261     nts[e][i] : argu
   20924:	746e656d 5d305b73 205d695b 2e74203d     ments[0][i] = t.
   20934:	65747865 6128646e 6d756772 73746e65     extend(arguments
   20944:	5b5d305b 202c5d69 75677261 746e656d     [0][i], argument
   20954:	5d655b73 295d695b 61203a20 6d756772     s[e][i]) : argum
   20964:	73746e65 5b5d305b 3d205d69 67726120     ents[0][i] = arg
   20974:	6e656d75 655b7374 5d695b5d 72203b29     uments[e][i]); r
   20984:	72757465 7261206e 656d7567 5b73746e     eturn arguments[
   20994:	7d205d30 0a3b7d20 2020200a 6e756620     0] } };..    fun
   209a4:	6f697463 2869206e 7b202965 69687420     ction i(e) { thi
   209b4:	706f2e73 6e6f6974 203d2073 78652e74     s.options = t.ex
   209c4:	646e6574 2c7d7b28 642e6920 75616665     tend({}, i.defau
   209d4:	704f746c 6e6f6974 65202c73 74202c29     ltOptions, e), t
   209e4:	2e736968 61656c63 20292872 200a0a7d     his.clear() }.. 
   209f4:	66202020 74636e75 206e6f69 29652861        function a(e)
   20a04:	74207b20 2e736968 6974706f 20736e6f      { this.options 
   20a14:	2e74203d 65747865 7b28646e 61202c7d     = t.extend({}, a
   20a24:	6665642e 746c7561 72616843 74704f74     .defaultChartOpt
   20a34:	736e6f69 2965202c 6874202c 732e7369     ions, e), this.s
   20a44:	65697265 74655373 5b203d20 74202c5d     eriesSet = [], t
   20a54:	2e736968 72727563 56746e65 65756c61     his.currentValue
   20a64:	676e6152 203d2065 74202c31 2e736968     Range = 1, this.
   20a74:	72727563 56746e65 694d7369 6c61566e     currentVisMinVal
   20a84:	3d206575 202c3020 73696874 73616c2e     ue = 0, this.las
   20a94:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   20aa4:	203d2073 0a7d2030 20202020 65642e69     s = 0 }.    i.de
   20ab4:	6c756166 74704f74 736e6f69 7b203d20     faultOptions = {
   20ac4:	73657220 6f427465 73646e75 65746e49      resetBoundsInte
   20ad4:	6c617672 6533203a 72202c33 74657365     rval: 3e3, reset
   20ae4:	6e756f42 203a7364 7d203021 2e69202c     Bounds: !0 }, i.
   20af4:	746f7270 7079746f 6c632e65 20726165     prototype.clear 
   20b04:	7566203d 6974636e 29286e6f 74207b20     = function() { t
   20b14:	2e736968 61746164 5b203d20 74202c5d     his.data = [], t
   20b24:	2e736968 5678616d 65756c61 4e203d20     his.maxValue = N
   20b34:	65626d75 614e2e72 74202c4e 2e736968     umber.NaN, this.
   20b44:	566e696d 65756c61 4e203d20 65626d75     minValue = Numbe
   20b54:	614e2e72 2c7d204e 702e6920 6f746f72     r.NaN }, i.proto
   20b64:	65707974 7365722e 6f427465 73646e75     type.resetBounds
   20b74:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   20b84:	28206669 73696874 7461642e 656c2e61     if (this.data.le
   20b94:	6874676e 207b2029 73696874 78616d2e     ngth) { this.max
   20ba4:	756c6156 203d2065 73696874 7461642e     Value = this.dat
   20bb4:	5d305b61 2c5d315b 69687420 696d2e73     a[0][1], this.mi
   20bc4:	6c61566e 3d206575 69687420 61642e73     nValue = this.da
   20bd4:	305b6174 5d315b5d 6f66203b 76282072     ta[0][1]; for (v
   20be4:	65207261 31203d20 2065203b 6874203c     ar e = 1; e < th
   20bf4:	642e7369 2e617461 676e656c 203b6874     is.data.length; 
   20c04:	3d2b2065 20293120 6176207b 20742072     e += 1) { var t 
   20c14:	6874203d 642e7369 5b617461 315b5d65     = this.data[e][1
   20c24:	200a3b5d 20202020 20202020 20202020     ];.             
   20c34:	74202020 74203e20 2e736968 5678616d        t > this.maxV
   20c44:	65756c61 20262620 69687428 616d2e73     alue && (this.ma
   20c54:	6c615678 3d206575 2c297420 3c207420     xValue = t), t <
   20c64:	69687420 696d2e73 6c61566e 26206575      this.minValue &
   20c74:	74282026 2e736968 566e696d 65756c61     & (this.minValue
   20c84:	74203d20 207d2029 6c65207d 74206573      = t) } } else t
   20c94:	2e736968 5678616d 65756c61 4e203d20     his.maxValue = N
   20ca4:	65626d75 614e2e72 74202c4e 2e736968     umber.NaN, this.
   20cb4:	566e696d 65756c61 4e203d20 65626d75     minValue = Numbe
   20cc4:	614e2e72 2c7d204e 702e6920 6f746f72     r.NaN }, i.proto
   20cd4:	65707974 7070612e 20646e65 7566203d     type.append = fu
   20ce4:	6974636e 65286e6f 2c74202c 20296920     nction(e, t, i) 
   20cf4:	6f66207b 76282072 61207261 74203d20     { for (var a = t
   20d04:	2e736968 61746164 6e656c2e 20687467     his.data.length 
   20d14:	3b31202d 3e206120 2030203d 74202626     - 1; a >= 0 && t
   20d24:	2e736968 61746164 5b5d615b 3e205d30     his.data[a][0] >
   20d34:	293b6520 2d206120 3b31203d 31202d20      e;) a -= 1; - 1
   20d44:	3d3d3d20 3f206120 69687420 61642e73      === a ? this.da
   20d54:	732e6174 63696c70 2c302865 202c3020     ta.splice(0, 0, 
   20d64:	202c655b 20295d74 6874203a 642e7369     [e, t]) : this.d
   20d74:	2e617461 676e656c 3e206874 26203020     ata.length > 0 &
   20d84:	68742026 642e7369 5b617461 305b5d61     & this.data[a][0
   20d94:	3d3d205d 2065203d 2069203f 7428203f     ] === e ? i ? (t
   20da4:	2e736968 61746164 5b5d615b 2b205d31     his.data[a][1] +
   20db4:	2c74203d 3d207420 69687420 61642e73     = t, t = this.da
   20dc4:	615b6174 5d315b5d 203a2029 73696874     ta[a][1]) : this
   20dd4:	7461642e 5d615b61 205d315b 2074203d     .data[a][1] = t 
   20de4:	2061203a 6874203c 642e7369 2e617461     : a < this.data.
   20df4:	676e656c 2d206874 3f203120 69687420     length - 1 ? thi
   20e04:	61642e73 732e6174 63696c70 20612865     s.data.splice(a 
   20e14:	2c31202b 202c3020 202c655b 20295d74     + 1, 0, [e, t]) 
   20e24:	6874203a 642e7369 2e617461 68737570     : this.data.push
   20e34:	2c655b28 295d7420 6874202c 6d2e7369     ([e, t]), this.m
   20e44:	61567861 2065756c 7369203d 284e614e     axValue = isNaN(
   20e54:	73696874 78616d2e 756c6156 3f202965     this.maxValue) ?
   20e64:	3a207420 74614d20 616d2e68 68742878      t : Math.max(th
   20e74:	6d2e7369 61567861 2c65756c 2c297420     is.maxValue, t),
   20e84:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   20e94:	4e736920 74284e61 2e736968 566e696d      isNaN(this.minV
   20ea4:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   20eb4:	6e696d2e 69687428 696d2e73 6c61566e     .min(this.minVal
   20ec4:	202c6575 7d202974 2e69202c 746f7270     ue, t) }, i.prot
   20ed4:	7079746f 72642e65 6c4f706f 74614464     otype.dropOldDat
   20ee4:	203d2061 636e7566 6e6f6974 202c6528     a = function(e, 
   20ef4:	7b202974 726f6620 61762820 20692072     t) { for (var i 
   20f04:	3b30203d 69687420 61642e73 6c2e6174     = 0; this.data.l
   20f14:	74676e65 202d2068 3d3e2069 26207420     ength - i >= t &
   20f24:	68742026 642e7369 5b617461 202b2069     & this.data[i + 
   20f34:	305b5d31 203c205d 20293b65 3d2b2069     1][0] < e;) i +=
   20f44:	0a3b3120 20202020 20202020 3d212030      1;.        0 !=
   20f54:	2069203d 74202626 2e736968 61746164     = i && this.data
   20f64:	6c70732e 28656369 69202c30 2c7d2029     .splice(0, i) },
   20f74:	642e6120 75616665 6843746c 4f747261      a.defaultChartO
   20f84:	6f697470 3d20736e 6d207b20 696c6c69     ptions = { milli
   20f94:	72655073 65786950 32203a6c 65202c30     sPerPixel: 20, e
   20fa4:	6c62616e 69704465 6c616353 3a676e69     nableDpiScaling:
   20fb4:	2c302120 694d7920 726f466e 7474616d      !0, yMinFormatt
   20fc4:	203a7265 636e7566 6e6f6974 202c6528     er: function(e, 
   20fd4:	7b202974 74657220 206e7275 73726170     t) { return pars
   20fe4:	6f6c4665 65287461 6f742e29 65786946     eFloat(e).toFixe
   20ff4:	29742864 202c7d20 78614d79 6d726f46     d(t) }, yMaxForm
   21004:	65747461 66203a72 74636e75 286e6f69     atter: function(
   21014:	74202c65 207b2029 75746572 70206e72     e, t) { return p
   21024:	65737261 616f6c46 29652874 466f742e     arseFloat(e).toF
   21034:	64657869 20297428 6d202c7d 61567861     ixed(t) }, maxVa
   21044:	5365756c 656c6163 2c31203a 6e696d20     lueScale: 1, min
   21054:	756c6156 61635365 203a656c 69202c31     ValueScale: 1, i
   21064:	7265746e 616c6f70 6e6f6974 6222203a     nterpolation: "b
   21074:	65697a65 202c2272 6c616373 6f6d5365     ezier", scaleSmo
   21084:	6968746f 203a676e 3532312e 616d202c     othing: .125, ma
   21094:	74614478 74655361 676e654c 203a6874     xDataSetLength: 
   210a4:	73202c32 6c6f7263 6361426c 7261776b     2, scrollBackwar
   210b4:	203a7364 202c3121 64697267 207b203a     ds: !1, grid: { 
   210c4:	6c6c6966 6c797453 22203a65 30303023     fillStyle: "#000
   210d4:	22303030 7473202c 656b6f72 6c797453     000", strokeStyl
   210e4:	22203a65 37373723 22373737 696c202c     e: "#777777", li
   210f4:	6957656e 3a687464 202c3120 72616873     neWidth: 1, shar
   21104:	6e694c70 203a7365 202c3121 6c6c696d     pLines: !1, mill
   21114:	65507369 6e694c72 31203a65 202c3365     isPerLine: 1e3, 
   21124:	74726576 6c616369 74636553 736e6f69     verticalSections
   21134:	2c32203a 726f6220 56726564 62697369     : 2, borderVisib
   21144:	203a656c 7d203021 616c202c 736c6562     le: !0 }, labels
   21154:	207b203a 6c6c6966 6c797453 22203a65     : { fillStyle: "
   21164:	66666623 22666666 6964202c 6c626173     #ffffff", disabl
   21174:	203a6465 202c3121 746e6f66 657a6953     ed: !1, fontSize
   21184:	3031203a 6f66202c 6146746e 796c696d     : 10, fontFamily
   21194:	6d22203a 736f6e6f 65636170 70202c22     : "monospace", p
   211a4:	69636572 6e6f6973 2032203a 68202c7d     recision: 2 }, h
   211b4:	7a69726f 61746e6f 6e694c6c 203a7365     orizontalLines: 
   211c4:	7d205d5b 2e61202c 6d696e41 43657461     [] }, a.AnimateC
   211d4:	61706d6f 69626974 7974696c 7b203d20     ompatibility = {
   211e4:	71657220 74736575 6d696e41 6f697461      requestAnimatio
   211f4:	6172466e 203a656d 636e7566 6e6f6974     nFrame: function
   21204:	202c6528 7b202974 74657220 206e7275     (e, t) { return 
   21214:	6e697728 2e776f64 75716572 41747365     (window.requestA
   21224:	616d696e 6e6f6974 6d617246 7c7c2065     nimationFrame ||
   21234:	6e697720 2e776f64 6b626577 65527469      window.webkitRe
   21244:	73657571 696e4174 6974616d 72466e6f     questAnimationFr
   21254:	20656d61 77207c7c 6f646e69 6f6d2e77     ame || window.mo
   21264:	7165527a 74736575 6d696e41 6f697461     zRequestAnimatio
   21274:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   21284:	65526f2e 73657571 696e4174 6974616d     .oRequestAnimati
   21294:	72466e6f 20656d61 77207c7c 6f646e69     onFrame || windo
   212a4:	736d2e77 75716552 41747365 616d696e     w.msRequestAnima
   212b4:	6e6f6974 6d617246 7c7c2065 6e756620     tionFrame || fun
   212c4:	6f697463 2965286e 72207b20 72757465     ction(e) { retur
   212d4:	6977206e 776f646e 7465732e 656d6954     n window.setTime
   212e4:	2874756f 636e7566 6e6f6974 7b202928     out(function() {
   212f4:	28286520 2077656e 65746144 65672e29      e((new Date).ge
   21304:	6d695474 29292865 202c7d20 20293631     tTime()) }, 16) 
   21314:	632e297d 286c6c61 646e6977 202c776f     }).call(window, 
   21324:	74202c65 2c7d2029 6e616320 416c6563     e, t) }, cancelA
   21334:	616d696e 6e6f6974 6d617246 66203a65     nimationFrame: f
   21344:	74636e75 286e6f69 7b202965 74657220     unction(e) { ret
   21354:	206e7275 6e697728 2e776f64 636e6163     urn (window.canc
   21364:	6e416c65 74616d69 466e6f69 656d6172     elAnimationFrame
   21374:	207c7c20 636e7566 6e6f6974 20296528      || function(e) 
   21384:	6c63207b 54726165 6f656d69 65287475     { clearTimeout(e
   21394:	297d2029 6c61632e 6977286c 776f646e     ) }).call(window
   213a4:	2965202c 7d207d20 2e61202c 61666564     , e) } }, a.defa
   213b4:	53746c75 65697265 65725073 746e6573     ultSeriesPresent
   213c4:	6f697461 74704f6e 736e6f69 7b203d20     ationOptions = {
   213d4:	6e696c20 64695765 203a6874 73202c31      lineWidth: 1, s
   213e4:	6b6f7274 79745365 203a656c 66662322     trokeStyle: "#ff
   213f4:	66666666 2c7d2022 702e6120 6f746f72     ffff" }, a.proto
   21404:	65707974 6464612e 656d6954 69726553     type.addTimeSeri
   21414:	3d207365 6e756620 6f697463 2c65286e     es = function(e,
   21424:	20296920 6874207b 732e7369 65697265      i) { this.serie
   21434:	74655373 7375702e 207b2868 656d6974     sSet.push({ time
   21444:	69726553 203a7365 6f202c65 6f697470     Series: e, optio
   21454:	203a736e 78652e74 646e6574 2c7d7b28     ns: t.extend({},
   21464:	642e6120 75616665 6553746c 73656972      a.defaultSeries
   21474:	73657250 61746e65 6e6f6974 6974704f     PresentationOpti
   21484:	2c736e6f 20296920 202c297d 706f2e65     ons, i) }), e.op
   21494:	6e6f6974 65722e73 42746573 646e756f     tions.resetBound
   214a4:	26262073 6f2e6520 6f697470 722e736e     s && e.options.r
   214b4:	74657365 6e756f42 6e497364 76726574     esetBoundsInterv
   214c4:	3e206c61 26203020 65282026 7365722e     al > 0 && (e.res
   214d4:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   214e4:	6573203d 746e4974 61767265 7566286c     = setInterval(fu
   214f4:	6974636e 29286e6f 65207b20 7365722e     nction() { e.res
   21504:	6f427465 73646e75 7d202928 2e65202c     etBounds() }, e.
   21514:	6974706f 2e736e6f 65736572 756f4274     options.resetBou
   21524:	4973646e 7265746e 296c6176 2c7d2029     ndsInterval)) },
   21534:	702e6120 6f746f72 65707974 6d65722e      a.prototype.rem
   21544:	5465766f 53656d69 65697265 203d2073     oveTimeSeries = 
   21554:	636e7566 6e6f6974 20296528 6f66207b     function(e) { fo
   21564:	76282072 74207261 74203d20 2e736968     r (var t = this.
   21574:	69726573 65537365 656c2e74 6874676e     seriesSet.length
   21584:	2069202c 3b30203d 3c206920 203b7420     , i = 0; i < t; 
   21594:	3d2b2069 0a293120 20202020 20202020     i += 1).        
   215a4:	20202020 28206669 73696874 7265732e         if (this.ser
   215b4:	53736569 695b7465 69742e5d 6553656d     iesSet[i].timeSe
   215c4:	73656972 3d3d3d20 20296520 6874207b     ries === e) { th
   215d4:	732e7369 65697265 74655373 6c70732e     is.seriesSet.spl
   215e4:	28656369 31202c69 62203b29 6b616572     ice(i, 1); break
   215f4:	200a7d20 20202020 65202020 7365722e      }.        e.res
   21604:	6f427465 73646e75 656d6954 20644972     etBoundsTimerId 
   21614:	63202626 7261656c 65746e49 6c617672     && clearInterval
   21624:	722e6528 74657365 6e756f42 69547364     (e.resetBoundsTi
   21634:	4972656d 7d202964 2e61202c 746f7270     merId) }, a.prot
   21644:	7079746f 65672e65 6d695474 72655365     otype.getTimeSer
   21654:	4f736569 6f697470 3d20736e 6e756620     iesOptions = fun
   21664:	6f697463 2965286e 66207b20 2820726f     ction(e) { for (
   21674:	20726176 203d2074 73696874 7265732e     var t = this.ser
   21684:	53736569 6c2e7465 74676e65 69202c68     iesSet.length, i
   21694:	30203d20 2069203b 3b74203c 2b206920      = 0; i < t; i +
   216a4:	2931203d 2020200a 20202020 20202020     = 1).           
   216b4:	20666920 69687428 65732e73 73656972      if (this.series
   216c4:	5b746553 742e5d69 53656d69 65697265     Set[i].timeSerie
   216d4:	3d3d2073 2965203d 74657220 206e7275     s === e) return 
   216e4:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   216f4:	706f2e5d 6e6f6974 2c7d2073 702e6120     ].options }, a.p
   21704:	6f746f72 65707974 6972622e 6f54676e     rototype.bringTo
   21714:	6e6f7246 203d2074 636e7566 6e6f6974     Front = function
   21724:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   21734:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   21744:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   21754:	3c206920 203b7420 3d2b2069 0a293120      i < t; i += 1).
   21764:	20202020 20202020 20202020 28206669                 if (
   21774:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   21784:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   21794:	20296520 6176207b 20612072 6874203d      e) { var a = th
   217a4:	732e7369 65697265 74655373 6c70732e     is.seriesSet.spl
   217b4:	28656369 31202c69 200a3b29 20202020     ice(i, 1);.     
   217c4:	20202020 20202020 74202020 2e736968                this.
   217d4:	69726573 65537365 75702e74 61286873     seriesSet.push(a
   217e4:	295d305b 7262203b 206b6165 2c7d207d     [0]); break } },
   217f4:	702e6120 6f746f72 65707974 7274732e      a.prototype.str
   21804:	546d6165 203d206f 636e7566 6e6f6974     eamTo = function
   21814:	202c6528 7b202974 69687420 61632e73     (e, t) { this.ca
   21824:	7361766e 65203d20 6874202c 642e7369     nvas = e, this.d
   21834:	79616c65 74203d20 6874202c 732e7369     elay = t, this.s
   21844:	74726174 7d202928 2e61202c 746f7270     tart() }, a.prot
   21854:	7079746f 65722e65 657a6973 66203d20     otype.resize = f
   21864:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   21874:	73696874 74706f2e 736e6f69 616e652e     this.options.ena
   21884:	44656c62 63536970 6e696c61 26262067     bleDpiScaling &&
   21894:	6e697720 20776f64 31202626 3d3d2120      window && 1 !==
   218a4:	6e697720 2e776f64 69766564 69506563      window.devicePi
   218b4:	526c6578 6f697461 207b2029 20726176     xelRatio) { var 
   218c4:	203d2065 646e6977 642e776f 63697665     e = window.devic
   218d4:	78695065 61526c65 2c6f6974 2020200a     ePixelRatio,.   
   218e4:	20202020 20202020 20202020 3d207420                  t =
   218f4:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   21904:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   21914:	22286574 74646977 29292268 20200a2c     te("width")),.  
   21924:	20202020 20202020 20202020 20692020                   i 
   21934:	6170203d 49657372 7428746e 2e736968     = parseInt(this.
   21944:	766e6163 672e7361 74417465 62697274     canvas.getAttrib
   21954:	28657475 69656822 22746867 0a3b2929     ute("height"));.
   21964:	20202020 20202020 20202020 73696874                 this
   21974:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   21984:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   21994:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   219a4:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   219b4:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   219c4:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   219d4:	732e7361 74417465 62697274 28657475     as.setAttribute(
   219e4:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   219f4:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   21a04:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   21a14:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   21a24:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   21a34:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   21a44:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   21a54:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   21a64:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   21a74:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   21a84:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   21a94:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   21aa4:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   21ab4:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   21ac4:	7465732e 72747441 74756269 68222865     .setAttribute("h
   21ad4:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   21ae4:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   21af4:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   21b04:	732e7361 656c7974 6965682e 20746867     as.style.height 
   21b14:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   21b24:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   21b34:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   21b44:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   21b54:	79746f74 732e6570 74726174 66203d20     totype.start = f
   21b64:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   21b74:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   21b84:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   21b94:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   21ba4:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   21bb4:	6c696269 2e797469 75716572 41747365     ibility.requestA
   21bc4:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   21bd4:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   21be4:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   21bf4:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   21c04:	7428646e 29736968 20200a3b 20202020     nd(this);.      
   21c14:	20202020 28652020 207d2029 61202c7d           e() } }, a
   21c24:	6f72702e 79746f74 732e6570 20706f74     .prototype.stop 
   21c34:	7566203d 6974636e 29286e6f 74207b20     = function() { t
   21c44:	2e736968 6d617266 26262065 2e612820     his.frame && (a.
   21c54:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   21c64:	7974696c 6e61632e 416c6563 616d696e     lity.cancelAnima
   21c74:	6e6f6974 6d617246 68742865 662e7369     tionFrame(this.f
   21c84:	656d6172 64202c29 74656c65 68742065     rame), delete th
   21c94:	662e7369 656d6172 2c7d2029 702e6120     is.frame) }, a.p
   21ca4:	6f746f72 65707974 6470752e 56657461     rototype.updateV
   21cb4:	65756c61 676e6152 203d2065 636e7566     alueRange = func
   21cc4:	6e6f6974 7b202928 726f6620 61762820     tion() { for (va
   21cd4:	20652072 6874203d 6f2e7369 6f697470     r e = this.optio
   21ce4:	202c736e 203d2074 626d754e 4e2e7265     ns, t = Number.N
   21cf4:	202c4e61 203d2069 626d754e 4e2e7265     aN, i = Number.N
   21d04:	202c4e61 203d2061 61203b30 74203c20     aN, a = 0; a < t
   21d14:	2e736968 69726573 65537365 656c2e74     his.seriesSet.le
   21d24:	6874676e 2061203b 31203d2b 207b2029     ngth; a += 1) { 
   21d34:	20726176 203d2073 73696874 7265732e     var s = this.ser
   21d44:	53736569 615b7465 69742e5d 6553656d     iesSet[a].timeSe
   21d54:	73656972 20200a3b 20202020 20202020     ries;.          
   21d64:	73692020 284e614e 616d2e73 6c615678       isNaN(s.maxVal
   21d74:	20296575 28207c7c 203d2074 614e7369     ue) || (t = isNa
   21d84:	2974284e 73203f20 78616d2e 756c6156     N(t) ? s.maxValu
   21d94:	203a2065 6874614d 78616d2e 202c7428     e : Math.max(t, 
   21da4:	616d2e73 6c615678 29296575 7369202c     s.maxValue)), is
   21db4:	284e614e 696d2e73 6c61566e 20296575     NaN(s.minValue) 
   21dc4:	28207c7c 203d2069 614e7369 2969284e     || (i = isNaN(i)
   21dd4:	73203f20 6e696d2e 756c6156 203a2065      ? s.minValue : 
   21de4:	6874614d 6e696d2e 202c6928 696d2e73     Math.min(i, s.mi
   21df4:	6c61566e 29296575 69207d20 6e282066     nValue)) } if (n
   21e04:	206c6c75 65203d21 78616d2e 756c6156     ull != e.maxValu
   21e14:	203f2065 203d2074 616d2e65 6c615678     e ? t = e.maxVal
   21e24:	3a206575 2a207420 2e65203d 5678616d     ue : t *= e.maxV
   21e34:	65756c61 6c616353 6e202c65 206c6c75     alueScale, null 
   21e44:	65203d21 6e696d2e 756c6156 203f2065     != e.minValue ? 
   21e54:	203d2069 696d2e65 6c61566e 3a206575     i = e.minValue :
   21e64:	2d206920 614d203d 612e6874 69287362      i -= Math.abs(i
   21e74:	65202a20 6e696d2e 756c6156 61635365      * e.minValueSca
   21e84:	2d20656c 2c296920 69687420 706f2e73     le - i), this.op
   21e94:	6e6f6974 52792e73 65676e61 636e7546     tions.yRangeFunc
   21ea4:	6e6f6974 207b2029 20726176 203d206e     tion) { var n = 
   21eb4:	73696874 74706f2e 736e6f69 6152792e     this.options.yRa
   21ec4:	4665676e 74636e75 286e6f69 696d207b     ngeFunction({ mi
   21ed4:	69203a6e 616d202c 74203a78 3b297d20     n: i, max: t });
   21ee4:	2020200a 20202020 20202020 3d206920     .            i =
   21ef4:	6d2e6e20 202c6e69 203d2074 616d2e6e      n.min, t = n.ma
   21f04:	207d2078 28206669 4e736921 74284e61     x } if (!isNaN(t
   21f14:	26262029 73692120 284e614e 20292969     ) && !isNaN(i)) 
   21f24:	6176207b 20722072 2074203d 2069202d     { var r = t - i 
   21f34:	6874202d 632e7369 65727275 6156746e     - this.currentVa
   21f44:	5265756c 65676e61 20200a2c 20202020     lueRange,.      
   21f54:	20202020 20202020 206c2020 2069203d               l = i 
   21f64:	6874202d 632e7369 65727275 6956746e     - this.currentVi
   21f74:	6e694d73 756c6156 200a3b65 20202020     sMinValue;.     
   21f84:	20202020 74202020 2e736968 6e417369            this.isAn
   21f94:	74616d69 53676e69 656c6163 4d203d20     imatingScale = M
   21fa4:	2e687461 28736261 3e202972 20312e20     ath.abs(r) > .1 
   21fb4:	4d207c7c 2e687461 28736261 3e20296c     || Math.abs(l) >
   21fc4:	2c312e20 69687420 75632e73 6e657272      .1, this.curren
   21fd4:	6c615674 61526575 2065676e 65203d2b     tValueRange += e
   21fe4:	6163732e 6d53656c 68746f6f 20676e69     .scaleSmoothing 
   21ff4:	2c72202a 69687420 75632e73 6e657272     * r, this.curren
   22004:	73695674 566e694d 65756c61 203d2b20     tVisMinValue += 
   22014:	63732e65 53656c61 746f6f6d 676e6968     e.scaleSmoothing
   22024:	6c202a20 200a7d20 20202020 74202020      * l }.        t
   22034:	2e736968 756c6176 6e615265 3d206567     his.valueRange =
   22044:	6d207b20 203a6e69 6d202c69 203a7861      { min: i, max: 
   22054:	207d2074 61202c7d 6f72702e 79746f74     t } }, a.prototy
   22064:	722e6570 65646e65 203d2072 636e7566     pe.render = func
   22074:	6e6f6974 202c6528 7b202974 72617620     tion(e, t) { var
   22084:	3d206920 656e2820 61442077 2e296574      i = (new Date).
   22094:	54746567 28656d69 69203b29 21282066     getTime(); if (!
   220a4:	73696874 4173692e 616d696e 676e6974     this.isAnimating
   220b4:	6c616353 7b202965 72617620 3d206120     Scale) { var a =
   220c4:	74614d20 696d2e68 6531286e 202f2033      Math.min(1e3 / 
   220d4:	74202c36 2e736968 6974706f 2e736e6f     6, this.options.
   220e4:	6c6c696d 65507369 78695072 3b296c65     millisPerPixel);
   220f4:	20666920 2d206928 69687420 616c2e73      if (i - this.la
   22104:	65527473 7265646e 656d6954 6c6c694d     stRenderTimeMill
   22114:	3c207369 20296120 75746572 7d206e72     is < a) return }
   22124:	2020200a 20202020 69687420 65722e73     .        this.re
   22134:	657a6973 202c2928 73696874 73616c2e     size(), this.las
   22144:	6e655274 54726564 4d656d69 696c6c69     tRenderTimeMilli
   22154:	203d2073 65202c69 65203d20 207c7c20     s = i, e = e || 
   22164:	73696874 6e61632e 2c736176 3d207420     this.canvas, t =
   22174:	7c207420 2069207c 7428202d 2e736968      t || i - (this.
   22184:	616c6564 7c7c2079 2c293020 2d207420     delay || 0), t -
   22194:	2074203d 68742025 6f2e7369 6f697470     = t % this.optio
   221a4:	6d2e736e 696c6c69 72655073 65786950     ns.millisPerPixe
   221b4:	76203b6c 73207261 65203d20 7465672e     l; var s = e.get
   221c4:	746e6f43 28747865 22643222 200a2c29     Context("2d"),. 
   221d4:	20202020 20202020 6e202020 74203d20                n = t
   221e4:	2e736968 6974706f 2c736e6f 2020200a     his.options,.   
   221f4:	20202020 20202020 3d207220 74207b20              r = { t
   22204:	203a706f 6c202c30 3a746665 202c3020     op: 0, left: 0, 
   22214:	74646977 65203a68 696c632e 57746e65     width: e.clientW
   22224:	68746469 6568202c 74686769 2e65203a     idth, height: e.
   22234:	65696c63 6548746e 74686769 0a2c7d20     clientHeight },.
   22244:	20202020 20202020 20202020 203d206c                 l = 
   22254:	202d2074 69772e72 20687464 2e6e202a     t - r.width * n.
   22264:	6c6c696d 65507369 78695072 0a2c6c65     millisPerPixel,.
   22274:	20202020 20202020 20202020 203d206f                 o = 
   22284:	636e7566 6e6f6974 20296528 6176207b     function(e) { va
   22294:	20742072 2065203d 6874202d 632e7369     r t = e - this.c
   222a4:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   222b4:	72203b65 72757465 2030206e 203d3d3d     e; return 0 === 
   222c4:	73696874 7275632e 746e6572 756c6156     this.currentValu
   222d4:	6e615265 3f206567 682e7220 68676965     eRange ? r.heigh
   222e4:	203a2074 65682e72 74686769 4d202d20     t : r.height - M
   222f4:	2e687461 6e756f72 20742864 6874202f     ath.round(t / th
   22304:	632e7369 65727275 6156746e 5265756c     is.currentValueR
   22314:	65676e61 72202a20 6965682e 29746867     ange * r.height)
   22324:	622e7d20 28646e69 73696874 200a2c29      }.bind(this),. 
   22334:	20202020 20202020 68202020 66203d20                h = f
   22344:	74636e75 286e6f69 7b202965 74657220     unction(e) { ret
   22354:	206e7275 63732e6e 6c6c6f72 6b636142     urn n.scrollBack
   22364:	64726177 203f2073 6874614d 756f722e     wards ? Math.rou
   22374:	2828646e 202d2074 2f202965 6d2e6e20     nd((t - e) / n.m
   22384:	696c6c69 72655073 65786950 3a20296c     illisPerPixel) :
   22394:	74614d20 6f722e68 28646e75 69772e72      Math.round(r.wi
   223a4:	20687464 7428202d 65202d20 202f2029     dth - (t - e) / 
   223b4:	696d2e6e 73696c6c 50726550 6c657869     n.millisPerPixel
   223c4:	3b7d2029 20666920 69687428 70752e73     ) }; if (this.up
   223d4:	65746164 756c6156 6e615265 29286567     dateValueRange()
   223e4:	2e73202c 746e6f66 6e203d20 62616c2e     , s.font = n.lab
   223f4:	2e736c65 746e6f66 657a6953 22202b20     els.fontSize + "
   22404:	22207870 6e202b20 62616c2e 2e736c65     px " + n.labels.
   22414:	746e6f66 696d6146 202c796c 61732e73     fontFamily, s.sa
   22424:	29286576 2e73202c 6e617274 74616c73     ve(), s.translat
   22434:	2e722865 7466656c 2e72202c 29706f74     e(r.left, r.top)
   22444:	2e73202c 69676562 7461506e 2c292868     , s.beginPath(),
   22454:	722e7320 28746365 30202c30 2e72202c      s.rect(0, 0, r.
   22464:	74646977 72202c68 6965682e 29746867     width, r.height)
   22474:	2e73202c 70696c63 202c2928 61732e73     , s.clip(), s.sa
   22484:	29286576 2e73202c 6c6c6966 6c797453     ve(), s.fillStyl
   22494:	203d2065 72672e6e 662e6469 536c6c69     e = n.grid.fillS
   224a4:	656c7974 2e73202c 61656c63 63655272     tyle, s.clearRec
   224b4:	2c302874 202c3020 69772e72 2c687464     t(0, 0, r.width,
   224c4:	682e7220 68676965 202c2974 69662e73      r.height), s.fi
   224d4:	65526c6c 30287463 2c30202c 772e7220     llRect(0, 0, r.w
   224e4:	68746469 2e72202c 67696568 2c297468     idth, r.height),
   224f4:	722e7320 6f747365 29286572 2e73202c      s.restore(), s.
   22504:	65766173 202c2928 696c2e73 6957656e     save(), s.lineWi
   22514:	20687464 2e6e203d 64697267 6e696c2e     dth = n.grid.lin
   22524:	64695765 202c6874 74732e73 656b6f72     eWidth, s.stroke
   22534:	6c797453 203d2065 72672e6e 732e6469     Style = n.grid.s
   22544:	6b6f7274 79745365 202c656c 72672e6e     trokeStyle, n.gr
   22554:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   22564:	30203e20 207b2029 65622e73 506e6967      > 0) { s.beginP
   22574:	28687461 66203b29 2820726f 20726176     ath(); for (var 
   22584:	203d2064 202d2074 20252074 72672e6e     d = t - t % n.gr
   22594:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   225a4:	2064203b 6c203d3e 2064203b 6e203d2d     ; d >= l; d -= n
   225b4:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   225c4:	29656e69 76207b20 75207261 68203d20     ine) { var u = h
   225d4:	3b296428 2020200a 20202020 20202020     (d);.           
   225e4:	20202020 672e6e20 2e646972 72616873          n.grid.shar
   225f4:	6e694c70 26207365 75282026 203d2d20     pLines && (u -= 
   22604:	2c29352e 6d2e7320 5465766f 2c75286f     .5), s.moveTo(u,
   22614:	2c293020 6c2e7320 54656e69 2c75286f      0), s.lineTo(u,
   22624:	682e7220 68676965 7d202974 2020200a      r.height) }.   
   22634:	20202020 20202020 732e7320 6b6f7274              s.strok
   22644:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   22654:	7d202928 726f6620 61762820 206d2072     () } for (var m 
   22664:	3b31203d 3c206d20 672e6e20 2e646972     = 1; m < n.grid.
   22674:	74726576 6c616369 74636553 736e6f69     verticalSections
   22684:	206d203b 31203d2b 207b2029 20726176     ; m += 1) { var 
   22694:	203d2063 6874614d 756f722e 6d28646e     c = Math.round(m
   226a4:	72202a20 6965682e 20746867 2e6e202f      * r.height / n.
   226b4:	64697267 7265762e 61636974 6365536c     grid.verticalSec
   226c4:	6e6f6974 0a3b2973 20202020 20202020     tions);.        
   226d4:	20202020 72672e6e 732e6469 70726168         n.grid.sharp
   226e4:	656e694c 26262073 20632820 2e203d2d     Lines && (c -= .
   226f4:	202c2935 65622e73 506e6967 28687461     5), s.beginPath(
   22704:	73202c29 766f6d2e 286f5465 63202c30     ), s.moveTo(0, c
   22714:	73202c29 6e696c2e 286f5465 69772e72     ), s.lineTo(r.wi
   22724:	2c687464 2c296320 732e7320 6b6f7274     dth, c), s.strok
   22734:	2c292865 632e7320 65736f6c 68746150     e(), s.closePath
   22744:	7d202928 20666920 672e6e28 2e646972     () } if (n.grid.
   22754:	64726f62 69567265 6c626973 26262065     borderVisible &&
   22764:	2e732820 69676562 7461506e 2c292868      (s.beginPath(),
   22774:	732e7320 6b6f7274 63655265 2c302874      s.strokeRect(0,
   22784:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   22794:	68676965 202c2974 6c632e73 5065736f     eight), s.closeP
   227a4:	28687461 202c2929 65722e73 726f7473     ath()), s.restor
   227b4:	2c292865 682e6e20 7a69726f 61746e6f     e(), n.horizonta
   227c4:	6e694c6c 26207365 2e6e2026 69726f68     lLines && n.hori
   227d4:	746e6f7a 694c6c61 2e73656e 676e656c     zontalLines.leng
   227e4:	0a296874 20202020 20202020 20202020     th).            
   227f4:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   22804:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   22814:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   22824:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   22834:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   22844:	5d665b73 20200a2c 20202020 20202020     s[f],.          
   22854:	20202020 20202020 20702020 614d203d               p = Ma
   22864:	722e6874 646e756f 67286f28 6c61762e     th.round(o(g.val
   22874:	29296575 2e202d20 200a3b35 20202020     ue)) - .5;.     
   22884:	20202020 20202020 73202020 7274732e                s.str
   22894:	53656b6f 656c7974 67203d20 6c6f632e     okeStyle = g.col
   228a4:	7c20726f 2322207c 66666666 2c226666     or || "#ffffff",
   228b4:	6c2e7320 57656e69 68746469 67203d20      s.lineWidth = g
   228c4:	6e696c2e 64695765 7c206874 2c31207c     .lineWidth || 1,
   228d4:	622e7320 6e696765 68746150 202c2928      s.beginPath(), 
   228e4:	6f6d2e73 6f546576 202c3028 202c2970     s.moveTo(0, p), 
   228f4:	696c2e73 6f54656e 772e7228 68746469     s.lineTo(r.width
   22904:	2970202c 2e73202c 6f727473 2928656b     , p), s.stroke()
   22914:	2e73202c 736f6c63 74615065 20292868     , s.closePath() 
   22924:	20200a7d 20202020 6f662020 76282072     }.        for (v
   22934:	53207261 30203d20 2053203b 6874203c     ar S = 0; S < th
   22944:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   22954:	3b687467 2b205320 2931203d 73207b20     gth; S += 1) { s
   22964:	7661732e 3b292865 72617620 3d207620     .save(); var v =
   22974:	69687420 65732e73 73656972 5b746553      this.seriesSet[
   22984:	742e5d53 53656d69 65697265 200a2c73     S].timeSeries,. 
   22994:	20202020 20202020 20202020 77202020                    w
   229a4:	76203d20 7461642e 200a2c61 20202020      = v.data,.     
   229b4:	20202020 20202020 78202020 74203d20                x = t
   229c4:	2e736968 69726573 65537365 5d535b74     his.seriesSet[S]
   229d4:	74706f2e 736e6f69 20200a3b 20202020     .options;.      
   229e4:	20202020 2e762020 706f7264 44646c4f           v.dropOldD
   229f4:	28617461 6e202c6c 78616d2e 61746144     ata(l, n.maxData
   22a04:	4c746553 74676e65 202c2968 696c2e73     SetLength), s.li
   22a14:	6957656e 20687464 2e78203d 656e696c     neWidth = x.line
   22a24:	74646957 73202c68 7274732e 53656b6f     Width, s.strokeS
   22a34:	656c7974 78203d20 7274732e 53656b6f     tyle = x.strokeS
   22a44:	656c7974 2e73202c 69676562 7461506e     tyle, s.beginPat
   22a54:	3b292868 726f6620 61762820 20792072     h(); for (var y 
   22a64:	2c30203d 3d206220 202c3020 203d2056     = 0, b = 0, V = 
   22a74:	54202c30 30203d20 2054203b 2e77203c     0, T = 0; T < w.
   22a84:	676e656c 26206874 20312026 203d3d21     length && 1 !== 
   22a94:	656c2e77 6874676e 2054203b 31203d2b     w.length; T += 1
   22aa4:	207b2029 20726176 203d204e 5b772868     ) { var N = h(w[
   22ab4:	305b5d54 0a2c295d 20202020 20202020     T][0]),.        
   22ac4:	20202020 20202020 20202020 203d2050                 P = 
   22ad4:	5b77286f 315b5d54 203b295d 28206669     o(w[T][1]); if (
   22ae4:	3d3d2030 2954203d 3d207920 202c4e20     0 === T) y = N, 
   22af4:	6f6d2e73 6f546576 202c4e28 0a3b2950     s.moveTo(N, P);.
   22b04:	20202020 20202020 20202020 20202020                     
   22b14:	65736c65 69777320 20686374 692e6e28     else switch (n.i
   22b24:	7265746e 616c6f70 6e6f6974 0a7b2029     nterpolation) {.
   22b34:	20202020 20202020 20202020 20202020                     
   22b44:	20202020 65736163 696c2220 7261656e         case "linear
   22b54:	200a3a22 20202020 20202020 20202020     ":.             
   22b64:	20202020 63202020 20657361 6e696c22            case "lin
   22b74:	0a3a2265 20202020 20202020 20202020     e":.            
   22b84:	20202020 20202020 20202020 696c2e73                 s.li
   22b94:	6f54656e 202c4e28 203b2950 61657262     neTo(N, P); brea
   22ba4:	200a3b6b 20202020 20202020 20202020     k;.             
   22bb4:	20202020 63202020 20657361 7a656222            case "bez
   22bc4:	22726569 20200a3a 20202020 20202020     ier":.          
   22bd4:	20202020 20202020 65642020 6c756166               defaul
   22be4:	200a3a74 20202020 20202020 20202020     t:.             
   22bf4:	20202020 20202020 73202020 7a65622e                s.bez
   22c04:	43726569 65767275 4d286f54 2e687461     ierCurveTo(Math.
   22c14:	6e756f72 62282864 4e202b20 202f2029     round((b + N) / 
   22c24:	202c2932 4d202c56 2e687461 6e756f72     2), V, Math.roun
   22c34:	20622864 294e202b 32202f20 2c50202c     d(b + N) / 2, P,
   22c44:	202c4e20 203b2950 61657262 200a3b6b      N, P); break;. 
   22c54:	20202020 20202020 20202020 20202020                     
   22c64:	63202020 20657361 65747322 0a3a2270        case "step":.
   22c74:	20202020 20202020 20202020 20202020                     
   22c84:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   22c94:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   22ca4:	202c4e28 7d202950 2020200a 20202020     (N, P) }.       
   22cb4:	20202020 20202020 3d206220 202c4e20              b = N, 
   22cc4:	203d2056 0a7d2050 20202020 20202020     V = P }.        
   22cd4:	20202020 656c2e77 6874676e 31203e20         w.length > 1
   22ce4:	20262620 662e7828 536c6c69 656c7974      && (x.fillStyle
   22cf4:	20262620 6c2e7328 54656e69 2e72286f      && (s.lineTo(r.
   22d04:	74646977 202b2068 696c2e78 6957656e     width + x.lineWi
   22d14:	20687464 2c31202b 2c295620 6c2e7320     dth + 1, V), s.l
   22d24:	54656e69 2e72286f 74646977 202b2068     ineTo(r.width + 
   22d34:	696c2e78 6957656e 20687464 2c31202b     x.lineWidth + 1,
   22d44:	682e7220 68676965 202b2074 696c2e78      r.height + x.li
   22d54:	6957656e 20687464 2931202b 2e73202c     neWidth + 1), s.
   22d64:	656e696c 79286f54 2e72202c 67696568     lineTo(y, r.heig
   22d74:	2b207468 6c2e7820 57656e69 68746469     ht + x.lineWidth
   22d84:	73202c29 6c69662e 7974536c 3d20656c     ), s.fillStyle =
   22d94:	662e7820 536c6c69 656c7974 2e73202c      x.fillStyle, s.
   22da4:	6c6c6966 2c292928 732e7820 6b6f7274     fill()), x.strok
   22db4:	79745365 2620656c 6e222026 22656e6f     eStyle && "none"
   22dc4:	3d3d2120 732e7820 6b6f7274 79745365      !== x.strokeSty
   22dd4:	2620656c 2e732026 6f727473 2928656b     le && s.stroke()
   22de4:	2e73202c 736f6c63 74615065 29292868     , s.closePath())
   22df4:	2e73202c 74736572 2865726f 207d2029     , s.restore() } 
   22e04:	28206669 6c2e6e21 6c656261 69642e73     if (!n.labels.di
   22e14:	6c626173 26206465 69212026 4e614e73     sabled && !isNaN
   22e24:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   22e34:	6e696d2e 26262029 73692120 284e614e     .min) && !isNaN(
   22e44:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   22e54:	2978616d 207b2029 20726176 203d204d     max)) { var M = 
   22e64:	4d792e6e 6f467861 74616d72 28726574     n.yMaxFormatter(
   22e74:	73696874 6c61762e 61526575 2e65676e     this.valueRange.
   22e84:	2c78616d 6c2e6e20 6c656261 72702e73     max, n.labels.pr
   22e94:	73696365 296e6f69 20200a2c 20202020     ecision),.      
   22ea4:	20202020 20202020 206b2020 2e6e203d               k = n.
   22eb4:	6e694d79 6d726f46 65747461 68742872     yMinFormatter(th
   22ec4:	762e7369 65756c61 676e6152 696d2e65     is.valueRange.mi
   22ed4:	6e202c6e 62616c2e 2e736c65 63657270     n, n.labels.prec
   22ee4:	6f697369 0a2c296e 20202020 20202020     ision),.        
   22ef4:	20202020 20202020 203d2046 63732e6e             F = n.sc
   22f04:	6c6c6f72 6b636142 64726177 203f2073     rollBackwards ? 
   22f14:	203a2030 69772e72 20687464 2e73202d     0 : r.width - s.
   22f24:	7361656d 54657275 28747865 772e294d     measureText(M).w
   22f34:	68746469 32202d20 20200a2c 20202020     idth - 2,.      
   22f44:	20202020 20202020 20522020 2e6e203d               R = n.
   22f54:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   22f64:	2030203f 2e72203a 74646977 202d2068     ? 0 : r.width - 
   22f74:	656d2e73 72757361 78655465 296b2874     s.measureText(k)
   22f84:	6469772e 2d206874 0a3b3220 20202020     .width - 2;.    
   22f94:	20202020 20202020 69662e73 74536c6c             s.fillSt
   22fa4:	20656c79 2e6e203d 6562616c 662e736c     yle = n.labels.f
   22fb4:	536c6c69 656c7974 2e73202c 6c6c6966     illStyle, s.fill
   22fc4:	74786554 202c4d28 6e202c46 62616c2e     Text(M, F, n.lab
   22fd4:	2e736c65 746e6f66 657a6953 73202c29     els.fontSize), s
   22fe4:	6c69662e 7865546c 2c6b2874 202c5220     .fillText(k, R, 
   22ff4:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   23004:	28206669 69742e6e 7473656d 46706d61     if (n.timestampF
   23014:	616d726f 72657474 20262620 72672e6e     ormatter && n.gr
   23024:	6d2e6469 696c6c69 72655073 656e694c     id.millisPerLine
   23034:	30203e20 207b2029 20726176 203d2041      > 0) { var A = 
   23044:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   23054:	203f2073 656d2e73 72757361 78655465     s ? s.measureTex
   23064:	296b2874 6469772e 3a206874 772e7220     t(k).width : r.w
   23074:	68746469 73202d20 61656d2e 65727573     idth - s.measure
   23084:	74786554 2e296b28 74646977 202b2068     Text(k).width + 
   23094:	66203b34 2820726f 203d2064 202d2074     4; for (d = t - 
   230a4:	20252074 72672e6e 6d2e6469 696c6c69     t % n.grid.milli
   230b4:	72655073 656e694c 2064203b 6c203d3e     sPerLine; d >= l
   230c4:	2064203b 6e203d2d 6972672e 696d2e64     ; d -= n.grid.mi
   230d4:	73696c6c 4c726550 29656e69 75207b20     llisPerLine) { u
   230e4:	68203d20 3b296428 20666920 2e6e2128      = h(d); if (!n.
   230f4:	6f726373 61426c6c 61776b63 20736472     scrollBackwards 
   23104:	75202626 41203c20 207c7c20 63732e6e     && u < A || n.sc
   23114:	6c6c6f72 6b636142 64726177 26262073     rollBackwards &&
   23124:	3e207520 20294120 6176207b 20422072      u > A) { var B 
   23134:	656e203d 61442077 64286574 200a2c29     = new Date(d),. 
   23144:	20202020 20202020 20202020 20202020                     
   23154:	20202020 4c202020 6e203d20 6d69742e            L = n.tim
   23164:	61747365 6f46706d 74616d72 28726574     estampFormatter(
   23174:	0a2c2942 20202020 20202020 20202020     B),.            
   23184:	20202020 20202020 20202020 203d2057                 W = 
   23194:	656d2e73 72757361 78655465 294c2874     s.measureText(L)
   231a4:	6469772e 0a3b6874 20202020 20202020     .width;.        
   231b4:	20202020 20202020 20202020 203d2041                 A = 
   231c4:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   231d4:	203f2073 202b2075 202b2057 203a2032     s ? u + W + 2 : 
   231e4:	202d2075 202d2057 73202c32 6c69662e     u - W - 2, s.fil
   231f4:	7974536c 3d20656c 6c2e6e20 6c656261     lStyle = n.label
   23204:	69662e73 74536c6c 2c656c79 732e6e20     s.fillStyle, n.s
   23214:	6c6f7263 6361426c 7261776b 3f207364     crollBackwards ?
   23224:	662e7320 546c6c69 28747865 75202c4c      s.fillText(L, u
   23234:	2e72202c 67696568 2d207468 20293220     , r.height - 2) 
   23244:	2e73203a 6c6c6966 74786554 202c4c28     : s.fillText(L, 
   23254:	202d2075 72202c57 6965682e 20746867     u - W, r.height 
   23264:	2932202d 7d207d20 200a7d20 20202020     - 2) } } }.     
   23274:	73202020 7365722e 65726f74 7d202928        s.restore() }
   23284:	2e61202c 656d6974 6d726f46 65747461     , a.timeFormatte
   23294:	203d2072 636e7566 6e6f6974 20296528     r = function(e) 
   232a4:	20200a7b 20202020 75662020 6974636e     {.        functi
   232b4:	74206e6f 20296528 6572207b 6e727574     on t(e) { return
   232c4:	20652820 3031203c 22203f20 3a202230      (e < 10 ? "0" :
   232d4:	29222220 65202b20 72207d20 72757465      "") + e } retur
   232e4:	2874206e 65672e65 756f4874 29287372     n t(e.getHours()
   232f4:	202b2029 20223a22 2874202b 65672e65     ) + ":" + t(e.ge
   23304:	6e694d74 73657475 20292928 3a22202b     tMinutes()) + ":
   23314:	202b2022 2e652874 53746567 6e6f6365     " + t(e.getSecon
   23324:	29287364 2c7d2029 542e6520 53656d69     ds()) }, e.TimeS
   23334:	65697265 203d2073 65202c69 6f6d532e     eries = i, e.Smo
   23344:	6968746f 61684365 3d207472 7d206120     othieChart = a }
   23354:	6e752228 69666564 2264656e 203d3d20     ("undefined" == 
   23364:	65707974 6520666f 726f7078 3f207374     typeof exports ?
   23374:	69687420 203a2073 6f707865 29737472      this : exports)
   23384:	0000003b                                ;...

00023388 <data_stats_shtml>:
   23388:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   23398:	5954434f 48204550 204c4d54 4c425550     OCTYPE HTML PUBL
   233a8:	22204349 572f2f2d 2f2f4333 20445444     IC "-//W3C//DTD 
   233b8:	4c4d5448 302e3420 72542031 69736e61     HTML 4.01 Transi
   233c8:	6e6f6974 2f2f6c61 20224e45 74746822     tional//EN" "htt
   233d8:	2f2f3a70 2e777777 6f2e3377 542f6772     p://www.w3.org/T
   233e8:	74682f52 2f346c6d 736f6f6c 74642e65     R/html4/loose.dt
   233f8:	0d3e2264 74683c0a 0d3e6c6d 3c20200a     d">..<html>..  <
   23408:	64616568 200a0d3e 3c202020 6c746974     head>..    <titl
   23418:	72463e65 54526565 6f2e534f 75206772     e>FreeRTOS.org u
   23428:	57205049 73204245 65767265 65642072     IP WEB server de
   23438:	2f3c6f6d 6c746974 0a0d3e65 2f3c2020     mo</title>..  </
   23448:	64616568 200a0d3e 4f423c20 0d3e5944     head>..  <BODY>.
   23458:	6f663c0a 6620746e 3d656361 69726122     .<font face="ari
   23468:	3e226c61 613c0a0d 65726820 69223d66     al">..<a href="i
   23478:	7865646e 7468732e 3e226c6d 6b736154     ndex.shtml">Task
   23488:	61745320 2f3c7374 3c203e61 3c7c3e62      Stats</a> <b>|<
   23498:	203e622f 6820613c 3d666572 6e757222     /b> <a href="run
   234a8:	656d6974 7468732e 3e226c6d 206e7552     time.shtml">Run 
   234b8:	656d6954 61745320 2f3c7374 3c203e61     Time Stats</a> <
   234c8:	3c7c3e62 203e622f 6820613c 3d666572     b>|</b> <a href=
   234d8:	61747322 732e7374 6c6d7468 43543e22     "stats.shtml">TC
   234e8:	74532050 3c737461 203e612f 7c3e623c     P Stats</a> <b>|
   234f8:	3e622f3c 20613c20 66657268 6374223d     </b> <a href="tc
   23508:	68732e70 226c6d74 6e6f433e 7463656e     p.shtml">Connect
   23518:	736e6f69 3e612f3c 3e623c20 622f3c7c     ions</a> <b>|</b
   23528:	613c203e 65726820 68223d66 3a707474     > <a href="http:
   23538:	77772f2f 72662e77 74726565 6f2e736f     //www.freertos.o
   23548:	222f6772 6572463e 4f545265 6f482053     rg/">FreeRTOS Ho
   23558:	6170656d 2f3c6567 3c203e61 3c7c3e62     mepage</a> <b>|<
   23568:	203e622f 6820613c 3d666572 2e6f6922     /b> <a href="io.
   23578:	6d746873 493e226c 612f3c4f 623c203e     shtml">IO</a> <b
   23588:	2f3c7c3e 3c203e62 72682061 223d6665     >|</b> <a href="
   23598:	6f676f6c 67706a2e 37333e22 706a204b     logo.jpg">37K jp
   235a8:	612f3c67 3c0a0d3e 3c3e7262 0a0d3e70     g</a>..<br><p>..
   235b8:	3e72683c 623c0a0d 703c3e72 3c0a0d3e     <hr>..<br><p>..<
   235c8:	4e3e3268 6f777465 73206b72 69746174     h2>Network stati
   235d8:	63697473 682f3c73 0a0d3e32 6261743c     stics</h2>..<tab
   235e8:	7720656c 68746469 3033223d 62202230     le width="300" b
   235f8:	6564726f 30223d72 0a0d3e22 3e72743c     order="0">..<tr>
   23608:	2064743c 67696c61 6c223d6e 22746665     <td align="left"
   23618:	6f663c3e 6620746e 3d656361 756f6322     ><font face="cou
   23628:	72656972 703c3e22 0d3e6572 2050490a     rier"><pre>..IP 
   23638:	20202020 20202020 61502020 74656b63               Packet
   23648:	65722073 76696563 0a0d6465 20202020     s received..    
   23658:	20202020 20202020 63615020 7374656b              Packets
   23668:	6e657320 200a0d74 20202020 20202020      sent..         
   23678:	20202020 77726f46 64656461 20200a0d         Forwaded..  
   23688:	20202020 20202020 44202020 70706f72                Dropp
   23698:	0a0d6465 65205049 726f7272 20202073     ed..IP errors   
   236a8:	20504920 73726576 2f6e6f69 64616568      IP version/head
   236b8:	6c207265 74676e65 200a0d68 20202020     er length..     
   236c8:	20202020 20202020 6c205049 74676e65             IP lengt
   236d8:	68202c68 20686769 65747962 20200a0d     h, high byte..  
   236e8:	20202020 20202020 49202020 656c2050                IP le
   236f8:	6874676e 6f6c202c 79622077 0a0d6574     ngth, low byte..
   23708:	20202020 20202020 20202020 20504920                  IP 
   23718:	67617266 746e656d 200a0d73 20202020     fragments..     
   23728:	20202020 20202020 64616548 63207265             Header c
   23738:	6b636568 0d6d7573 2020200a 20202020     hecksum..       
   23748:	20202020 72572020 20676e6f 746f7270           Wrong prot
   23758:	6c6f636f 43490a0d 2009504d 20202020     ocol..ICMP.     
   23768:	6b636150 20737465 65636572 64657669     Packets received
   23778:	20200a0d 20202020 20202020 50202020     ..             P
   23788:	656b6361 73207374 0d746e65 2020200a     ackets sent..   
   23798:	20202020 20202020 61502020 74656b63               Packet
   237a8:	72642073 6570706f 200a0d64 20202020     s dropped..     
   237b8:	20202020 20202020 65707954 72726520             Type err
   237c8:	0d73726f 2020200a 20202020 20202020     ors..           
   237d8:	68432020 736b6365 65206d75 726f7272       Checksum error
   237e8:	540a0d73 20205043 20202020 20202020     s..TCP          
   237f8:	6b636150 20737465 65636572 64657669     Packets received
   23808:	20200a0d 20202020 20202020 50202020     ..             P
   23818:	656b6361 73207374 0d746e65 2020200a     ackets sent..   
   23828:	20202020 20202020 61502020 74656b63               Packet
   23838:	72642073 6570706f 200a0d64 20202020     s dropped..     
   23848:	20202020 20202020 63656843 6d75736b             Checksum
   23858:	72726520 0d73726f 2020200a 20202020      errors..       
   23868:	20202020 61442020 70206174 656b6361           Data packe
   23878:	77207374 6f687469 41207475 0d734b43     ts without ACKs.
   23888:	2020200a 20202020 20202020 65522020     .             Re
   23898:	73746573 20200a0d 20202020 20202020     sets..          
   238a8:	52202020 61727465 696d736e 6f697373        Retransmissio
   238b8:	0d61736e 2020200a 20202020 20202020     nsa..           
   238c8:	79532020 6f74206e 6f6c6320 20646573       Syn to closed 
   238d8:	74726f70 44550a0d 20202050 20202020     port..UDP       
   238e8:	50202020 656b6361 64207374 70706f72        Packets dropp
   238f8:	0a0d6465 20202020 20202020 20202020     ed..            
   23908:	63615020 7374656b 63657220 65766965      Packets receive
   23918:	200a0d64 20202020 20202020 20202020     d..             
   23928:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   23938:	20202020 20202020 50202020 656b6361                Packe
   23948:	63207374 72656b68 090a0d72 20202020     ts chkerr...    
   23958:	206f4e20 6e6e6f63 69746365 61206e6f      No connection a
   23968:	696c6176 656c6261 2f3c0a0d 3e657270     valiable..</pre>
   23978:	6f662f3c 3c3e746e 3e64742f 3e64743c     </font></td><td>
   23988:	6e6f663c 61662074 223d6563 72756f63     <font face="cour
   23998:	22726569 72703c3e 21253e65 74656e20     ier"><pre>%! net
   239a8:	6174732d 0a0d7374 72702f3c 2f3c3e65     -stats..</pre></
   239b8:	746e6f66 742f3c3e 2f3c3e64 6c626174     font></td></tabl
   239c8:	0a0d3e65 6f662f3c 0d3e746e 622f3c0a     e>..</font>..</b
   239d8:	3e79646f 2f3c0a0d 6c6d7468 000a0d3e     ody>..</html>...

000239e8 <data_tcp_shtml>:
   239e8:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   239f8:	45505954 4d544820 5550204c 43494c42     TYPE HTML PUBLIC
   23a08:	2f2d2220 4333572f 54442f2f 54482044      "-//W3C//DTD HT
   23a18:	34204c4d 2031302e 6e617254 69746973     ML 4.01 Transiti
   23a28:	6c616e6f 4e452f2f 68222022 3a707474     onal//EN" "http:
   23a38:	77772f2f 33772e77 67726f2e 2f52542f     //www.w3.org/TR/
   23a48:	6c6d7468 6f6c2f34 2e65736f 22647464     html4/loose.dtd"
   23a58:	3c0a0d3e 6c6d7468 200a0d3e 65683c20     >..<html>..  <he
   23a68:	0d3e6461 2020200a 69743c20 3e656c74     ad>..    <title>
   23a78:	65657246 534f5452 67726f2e 50497520     FreeRTOS.org uIP
   23a88:	42455720 72657320 20726576 6f6d6564      WEB server demo
   23a98:	69742f3c 3e656c74 20200a0d 65682f3c     </title>..  </he
   23aa8:	0d3e6461 3c20200a 59444f42 3c0a0d3e     ad>..  <BODY>..<
   23ab8:	746e6f66 63616620 61223d65 6c616972     font face="arial
   23ac8:	0a0d3e22 6820613c 3d666572 646e6922     ">..<a href="ind
   23ad8:	732e7865 6c6d7468 61543e22 53206b73     ex.shtml">Task S
   23ae8:	73746174 3e612f3c 3e623c20 622f3c7c     tats</a> <b>|</b
   23af8:	613c203e 65726820 72223d66 69746e75     > <a href="runti
   23b08:	732e656d 6c6d7468 75523e22 6954206e     me.shtml">Run Ti
   23b18:	5320656d 73746174 3e612f3c 3e623c20     me Stats</a> <b>
   23b28:	622f3c7c 613c203e 65726820 73223d66     |</b> <a href="s
   23b38:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   23b48:	74617453 612f3c73 623c203e 2f3c7c3e     Stats</a> <b>|</
   23b58:	3c203e62 72682061 223d6665 2e706374     b> <a href="tcp.
   23b68:	6d746873 433e226c 656e6e6f 6f697463     shtml">Connectio
   23b78:	2f3c736e 3c203e61 3c7c3e62 203e622f     ns</a> <b>|</b> 
   23b88:	6820613c 3d666572 74746822 2f2f3a70     <a href="http://
   23b98:	2e777777 65657266 736f7472 67726f2e     www.freertos.org
   23ba8:	463e222f 52656572 20534f54 656d6f48     /">FreeRTOS Home
   23bb8:	65676170 3e612f3c 3e623c20 622f3c7c     page</a> <b>|</b
   23bc8:	613c203e 65726820 69223d66 68732e6f     > <a href="io.sh
   23bd8:	226c6d74 3c4f493e 203e612f 7c3e623c     tml">IO</a> <b>|
   23be8:	3e622f3c 20613c20 66657268 6f6c223d     </b> <a href="lo
   23bf8:	6a2e6f67 3e226770 204b3733 3c67706a     go.jpg">37K jpg<
   23c08:	0d3e612f 72623c0a 3e703c3e 683c0a0d     /a>..<br><p>..<h
   23c18:	0a0d3e72 3e72623c 683c0a0d 654e3e32     r>..<br>..<h2>Ne
   23c28:	726f7774 6f63206b 63656e6e 6e6f6974     twork connection
   23c38:	682f3c73 0a0d3e32 0d3e703c 61743c0a     s</h2>..<p>..<ta
   23c48:	3e656c62 743c0a0d 743c3e72 6f4c3e68     ble>..<tr><th>Lo
   23c58:	3c6c6163 3e68742f 3e68743c 6f6d6552     cal</th><th>Remo
   23c68:	2f3c6574 3c3e6874 533e6874 65746174     te</th><th>State
   23c78:	68742f3c 68743c3e 7465523e 736e6172     </th><th>Retrans
   23c88:	7373696d 736e6f69 68742f3c 68743c3e     missions</th><th
   23c98:	6d69543e 2f3c7265 3c3e6874 463e6874     >Timer</th><th>F
   23ca8:	7367616c 68742f3c 742f3c3e 0a0d3e72     lags</th></tr>..
   23cb8:	74202125 632d7063 656e6e6f 6f697463     %! tcp-connectio
   23cc8:	0a0d736e 72702f3c 2f3c3e65 746e6f66     ns..</pre></font
   23cd8:	3c0a0d3e 6e6f662f 0a0d3e74 6f622f3c     >..</font>..</bo
   23ce8:	0d3e7964 682f3c0a 3e6c6d74 0a0d0a0d     dy>..</html>....
   23cf8:	00000000                                ....

00023cfc <file_404_html>:
   23cfc:	00000000 0001b86c 0001b876 000000a8     ....l...v.......
   23d0c:	00000000                                ....

00023d10 <file_index_html>:
   23d10:	00023cfc 0001b920 0001b92c 000047e7     .<.. ...,....G..
   23d20:	00000000                                ....

00023d24 <file_io_shtml>:
   23d24:	00023d10 00020114 0002011e 00000338     .=..........8...
   23d34:	00000000                                ....

00023d38 <file_runtime_shtml>:
   23d38:	00023d24 00020458 00020467 0000036c     $=..X...g...l...
   23d48:	00000000                                ....

00023d4c <file_smoothie_min_js>:
   23d4c:	00023d38 000207d4 000207e5 00002ba1     8=...........+..
   23d5c:	00000000                                ....

00023d60 <file_stats_shtml>:
   23d60:	00023d4c 00023388 00023395 00000653     L=...3...3..S...
   23d70:	00000000                                ....

00023d74 <file_tcp_shtml>:
   23d74:	00023d60 000239e8 000239f3 00000306     `=...9...9......
   23d84:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   23d94:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   23da4:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   23db4:	000a0d25 20726d54 00637653              %...Tmr Svc.

00023dc0 <heapSTRUCT_SIZE>:
   23dc0:	00000008                                ....

00023dc4 <pcInterruptPriorityRegisters>:
   23dc4:	e000e3f0                                ....

00023dc8 <_global_impure_ptr>:
   23dc8:	200000d8 00000043                       ... C...

00023dd0 <blanks.3595>:
   23dd0:	20202020 20202020 20202020 20202020                     

00023de0 <zeroes.3596>:
   23de0:	30303030 30303030 30303030 30303030     0000000000000000
   23df0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   23e00:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   23e10:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   23e20:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   23e30:	00000030 69666e49 7974696e 00000000     0...Infinity....
   23e40:	004e614e                                NaN.

00023e44 <charset>:
   23e44:	00023e7c                                |>..

00023e48 <lconv>:
   23e48:	00023e78 00023e00 00023e00 00023e00     x>...>...>...>..
   23e58:	00023e00 00023e00 00023e00 00023e00     .>...>...>...>..
   23e68:	00023e00 00023e00 ffffffff ffffffff     .>...>..........
   23e78:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

00023e88 <__mprec_tens>:
   23e88:	00000000 3ff00000 00000000 40240000     .......?......$@
   23e98:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   23ea8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   23eb8:	00000000 412e8480 00000000 416312d0     .......A......cA
   23ec8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   23ed8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   23ee8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   23ef8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   23f08:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   23f18:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   23f28:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   23f38:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   23f48:	79d99db4 44ea7843                       ...yCx.D

00023f50 <p05.2463>:
   23f50:	00000005 00000019 0000007d 00000000     ........}.......

00023f60 <__mprec_bigtens>:
   23f60:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   23f70:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   23f80:	7f73bf3c 75154fdd                       <.s..O.u

00023f88 <__mprec_tinytens>:
   23f88:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   23f98:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   23fa8:	64ac6f43 0ac80628                       Co.d(...

00023fb0 <_init>:
   23fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   23fb2:	bf00      	nop
   23fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   23fb6:	bc08      	pop	{r3}
   23fb8:	469e      	mov	lr, r3
   23fba:	4770      	bx	lr

00023fbc <_fini>:
   23fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   23fbe:	bf00      	nop
   23fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   23fc2:	bc08      	pop	{r3}
   23fc4:	469e      	mov	lr, r3
   23fc6:	4770      	bx	lr

00023fc8 <__frame_dummy_init_array_entry>:
   23fc8:	0485 0000                                   ....

00023fcc <__do_global_dtors_aux_fini_array_entry>:
   23fcc:	0471 0000                                   q...
