xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
CLOCK_TEST_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/CLOCK_TEST/ip/CLOCK_TEST_clk_wiz_0_0/CLOCK_TEST_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
CLOCK_TEST_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/CLOCK_TEST/ip/CLOCK_TEST_clk_wiz_0_0/CLOCK_TEST_clk_wiz_0_0.v,incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
CLOCK_TEST.vhd,vhdl,xil_defaultlib,../../../bd/CLOCK_TEST/sim/CLOCK_TEST.vhd,incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"incdir="../../../../Testing_Platform.srcs/sources_1/bd/CLOCK_TEST/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
