FIRRTL version 1.2.0
circuit LinkInitSubmodule :
  module LinkInitSubmodule : @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 38:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 38:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 38:7]
    input io_fdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_fdi_lp_state_req_prev : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_fdi_lp_rxactive_sts : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_fdi_pl_inband_pres : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_fdi_pl_rxactive_req : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_fdi_pl_state_sts : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_rdi_pl_state_sts : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_rdi_pl_inband_pres : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_rdi_lp_state_req : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_link_state : UInt<4> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_active_entry : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    output io_linkinit_sb_snd : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_linkinit_sb_rcv : UInt<6> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]
    input io_linkinit_sb_rdy : UInt<1> @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 39:16]

    reg linkinit_state_reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 42:37]
    reg param_exch_sbmsg_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), param_exch_sbmsg_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 45:44]
    reg param_exch_sbmsg_snt_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), param_exch_sbmsg_snt_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 46:44]
    reg active_sbmsg_req_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 49:44]
    reg active_sbmsg_rsp_rcv_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 50:44]
    reg active_sbmsg_ext_rsp_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 51:43]
    reg active_sbmsg_ext_req_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), active_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 52:43]
    reg transition_to_active_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), transition_to_active_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 54:43]
    node _T = eq(io_link_state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:24]
    node _T_1 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_2 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_3 = eq(_T_1, _T_2) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_0 = mux(io_rdi_pl_inband_pres, UInt<1>("h1"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 85:41 86:34 88:34]
    node _T_4 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_5 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_6 = eq(_T_4, _T_5) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_7 = eq(io_rdi_pl_state_sts, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 94:38]
    node _GEN_1 = mux(_T_7, UInt<2>("h2"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 94:59 95:34 97:34]
    node _T_8 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_9 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_10 = eq(_T_8, _T_9) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_11 = eq(param_exch_sbmsg_snt_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 105:18]
    node _GEN_2 = mux(_T_11, UInt<6>("h24"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 105:46 106:34 108:34]
    node _T_12 = eq(io_linkinit_sb_rcv, UInt<6>("h24")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 112:37]
    node _GEN_3 = mux(_T_12, UInt<1>("h1"), param_exch_sbmsg_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 112:65 113:43 115:43]
    node _T_13 = eq(io_linkinit_sb_snd, UInt<6>("h24")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 118:59]
    node _T_14 = and(io_linkinit_sb_rdy, _T_13) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 118:37]
    node _GEN_4 = mux(_T_14, UInt<1>("h1"), param_exch_sbmsg_snt_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 118:88 119:43 121:43]
    node _T_15 = and(param_exch_sbmsg_snt_flag, param_exch_sbmsg_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 125:44]
    node _GEN_5 = mux(_T_15, UInt<2>("h3"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 125:74 126:36 128:36]
    node _T_16 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_17 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_18 = eq(_T_16, _T_17) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_6 = mux(active_sbmsg_req_rcv_flag, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 136:45 137:47 139:47]
    node _T_19 = and(io_fdi_lp_rxactive_sts, io_linkinit_fdi_pl_rxactive_req) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:41]
    node _T_20 = eq(active_sbmsg_ext_rsp_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:79]
    node _T_21 = and(_T_19, _T_20) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:76]
    node _T_22 = eq(active_sbmsg_ext_req_reg, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 144:52]
    node _T_23 = and(transition_to_active_reg, _T_22) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 144:49]
    node _GEN_7 = mux(_T_23, UInt<6>("h1"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 144:79 145:36 147:34]
    node _GEN_8 = mux(_T_21, UInt<6>("h11"), _GEN_7) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 142:106 143:36]
    node _T_24 = eq(io_linkinit_sb_rcv, UInt<6>("h11")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 150:37]
    node _GEN_9 = mux(_T_24, UInt<1>("h1"), active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 150:69 151:41 153:41]
    node _T_25 = eq(io_linkinit_sb_rcv, UInt<6>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 156:37]
    node _GEN_10 = mux(_T_25, UInt<1>("h1"), active_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 156:69 157:41 159:41]
    node _T_26 = eq(io_linkinit_sb_snd, UInt<6>("h11")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 162:37]
    node _T_27 = and(_T_26, io_linkinit_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 162:68]
    node _GEN_11 = mux(_T_27, UInt<1>("h1"), active_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 162:91 163:40 165:40]
    node _T_28 = eq(io_linkinit_sb_snd, UInt<6>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 168:37]
    node _T_29 = and(_T_28, io_linkinit_sb_rdy) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 168:68]
    node _GEN_12 = mux(_T_29, UInt<1>("h1"), active_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 168:91 169:40 171:40]
    node _T_30 = eq(io_fdi_lp_state_req, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 174:38]
    node _T_31 = eq(io_fdi_lp_state_req_prev, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 175:43]
    node _T_32 = and(_T_30, _T_31) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 174:61]
    node _GEN_13 = mux(_T_32, UInt<1>("h1"), transition_to_active_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 175:64 176:40 178:40]
    node _T_33 = and(active_sbmsg_ext_rsp_reg, active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 181:43]
    node _GEN_14 = mux(_T_33, UInt<3>("h4"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 181:73 182:34 184:34]
    node _T_34 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_35 = asUInt(linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _T_36 = eq(_T_34, _T_35) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_15 = mux(_T_36, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 189:29 66:23 78:34]
    node _GEN_16 = mux(_T_36, UInt<6>("h0"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 194:32 69:26 78:34]
    node _GEN_17 = mux(_T_36, UInt<3>("h4"), linkinit_state_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 195:32 78:34 42:37]
    node _GEN_18 = mux(_T_18, UInt<1>("h1"), _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 133:44]
    node _GEN_19 = mux(_T_18, _GEN_6, _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_20 = mux(_T_18, _GEN_8, _GEN_16) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_21 = mux(_T_18, _GEN_9, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_22 = mux(_T_18, _GEN_10, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_23 = mux(_T_18, _GEN_11, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_24 = mux(_T_18, _GEN_12, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_25 = mux(_T_18, _GEN_13, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _GEN_26 = mux(_T_18, _GEN_14, _GEN_17) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_27 = mux(_T_18, UInt<1>("h0"), _GEN_15) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 66:23 78:34]
    node _GEN_28 = mux(_T_10, UInt<1>("h1"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 102:42]
    node _GEN_29 = mux(_T_10, _GEN_2, _GEN_20) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_30 = mux(_T_10, _GEN_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 70:33 78:34]
    node _GEN_31 = mux(_T_10, _GEN_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 71:33 78:34]
    node _GEN_32 = mux(_T_10, _GEN_5, _GEN_26) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_33 = mux(_T_10, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 58:36]
    node _GEN_34 = mux(_T_10, UInt<1>("h0"), _GEN_19) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 68:39]
    node _GEN_35 = mux(_T_10, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_36 = mux(_T_10, UInt<1>("h0"), _GEN_22) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_37 = mux(_T_10, UInt<1>("h0"), _GEN_23) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_38 = mux(_T_10, UInt<1>("h0"), _GEN_24) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_39 = mux(_T_10, UInt<1>("h0"), _GEN_25) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _GEN_40 = mux(_T_10, UInt<1>("h0"), _GEN_27) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 66:23 78:34]
    node _GEN_41 = mux(_T_6, UInt<1>("h1"), _GEN_28) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 93:42]
    node _GEN_42 = mux(_T_6, _GEN_1, _GEN_32) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_43 = mux(_T_6, UInt<6>("h0"), _GEN_29) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 69:26 78:34]
    node _GEN_44 = mux(_T_6, UInt<1>("h0"), _GEN_30) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 70:33 78:34]
    node _GEN_45 = mux(_T_6, UInt<1>("h0"), _GEN_31) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 71:33 78:34]
    node _GEN_46 = mux(_T_6, UInt<1>("h0"), _GEN_33) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 58:36]
    node _GEN_47 = mux(_T_6, UInt<1>("h0"), _GEN_34) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 68:39]
    node _GEN_48 = mux(_T_6, UInt<1>("h0"), _GEN_35) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_49 = mux(_T_6, UInt<1>("h0"), _GEN_36) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_50 = mux(_T_6, UInt<1>("h0"), _GEN_37) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_51 = mux(_T_6, UInt<1>("h0"), _GEN_38) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_52 = mux(_T_6, UInt<1>("h0"), _GEN_39) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _GEN_53 = mux(_T_6, UInt<1>("h0"), _GEN_40) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 66:23 78:34]
    node _GEN_54 = mux(_T_3, UInt<1>("h0"), _GEN_53) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 81:29]
    node _GEN_55 = mux(_T_3, UInt<1>("h0"), _GEN_41) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 82:42]
    node _GEN_56 = mux(_T_3, UInt<1>("h0"), _GEN_47) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 83:45]
    node _GEN_57 = mux(_T_3, UInt<6>("h0"), _GEN_43) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 84:32]
    node _GEN_58 = mux(_T_3, _GEN_0, _GEN_42) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34]
    node _GEN_59 = mux(_T_3, UInt<1>("h0"), _GEN_44) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 70:33 78:34]
    node _GEN_60 = mux(_T_3, UInt<1>("h0"), _GEN_45) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 71:33 78:34]
    node _GEN_61 = mux(_T_3, UInt<1>("h0"), _GEN_46) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 78:34 58:36]
    node _GEN_62 = mux(_T_3, UInt<1>("h0"), _GEN_48) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 73:33 78:34]
    node _GEN_63 = mux(_T_3, UInt<1>("h0"), _GEN_49) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 72:33 78:34]
    node _GEN_64 = mux(_T_3, UInt<1>("h0"), _GEN_50) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 74:32 78:34]
    node _GEN_65 = mux(_T_3, UInt<1>("h0"), _GEN_51) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 75:32 78:34]
    node _GEN_66 = mux(_T_3, UInt<1>("h0"), _GEN_52) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 76:32 78:34]
    node _T_37 = eq(io_link_state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:30]
    node _GEN_67 = mux(_T_37, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 199:23 208:23]
    node _GEN_68 = mux(_T_37, UInt<6>("h0"), UInt<6>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 204:26 212:26]
    node _GEN_69 = mux(_T_37, UInt<3>("h4"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 205:26 207:26]
    node _GEN_70 = mux(_T_37, param_exch_sbmsg_rcv_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 213:33 45:44]
    node _GEN_71 = mux(_T_37, param_exch_sbmsg_snt_flag, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 198:50 214:33 46:44]
    node _GEN_72 = mux(_T, _GEN_54, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_73 = mux(_T, _GEN_55, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_74 = mux(_T, _GEN_56, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_75 = mux(_T, _GEN_57, _GEN_68) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_76 = mux(_T, _GEN_59, _GEN_70) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_77 = mux(_T, _GEN_60, _GEN_71) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_78 = mux(_T, _GEN_63, active_sbmsg_req_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 49:44 64:44]
    node _GEN_79 = mux(_T, _GEN_62, active_sbmsg_rsp_rcv_flag) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 50:44 64:44]
    node _GEN_80 = mux(_T, _GEN_64, active_sbmsg_ext_rsp_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 51:43 64:44]
    node _GEN_81 = mux(_T, _GEN_65, active_sbmsg_ext_req_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 52:43 64:44]
    node _GEN_82 = mux(_T, _GEN_66, transition_to_active_reg) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 54:43 64:44]
    node _GEN_83 = mux(_T, _GEN_58, _GEN_69) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    node _GEN_84 = mux(_T, _GEN_61, _GEN_67) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 64:44]
    io_linkinit_fdi_pl_inband_pres <= _GEN_84
    io_linkinit_fdi_pl_rxactive_req <= _GEN_74
    io_linkinit_fdi_pl_state_sts <= pad(_GEN_72, 4)
    io_linkinit_rdi_lp_state_req <= pad(_GEN_73, 4)
    io_active_entry <= _GEN_72
    io_linkinit_sb_snd <= _GEN_75
    linkinit_state_reg <= mux(reset, UInt<1>("h0"), _GEN_83) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 42:{37,37}]
    param_exch_sbmsg_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_76) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 45:{44,44}]
    param_exch_sbmsg_snt_flag <= mux(reset, UInt<1>("h0"), _GEN_77) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 46:{44,44}]
    active_sbmsg_req_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_78) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 49:{44,44}]
    active_sbmsg_rsp_rcv_flag <= mux(reset, UInt<1>("h0"), _GEN_79) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 50:{44,44}]
    active_sbmsg_ext_rsp_reg <= mux(reset, UInt<1>("h0"), _GEN_80) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 51:{43,43}]
    active_sbmsg_ext_req_reg <= mux(reset, UInt<1>("h0"), _GEN_81) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 52:{43,43}]
    transition_to_active_reg <= mux(reset, UInt<1>("h0"), _GEN_82) @[generators/uciedigital/src/main/scala/d2dadapter/LinkInitSubmodule.scala 54:{43,43}]
