--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock account
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
coin_half   |   25.464(R)|   -0.242(R)|account_IBUF      |   0.000|
coin_one    |   24.689(R)|   -3.606(R)|account_IBUF      |   0.000|
coin_return |   20.942(R)|   -0.610(R)|account_IBUF      |   0.000|
full_stock  |   17.034(R)|    0.392(R)|account_IBUF      |   0.000|
sell_cola   |   17.383(R)|   -0.650(R)|account_IBUF      |   0.000|
sell_milk   |    9.024(R)|    0.214(R)|account_IBUF      |   0.000|
sell_tea    |   13.401(R)|    0.634(R)|account_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Clock account to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DP          |   10.267(R)|account_IBUF      |   0.000|
a_to_g<0>   |   10.688(R)|account_IBUF      |   0.000|
a_to_g<1>   |   10.617(R)|account_IBUF      |   0.000|
a_to_g<2>   |   10.564(R)|account_IBUF      |   0.000|
a_to_g<3>   |   11.064(R)|account_IBUF      |   0.000|
a_to_g<4>   |   10.438(R)|account_IBUF      |   0.000|
a_to_g<5>   |   10.690(R)|account_IBUF      |   0.000|
a_to_g<6>   |   10.346(R)|account_IBUF      |   0.000|
an<0>       |    9.943(R)|account_IBUF      |   0.000|
an<1>       |    9.940(R)|account_IBUF      |   0.000|
an<2>       |   10.288(R)|account_IBUF      |   0.000|
an<3>       |    9.606(R)|account_IBUF      |   0.000|
cola_out    |    6.661(R)|account_IBUF      |   0.000|
milk_out    |    6.617(R)|account_IBUF      |   0.000|
tea_out     |    7.356(R)|account_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DP          |   14.251(R)|clk_BUFGP         |   0.000|
a_to_g<0>   |   10.863(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |   10.759(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |   10.668(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |   11.139(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |   10.613(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |   10.813(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |   10.488(R)|clk_BUFGP         |   0.000|
an<0>       |   13.927(R)|clk_BUFGP         |   0.000|
an<1>       |   13.924(R)|clk_BUFGP         |   0.000|
an<2>       |   14.272(R)|clk_BUFGP         |   0.000|
an<3>       |   13.590(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock account
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
account        |   25.867|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
account        |    7.359|    5.445|         |         |
clk            |    5.452|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Apr 10 10:41:14 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



