// Seed: 1051734087
wire id_4 = id_4, id_5;
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  logic id_5;
  logic id_6, id_7, id_8, id_9, id_10;
  type_14 id_11 (
      {id_9 & id_1},
      1,
      id_4
  );
endmodule
