$date
	Thu Oct 08 19:57:32 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_stimulus $end
$var wire 1 ! dout_3 $end
$var wire 1 " dout_2 $end
$var wire 1 # dout_1 $end
$var wire 1 $ dout_0 $end
$var reg 1 % d_en $end
$var reg 1 & din_0 $end
$var reg 1 ' din_1 $end
$scope module decoder_24_for_stimulus $end
$var wire 1 % d_en $end
$var wire 1 & din_0 $end
$var wire 1 ' din_1 $end
$var wire 1 $ dout_0 $end
$var wire 1 # dout_1 $end
$var wire 1 " dout_2 $end
$var wire 1 ! dout_3 $end
$var wire 1 ( w_not0 $end
$var wire 1 ) w_not1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
0(
1&
#10
1(
0)
0&
1'
#15
0(
1&
#20
1$
1(
1)
0&
0'
1%
#25
0$
0(
1#
1&
#30
1"
1(
0#
0)
0&
1'
#35
0"
0(
1!
1&
