// Seed: 3151522123
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    output uwire id_3
);
  tri0 id_5 = id_0;
  generate
    if (-1 || 1 ==? 1 || -1) assign id_5 = id_5 == 1;
    else begin : LABEL_0
      assign id_3 = 1'b0;
      if (1) supply1 id_6 = id_1 - id_1;
    end
  endgenerate
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output logic id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  tri   id_8,
    input  tri1  id_9,
    input  uwire id_10
    , id_13,
    output tri0  id_11
);
  always @(posedge -1) begin : LABEL_0
    id_5 <= id_1;
    disable id_14;
    #1;
  end
  module_0 modCall_1 (
      id_0,
      id_7,
      id_6,
      id_11
  );
endmodule
