/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [10:0] _02_;
  reg [9:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [15:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire [14:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_4z[1] & in_data[122]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_2z[1]);
  assign celloutsig_1_0z = ~in_data[143];
  assign celloutsig_1_7z = ~celloutsig_1_12z;
  assign celloutsig_0_14z = ~celloutsig_0_13z;
  assign celloutsig_0_13z = ~((celloutsig_0_9z[0] | celloutsig_0_10z) & celloutsig_0_0z);
  assign celloutsig_0_20z = ~((_00_ | celloutsig_0_7z) & in_data[6]);
  assign celloutsig_0_35z = celloutsig_0_5z[10] | ~(celloutsig_0_21z);
  assign celloutsig_0_7z = celloutsig_0_0z | ~(celloutsig_0_6z);
  assign celloutsig_1_17z = celloutsig_1_7z | ~(celloutsig_1_15z[1]);
  assign celloutsig_0_50z = celloutsig_0_2z[1] ^ celloutsig_0_41z[0];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[13];
  assign celloutsig_0_37z = { celloutsig_0_23z[5:2], celloutsig_0_22z } + { _01_[4], celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_23z = { celloutsig_0_19z[2:0], celloutsig_0_15z, celloutsig_0_13z } + { celloutsig_0_12z[3:1], celloutsig_0_20z, celloutsig_0_9z };
  reg [10:0] _18_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 11'h000;
    else _18_ <= celloutsig_0_5z[14:4];
  assign { _02_[10:6], _01_[4], _02_[4:1], _00_ } = _18_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { _02_[10:6], _01_[4], _02_[4:1] };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_11z } & { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_48z = celloutsig_0_40z[5:2] / { 1'h1, celloutsig_0_34z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_4z } >= { celloutsig_1_4z[7:1], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_25z = { in_data[76:58], celloutsig_0_12z, _02_[10:6], _01_[4], _02_[4:1], _00_ } > { celloutsig_0_23z[1:0], _02_[10:6], _01_[4], _02_[4:1], _00_, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_46z = { celloutsig_0_36z[2], celloutsig_0_36z[2], 1'h0 } <= { celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_39z };
  assign celloutsig_0_49z = { celloutsig_0_37z[4:3], celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_9z } <= celloutsig_0_31z[8:2];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, 4'h0, celloutsig_0_4z[2:0], celloutsig_0_0z } <= in_data[56:33];
  assign celloutsig_0_65z = celloutsig_0_48z <= { celloutsig_0_60z[3], celloutsig_0_25z, celloutsig_0_49z, celloutsig_0_16z };
  assign celloutsig_1_3z = { celloutsig_1_1z[6:5], celloutsig_1_0z } <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_4z[1], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z } <= { celloutsig_0_5z[4:2], celloutsig_0_5z };
  assign celloutsig_0_77z = ! { celloutsig_0_16z, celloutsig_0_50z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_65z };
  assign celloutsig_1_12z = ! in_data[168:154];
  assign celloutsig_0_16z = ! { celloutsig_0_5z[9:1], celloutsig_0_2z };
  assign celloutsig_0_18z = ! { _02_[6], _01_[4], _02_[4:1] };
  assign celloutsig_0_33z = ! { celloutsig_0_31z[8:1], celloutsig_0_18z };
  assign celloutsig_0_56z = celloutsig_0_34z < celloutsig_0_5z[13:11];
  assign celloutsig_1_18z = { in_data[114:112], celloutsig_1_8z } < { celloutsig_1_12z, celloutsig_1_2z[3], celloutsig_1_11z[1], 1'h0 };
  assign celloutsig_0_19z = - { 3'h0, celloutsig_0_4z[2:1] };
  assign celloutsig_1_15z = ~ celloutsig_1_2z[4:2];
  assign celloutsig_0_2z = ~ { in_data[30:29], celloutsig_0_1z };
  assign celloutsig_0_22z = & { _01_[4], celloutsig_0_21z, celloutsig_0_20z, _02_[6], _02_[4:2], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_26z = | { celloutsig_0_5z[13:8], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_39z = | { celloutsig_0_31z[9:6], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_10z = | { celloutsig_0_8z, in_data[13:8] };
  assign celloutsig_0_0z = ~^ in_data[77:75];
  assign celloutsig_0_21z = ~^ { celloutsig_0_11z[3:2], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[12:1], celloutsig_0_2z } >> { 1'h0, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = in_data[172:163] >> { in_data[105:97], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[9:2] >> celloutsig_1_1z[8:1];
  assign celloutsig_1_19z = in_data[105:96] >> { celloutsig_1_4z[5:3], celloutsig_1_7z, celloutsig_1_9z[3:2], 1'h0, celloutsig_1_9z[0], celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_34z = { celloutsig_0_23z[2:1], celloutsig_0_14z } >> { _01_[4], celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_76z = { celloutsig_0_12z[2:1], celloutsig_0_7z } >> { celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_65z };
  assign celloutsig_0_40z = { 2'h0, celloutsig_0_4z[2:0], celloutsig_0_15z, celloutsig_0_6z } >>> { _03_[5:3], celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_35z };
  assign celloutsig_0_31z = { celloutsig_0_2z[0], celloutsig_0_5z } >>> { celloutsig_0_5z[12:10], 1'h0, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_28z[4:3], celloutsig_0_28z[4], 1'h1, celloutsig_0_28z[0], celloutsig_0_28z[4:3], celloutsig_0_28z[4], 1'h1, celloutsig_0_28z[0] };
  assign celloutsig_0_41z = in_data[87:83] ~^ { celloutsig_0_37z[2:0], celloutsig_0_33z, celloutsig_0_25z };
  assign celloutsig_1_1z = in_data[146:137] ~^ { in_data[99:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_5z[9:8], celloutsig_0_1z } ~^ { celloutsig_0_2z[1], celloutsig_0_8z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_15z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_27z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_0_4z[2:0] = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ in_data[28:26];
  assign { celloutsig_0_36z[0], celloutsig_0_36z[3:2] } = ~ { celloutsig_0_18z, _02_[7], celloutsig_0_0z };
  assign { celloutsig_0_60z[1], celloutsig_0_60z[3], celloutsig_0_60z[13:4], celloutsig_0_60z[2], celloutsig_0_60z[16:14] } = ~ { celloutsig_0_56z, celloutsig_0_46z, _03_, celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_1_6z[4:1] = celloutsig_1_1z[4:1] ~^ { celloutsig_1_2z[9:7], celloutsig_1_3z };
  assign { celloutsig_1_9z[0], celloutsig_1_9z[3:2] } = ~ { celloutsig_1_8z, celloutsig_1_6z[2:1] };
  assign { celloutsig_0_28z[0], celloutsig_0_28z[4:3] } = ~ { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_11z[1] = celloutsig_1_2z[2] ^ celloutsig_1_0z;
  assign _01_[3:0] = { celloutsig_0_9z, celloutsig_0_18z };
  assign { _02_[5], _02_[0] } = { _01_[4], _00_ };
  assign celloutsig_0_28z[2:1] = { celloutsig_0_28z[4], 1'h1 };
  assign celloutsig_0_36z[1] = celloutsig_0_36z[2];
  assign celloutsig_0_4z[6:3] = 4'h0;
  assign celloutsig_0_60z[0] = celloutsig_0_60z[1];
  assign { celloutsig_1_11z[2], celloutsig_1_11z[0] } = { celloutsig_1_2z[3], 1'h0 };
  assign celloutsig_1_6z[0] = 1'h1;
  assign celloutsig_1_9z[1] = 1'h0;
  assign { out_data[128], out_data[105:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
