Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,2068
design__instance__area,251476
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,67
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
power__internal__total,41872752
power__switching__total,0.00026222021551802754
power__leakage__total,0.000020833476810366847
power__total,41872752
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.510807632872328
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.29872180574671436
timing__hold__ws__corner:min_ss_100C_1v60,0.8292694543553439
timing__setup__ws__corner:min_ss_100C_1v60,-0.13593571097962862
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,-1.4589441179216758
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.13593571097962862
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.829269
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,18
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.135936
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,4
design__max_slew_violation__count,75
design__max_fanout_violation__count,14
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.510807632872328
clock__skew__worst_setup,0.29872180574671436
timing__hold__ws,0.8292694543553439
timing__setup__ws,-0.29885517129131933
timing__hold__tns,0
timing__setup__tns,-4.7047052030270455
timing__hold__wns,0
timing__setup__wns,-0.29885517129131933
timing__hold_vio__count,0
timing__hold_r2r__ws,0.829269
timing__hold_r2r_vio__count,0
timing__setup_vio__count,68
timing__setup_r2r__ws,-0.298855
timing__setup_r2r_vio__count,22
design__die__bbox,0.0 0.0 550.0 750.0
design__core__bbox,5.52 10.88 544.18 737.12
design__io,70
design__die__area,412500
design__core__area,391196
design__instance__count__stdcell,2066
design__instance__area__stdcell,4445.51
design__instance__count__macros,2
design__instance__area__macros,247031
design__instance__utilization,0.642839
design__instance__utilization__stdcell,0.0308361
design__instance__count__class:macro,2
design__instance__count__class:inverter,26
design__instance__count__class:sequential_cell,25
design__instance__count__class:multi_input_combinational_cell,35
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10186
design__instance__count__class:tap_cell,1530
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
floorplan__design__io,68
design__io__hpwl,11722911
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.396075
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.274766
timing__hold__ws__corner:nom_tt_025C_1v80,0.324006
timing__setup__ws__corner:nom_tt_025C_1v80,1.18362
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324006
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.20976
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24858.9
design__violations,0
design__instance__count__class:timing_repair_buffer,87
design__instance__count__class:clock_buffer,7
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,355
antenna_diodes_count,3
route__net,262
route__net__special,2
route__drc_errors__iter:1,42
route__wirelength__iter:1,31125
route__drc_errors__iter:2,9
route__wirelength__iter:2,31063
route__drc_errors__iter:3,4
route__wirelength__iter:3,31067
route__drc_errors__iter:4,0
route__wirelength__iter:4,31060
route__drc_errors,0
route__wirelength,31060
route__vias,1865
route__vias__singlecut,1865
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,741.8
timing__unannotated_net__count__corner:min_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,71
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5349525418501356
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3040451032557402
timing__hold__ws__corner:nom_ss_100C_1v60,0.8387706322464953
timing__setup__ws__corner:nom_ss_100C_1v60,-0.2466564800000533
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,-3.3960710760359576
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.2466564800000533
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.838771
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,25
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.246656
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,9
timing__unannotated_net__count__corner:nom_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,75
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5537352955119565
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31209744005877965
timing__hold__ws__corner:max_ss_100C_1v60,0.8497547350735783
timing__setup__ws__corner:max_ss_100C_1v60,-0.29885517129131933
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,-4.7047052030270455
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.29885517129131933
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.849755
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,25
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.298855
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,9
timing__unannotated_net__count__corner:max_ss_100C_1v60,5
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count,5
timing__unannotated_net_filtered__count,0
