# Reading C:/altera/91/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab8_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\91\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab8.vho}
# Model Technology ModelSim ALTERA vcom 6.5b Compiler 2009.10 Oct  1 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package stratixii_atom_pack
# -- Loading package stratixii_components
# -- Compiling entity sixteenregisterfile
# -- Compiling architecture structure of sixteenregisterfile
# 
# do C:/Lab8/SixteenRegisterFile.do
# vsim SixteenRegisterFile
# vsim SixteenRegisterFile 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading stratixii.stratixii_atom_pack(body)
# Loading stratixii.stratixii_components
# Loading work.sixteenregisterfile(structure)
# Loading stratixii.stratixii_lcell_ff(vital_lcell_ff)
# Loading stratixii.stratixii_and1(altvital)
# Loading ieee.std_logic_arith(body)
# Loading stratixii.stratixii_io(structure)
# Loading stratixii.stratixii_io_register(vital_io_reg)
# Loading stratixii.stratixii_io_latch(vital_io_latch)
# Loading stratixii.stratixii_mux21(altvital)
# Loading stratixii.stratixii_asynch_io(behave)
# Loading stratixii.stratixii_clkctrl(vital_clkctrl)
# Loading stratixii.stratixii_ena_reg(behave)
# Loading stratixii.stratixii_lcell_comb(vital_lcell_comb)
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# add wave Reset
# add wave Enable
# add wave Clock
# add wave RegD
# add wave RegT
# add wave RegS
# add wave DataD
# add wave DataS
# add wave DataT
# 
# force RegD 0000 0, 0001 20, 0010 40, 0011 60, 0100 80, 0101 100, 0110 120, 0111 140, 1000 160, 1001 180, 1010 200, 1011 220, 1100 240, 1101 260, 1110 280, 1111 300
# force Clock 0 0, 1 10 -repeat 20
# force Reset 0 0
# force Enable 1 0
# force RegS 0000 0, 0000 20, 0001 40, 0010 60, 0010 80, 0010 100, 0011 120, 0011 140, 0011 160, 0100 180, 0100 200, 0100 220, 0101 240, 0101 260, 0110 280, 0110 300, 0110 320
# force RegT 0000 0, 0000 20, 0000 40, 0001 60, 0010 80, 0010 100, 0010 120, 0011 140, 0011 160, 0011 180, 0100 200, 0100 220, 0100 240, 0101 260, 0101 280, 0101 300, 0110 320, 0110 340
# force DataD 0101011010110101 0
# run 340
