module Shift_Right(
  input clk,
  input en,
  input load,
  input [7:0] d,
  output [7:0] q );
  
  reg [7:0]q;

    always @(posedge clk) begin
        case({load,en})
          2'b00: q<=q;
          2'b01: q<={1'b0,q[7:1]};
          2'b10: q<=d;
          2'b11: q<=d;
        endcase
    end
endmodule