#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 12 10:24:50 2021
# Process ID: 19212
# Current directory: D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.runs/synth_1
# Command line: vivado.exe -log inPlaceNTT_DIF.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source inPlaceNTT_DIF.tcl
# Log file: D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.runs/synth_1/inPlaceNTT_DIF.vds
# Journal file: D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source inPlaceNTT_DIF.tcl -notrace
Command: synth_design -top inPlaceNTT_DIF -part xcvu13p-fhga2104-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Device 21-403] Loading part xcvu13p-fhga2104-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1645.883 ; gain = 158.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:11686]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5839]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_7_64_128_128_64_1_gen' (1#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5839]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5806]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_7_64_128_128_64_1_gen' (2#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5806]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5773]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_7_64_128_128_64_1_gen' (3#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5773]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_12_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5740]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_12_7_64_128_128_64_1_gen' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5740]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_13_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5707]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_13_7_64_128_128_64_1_gen' (5#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5707]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_14_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5674]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_14_7_64_128_128_64_1_gen' (6#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5674]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_15_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5641]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_15_7_64_128_128_64_1_gen' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5641]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5608]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_7_64_128_128_64_1_gen' (8#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5608]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_17_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5587]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_17_7_64_128_128_64_1_gen' (9#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5587]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_18_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5566]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_18_7_64_128_128_64_1_gen' (10#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5566]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_19_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5545]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_19_7_64_128_128_64_1_gen' (11#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5545]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_20_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5524]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_20_7_64_128_128_64_1_gen' (12#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5524]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_21_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5503]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_21_7_64_128_128_64_1_gen' (13#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5503]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_22_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5482]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_22_7_64_128_128_64_1_gen' (14#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5482]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_23_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5461]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_23_7_64_128_128_64_1_gen' (15#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5461]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_24_7_64_128_128_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5440]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_24_7_64_128_128_64_1_gen' (16#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5440]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_core' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:7262]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
	Parameter rscid bound to: 5 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1' (17#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_io_sync_v2' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:55]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_io_sync_v2' (18#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:55]
INFO: [Synth 8-6157] synthesizing module 'modulo' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5345]
INFO: [Synth 8-6157] synthesizing module 'modulo_core' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:287]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized0' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized0' (18#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized1' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized1' (18#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_out_dreg_v2' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:87]
	Parameter rscid bound to: 3 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_out_dreg_v2' (19#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:87]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized2' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
	Parameter rscid bound to: 8 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized2' (19#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_rem' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:102]
	Parameter width_a bound to: 65 - type: integer 
	Parameter width_b bound to: 65 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_rem' (20#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:102]
INFO: [Synth 8-6155] done synthesizing module 'modulo_core' (21#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:287]
INFO: [Synth 8-6155] done synthesizing module 'modulo' (22#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5345]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5375]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5' (23#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5375]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5__parameterized0' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5375]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5__parameterized0' (23#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5375]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_core_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:7244]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_core_wait_dp' (24#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:7244]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIF_core_core_fsm' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5872]
	Parameter main_C_0 bound to: 8'b00000000 
	Parameter STAGE_LOOP_C_0 bound to: 8'b00000001 
	Parameter COMP_LOOP_C_0 bound to: 8'b00000010 
	Parameter COMP_LOOP_C_1 bound to: 8'b00000011 
	Parameter COMP_LOOP_C_2 bound to: 8'b00000100 
	Parameter COMP_LOOP_C_3 bound to: 8'b00000101 
	Parameter COMP_LOOP_C_4 bound to: 8'b00000110 
	Parameter COMP_LOOP_C_5 bound to: 8'b00000111 
	Parameter COMP_LOOP_C_6 bound to: 8'b00001000 
	Parameter COMP_LOOP_C_7 bound to: 8'b00001001 
	Parameter COMP_LOOP_C_8 bound to: 8'b00001010 
	Parameter COMP_LOOP_C_9 bound to: 8'b00001011 
	Parameter COMP_LOOP_C_10 bound to: 8'b00001100 
	Parameter COMP_LOOP_C_11 bound to: 8'b00001101 
	Parameter COMP_LOOP_C_12 bound to: 8'b00001110 
	Parameter COMP_LOOP_C_13 bound to: 8'b00001111 
	Parameter COMP_LOOP_C_14 bound to: 8'b00010000 
	Parameter COMP_LOOP_C_15 bound to: 8'b00010001 
	Parameter COMP_LOOP_C_16 bound to: 8'b00010010 
	Parameter COMP_LOOP_C_17 bound to: 8'b00010011 
	Parameter COMP_LOOP_C_18 bound to: 8'b00010100 
	Parameter COMP_LOOP_C_19 bound to: 8'b00010101 
	Parameter COMP_LOOP_C_20 bound to: 8'b00010110 
	Parameter COMP_LOOP_C_21 bound to: 8'b00010111 
	Parameter COMP_LOOP_C_22 bound to: 8'b00011000 
	Parameter COMP_LOOP_C_23 bound to: 8'b00011001 
	Parameter COMP_LOOP_C_24 bound to: 8'b00011010 
	Parameter COMP_LOOP_C_25 bound to: 8'b00011011 
	Parameter COMP_LOOP_C_26 bound to: 8'b00011100 
	Parameter COMP_LOOP_C_27 bound to: 8'b00011101 
	Parameter COMP_LOOP_C_28 bound to: 8'b00011110 
	Parameter COMP_LOOP_C_29 bound to: 8'b00011111 
	Parameter COMP_LOOP_C_30 bound to: 8'b00100000 
	Parameter COMP_LOOP_C_31 bound to: 8'b00100001 
	Parameter COMP_LOOP_C_32 bound to: 8'b00100010 
	Parameter COMP_LOOP_C_33 bound to: 8'b00100011 
	Parameter COMP_LOOP_C_34 bound to: 8'b00100100 
	Parameter COMP_LOOP_C_35 bound to: 8'b00100101 
	Parameter COMP_LOOP_C_36 bound to: 8'b00100110 
	Parameter COMP_LOOP_C_37 bound to: 8'b00100111 
	Parameter COMP_LOOP_C_38 bound to: 8'b00101000 
	Parameter COMP_LOOP_C_39 bound to: 8'b00101001 
	Parameter COMP_LOOP_C_40 bound to: 8'b00101010 
	Parameter COMP_LOOP_C_41 bound to: 8'b00101011 
	Parameter COMP_LOOP_C_42 bound to: 8'b00101100 
	Parameter COMP_LOOP_C_43 bound to: 8'b00101101 
	Parameter COMP_LOOP_C_44 bound to: 8'b00101110 
	Parameter COMP_LOOP_C_45 bound to: 8'b00101111 
	Parameter COMP_LOOP_C_46 bound to: 8'b00110000 
	Parameter COMP_LOOP_C_47 bound to: 8'b00110001 
	Parameter COMP_LOOP_C_48 bound to: 8'b00110010 
	Parameter COMP_LOOP_C_49 bound to: 8'b00110011 
	Parameter COMP_LOOP_C_50 bound to: 8'b00110100 
	Parameter COMP_LOOP_C_51 bound to: 8'b00110101 
	Parameter COMP_LOOP_C_52 bound to: 8'b00110110 
	Parameter COMP_LOOP_C_53 bound to: 8'b00110111 
	Parameter COMP_LOOP_C_54 bound to: 8'b00111000 
	Parameter COMP_LOOP_C_55 bound to: 8'b00111001 
	Parameter COMP_LOOP_C_56 bound to: 8'b00111010 
	Parameter COMP_LOOP_C_57 bound to: 8'b00111011 
	Parameter COMP_LOOP_C_58 bound to: 8'b00111100 
	Parameter COMP_LOOP_C_59 bound to: 8'b00111101 
	Parameter COMP_LOOP_C_60 bound to: 8'b00111110 
	Parameter COMP_LOOP_C_61 bound to: 8'b00111111 
	Parameter COMP_LOOP_C_62 bound to: 8'b01000000 
	Parameter COMP_LOOP_C_63 bound to: 8'b01000001 
	Parameter COMP_LOOP_C_64 bound to: 8'b01000010 
	Parameter COMP_LOOP_C_65 bound to: 8'b01000011 
	Parameter COMP_LOOP_C_66 bound to: 8'b01000100 
	Parameter COMP_LOOP_C_67 bound to: 8'b01000101 
	Parameter COMP_LOOP_C_68 bound to: 8'b01000110 
	Parameter COMP_LOOP_C_69 bound to: 8'b01000111 
	Parameter COMP_LOOP_C_70 bound to: 8'b01001000 
	Parameter COMP_LOOP_C_71 bound to: 8'b01001001 
	Parameter COMP_LOOP_C_72 bound to: 8'b01001010 
	Parameter COMP_LOOP_C_73 bound to: 8'b01001011 
	Parameter COMP_LOOP_C_74 bound to: 8'b01001100 
	Parameter COMP_LOOP_C_75 bound to: 8'b01001101 
	Parameter COMP_LOOP_C_76 bound to: 8'b01001110 
	Parameter COMP_LOOP_C_77 bound to: 8'b01001111 
	Parameter COMP_LOOP_C_78 bound to: 8'b01010000 
	Parameter COMP_LOOP_C_79 bound to: 8'b01010001 
	Parameter COMP_LOOP_C_80 bound to: 8'b01010010 
	Parameter COMP_LOOP_C_81 bound to: 8'b01010011 
	Parameter COMP_LOOP_C_82 bound to: 8'b01010100 
	Parameter COMP_LOOP_C_83 bound to: 8'b01010101 
	Parameter COMP_LOOP_C_84 bound to: 8'b01010110 
	Parameter COMP_LOOP_C_85 bound to: 8'b01010111 
	Parameter COMP_LOOP_C_86 bound to: 8'b01011000 
	Parameter COMP_LOOP_C_87 bound to: 8'b01011001 
	Parameter COMP_LOOP_C_88 bound to: 8'b01011010 
	Parameter COMP_LOOP_C_89 bound to: 8'b01011011 
	Parameter COMP_LOOP_C_90 bound to: 8'b01011100 
	Parameter COMP_LOOP_C_91 bound to: 8'b01011101 
	Parameter COMP_LOOP_C_92 bound to: 8'b01011110 
	Parameter COMP_LOOP_C_93 bound to: 8'b01011111 
	Parameter COMP_LOOP_C_94 bound to: 8'b01100000 
	Parameter COMP_LOOP_C_95 bound to: 8'b01100001 
	Parameter COMP_LOOP_C_96 bound to: 8'b01100010 
	Parameter COMP_LOOP_C_97 bound to: 8'b01100011 
	Parameter COMP_LOOP_C_98 bound to: 8'b01100100 
	Parameter COMP_LOOP_C_99 bound to: 8'b01100101 
	Parameter COMP_LOOP_C_100 bound to: 8'b01100110 
	Parameter COMP_LOOP_C_101 bound to: 8'b01100111 
	Parameter COMP_LOOP_C_102 bound to: 8'b01101000 
	Parameter COMP_LOOP_C_103 bound to: 8'b01101001 
	Parameter COMP_LOOP_C_104 bound to: 8'b01101010 
	Parameter COMP_LOOP_C_105 bound to: 8'b01101011 
	Parameter COMP_LOOP_C_106 bound to: 8'b01101100 
	Parameter COMP_LOOP_C_107 bound to: 8'b01101101 
	Parameter COMP_LOOP_C_108 bound to: 8'b01101110 
	Parameter COMP_LOOP_C_109 bound to: 8'b01101111 
	Parameter COMP_LOOP_C_110 bound to: 8'b01110000 
	Parameter COMP_LOOP_C_111 bound to: 8'b01110001 
	Parameter COMP_LOOP_C_112 bound to: 8'b01110010 
	Parameter COMP_LOOP_C_113 bound to: 8'b01110011 
	Parameter COMP_LOOP_C_114 bound to: 8'b01110100 
	Parameter COMP_LOOP_C_115 bound to: 8'b01110101 
	Parameter COMP_LOOP_C_116 bound to: 8'b01110110 
	Parameter COMP_LOOP_C_117 bound to: 8'b01110111 
	Parameter COMP_LOOP_C_118 bound to: 8'b01111000 
	Parameter COMP_LOOP_C_119 bound to: 8'b01111001 
	Parameter COMP_LOOP_C_120 bound to: 8'b01111010 
	Parameter COMP_LOOP_C_121 bound to: 8'b01111011 
	Parameter COMP_LOOP_C_122 bound to: 8'b01111100 
	Parameter COMP_LOOP_C_123 bound to: 8'b01111101 
	Parameter COMP_LOOP_C_124 bound to: 8'b01111110 
	Parameter COMP_LOOP_C_125 bound to: 8'b01111111 
	Parameter COMP_LOOP_C_126 bound to: 8'b10000000 
	Parameter COMP_LOOP_C_127 bound to: 8'b10000001 
	Parameter COMP_LOOP_C_128 bound to: 8'b10000010 
	Parameter COMP_LOOP_C_129 bound to: 8'b10000011 
	Parameter COMP_LOOP_C_130 bound to: 8'b10000100 
	Parameter COMP_LOOP_C_131 bound to: 8'b10000101 
	Parameter COMP_LOOP_C_132 bound to: 8'b10000110 
	Parameter COMP_LOOP_C_133 bound to: 8'b10000111 
	Parameter COMP_LOOP_C_134 bound to: 8'b10001000 
	Parameter COMP_LOOP_C_135 bound to: 8'b10001001 
	Parameter COMP_LOOP_C_136 bound to: 8'b10001010 
	Parameter COMP_LOOP_C_137 bound to: 8'b10001011 
	Parameter COMP_LOOP_C_138 bound to: 8'b10001100 
	Parameter COMP_LOOP_C_139 bound to: 8'b10001101 
	Parameter COMP_LOOP_C_140 bound to: 8'b10001110 
	Parameter COMP_LOOP_C_141 bound to: 8'b10001111 
	Parameter COMP_LOOP_C_142 bound to: 8'b10010000 
	Parameter COMP_LOOP_C_143 bound to: 8'b10010001 
	Parameter COMP_LOOP_C_144 bound to: 8'b10010010 
	Parameter COMP_LOOP_C_145 bound to: 8'b10010011 
	Parameter COMP_LOOP_C_146 bound to: 8'b10010100 
	Parameter COMP_LOOP_C_147 bound to: 8'b10010101 
	Parameter COMP_LOOP_C_148 bound to: 8'b10010110 
	Parameter COMP_LOOP_C_149 bound to: 8'b10010111 
	Parameter COMP_LOOP_C_150 bound to: 8'b10011000 
	Parameter COMP_LOOP_C_151 bound to: 8'b10011001 
	Parameter COMP_LOOP_C_152 bound to: 8'b10011010 
	Parameter COMP_LOOP_C_153 bound to: 8'b10011011 
	Parameter COMP_LOOP_C_154 bound to: 8'b10011100 
	Parameter COMP_LOOP_C_155 bound to: 8'b10011101 
	Parameter COMP_LOOP_C_156 bound to: 8'b10011110 
	Parameter COMP_LOOP_C_157 bound to: 8'b10011111 
	Parameter COMP_LOOP_C_158 bound to: 8'b10100000 
	Parameter COMP_LOOP_C_159 bound to: 8'b10100001 
	Parameter COMP_LOOP_C_160 bound to: 8'b10100010 
	Parameter COMP_LOOP_C_161 bound to: 8'b10100011 
	Parameter COMP_LOOP_C_162 bound to: 8'b10100100 
	Parameter COMP_LOOP_C_163 bound to: 8'b10100101 
	Parameter COMP_LOOP_C_164 bound to: 8'b10100110 
	Parameter COMP_LOOP_C_165 bound to: 8'b10100111 
	Parameter COMP_LOOP_C_166 bound to: 8'b10101000 
	Parameter COMP_LOOP_C_167 bound to: 8'b10101001 
	Parameter COMP_LOOP_C_168 bound to: 8'b10101010 
	Parameter COMP_LOOP_C_169 bound to: 8'b10101011 
	Parameter COMP_LOOP_C_170 bound to: 8'b10101100 
	Parameter COMP_LOOP_C_171 bound to: 8'b10101101 
	Parameter COMP_LOOP_C_172 bound to: 8'b10101110 
	Parameter COMP_LOOP_C_173 bound to: 8'b10101111 
	Parameter COMP_LOOP_C_174 bound to: 8'b10110000 
	Parameter COMP_LOOP_C_175 bound to: 8'b10110001 
	Parameter COMP_LOOP_C_176 bound to: 8'b10110010 
	Parameter COMP_LOOP_C_177 bound to: 8'b10110011 
	Parameter COMP_LOOP_C_178 bound to: 8'b10110100 
	Parameter COMP_LOOP_C_179 bound to: 8'b10110101 
	Parameter COMP_LOOP_C_180 bound to: 8'b10110110 
	Parameter COMP_LOOP_C_181 bound to: 8'b10110111 
	Parameter COMP_LOOP_C_182 bound to: 8'b10111000 
	Parameter COMP_LOOP_C_183 bound to: 8'b10111001 
	Parameter COMP_LOOP_C_184 bound to: 8'b10111010 
	Parameter COMP_LOOP_C_185 bound to: 8'b10111011 
	Parameter COMP_LOOP_C_186 bound to: 8'b10111100 
	Parameter COMP_LOOP_C_187 bound to: 8'b10111101 
	Parameter COMP_LOOP_C_188 bound to: 8'b10111110 
	Parameter COMP_LOOP_C_189 bound to: 8'b10111111 
	Parameter COMP_LOOP_C_190 bound to: 8'b11000000 
	Parameter COMP_LOOP_C_191 bound to: 8'b11000001 
	Parameter COMP_LOOP_C_192 bound to: 8'b11000010 
	Parameter COMP_LOOP_C_193 bound to: 8'b11000011 
	Parameter COMP_LOOP_C_194 bound to: 8'b11000100 
	Parameter COMP_LOOP_C_195 bound to: 8'b11000101 
	Parameter COMP_LOOP_C_196 bound to: 8'b11000110 
	Parameter COMP_LOOP_C_197 bound to: 8'b11000111 
	Parameter COMP_LOOP_C_198 bound to: 8'b11001000 
	Parameter COMP_LOOP_C_199 bound to: 8'b11001001 
	Parameter COMP_LOOP_C_200 bound to: 8'b11001010 
	Parameter COMP_LOOP_C_201 bound to: 8'b11001011 
	Parameter COMP_LOOP_C_202 bound to: 8'b11001100 
	Parameter COMP_LOOP_C_203 bound to: 8'b11001101 
	Parameter COMP_LOOP_C_204 bound to: 8'b11001110 
	Parameter COMP_LOOP_C_205 bound to: 8'b11001111 
	Parameter COMP_LOOP_C_206 bound to: 8'b11010000 
	Parameter COMP_LOOP_C_207 bound to: 8'b11010001 
	Parameter COMP_LOOP_C_208 bound to: 8'b11010010 
	Parameter COMP_LOOP_C_209 bound to: 8'b11010011 
	Parameter COMP_LOOP_C_210 bound to: 8'b11010100 
	Parameter COMP_LOOP_C_211 bound to: 8'b11010101 
	Parameter COMP_LOOP_C_212 bound to: 8'b11010110 
	Parameter COMP_LOOP_C_213 bound to: 8'b11010111 
	Parameter COMP_LOOP_C_214 bound to: 8'b11011000 
	Parameter COMP_LOOP_C_215 bound to: 8'b11011001 
	Parameter COMP_LOOP_C_216 bound to: 8'b11011010 
	Parameter COMP_LOOP_C_217 bound to: 8'b11011011 
	Parameter COMP_LOOP_C_218 bound to: 8'b11011100 
	Parameter COMP_LOOP_C_219 bound to: 8'b11011101 
	Parameter COMP_LOOP_C_220 bound to: 8'b11011110 
	Parameter COMP_LOOP_C_221 bound to: 8'b11011111 
	Parameter COMP_LOOP_C_222 bound to: 8'b11100000 
	Parameter COMP_LOOP_C_223 bound to: 8'b11100001 
	Parameter COMP_LOOP_C_224 bound to: 8'b11100010 
	Parameter COMP_LOOP_C_225 bound to: 8'b11100011 
	Parameter COMP_LOOP_C_226 bound to: 8'b11100100 
	Parameter COMP_LOOP_C_227 bound to: 8'b11100101 
	Parameter COMP_LOOP_C_228 bound to: 8'b11100110 
	Parameter COMP_LOOP_C_229 bound to: 8'b11100111 
	Parameter COMP_LOOP_C_230 bound to: 8'b11101000 
	Parameter COMP_LOOP_C_231 bound to: 8'b11101001 
	Parameter COMP_LOOP_C_232 bound to: 8'b11101010 
	Parameter COMP_LOOP_C_233 bound to: 8'b11101011 
	Parameter COMP_LOOP_C_234 bound to: 8'b11101100 
	Parameter COMP_LOOP_C_235 bound to: 8'b11101101 
	Parameter COMP_LOOP_C_236 bound to: 8'b11101110 
	Parameter COMP_LOOP_C_237 bound to: 8'b11101111 
	Parameter COMP_LOOP_C_238 bound to: 8'b11110000 
	Parameter COMP_LOOP_C_239 bound to: 8'b11110001 
	Parameter COMP_LOOP_C_240 bound to: 8'b11110010 
	Parameter COMP_LOOP_C_241 bound to: 8'b11110011 
	Parameter COMP_LOOP_C_242 bound to: 8'b11110100 
	Parameter COMP_LOOP_C_243 bound to: 8'b11110101 
	Parameter COMP_LOOP_C_244 bound to: 8'b11110110 
	Parameter COMP_LOOP_C_245 bound to: 8'b11110111 
	Parameter COMP_LOOP_C_246 bound to: 8'b11111000 
	Parameter COMP_LOOP_C_247 bound to: 8'b11111001 
	Parameter COMP_LOOP_C_248 bound to: 8'b11111010 
	Parameter VEC_LOOP_C_0 bound to: 8'b11111011 
	Parameter STAGE_LOOP_C_1 bound to: 8'b11111100 
	Parameter main_C_1 bound to: 8'b11111101 
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_core_core_fsm' (25#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:5872]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF_core' (26#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:7262]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIF' (27#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:11686]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_24_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_23_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_22_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_21_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_20_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_19_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_18_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_17_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_15_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_15_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_14_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_14_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_13_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_13_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_12_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_12_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_7_64_128_128_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_7_64_128_128_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[63]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[62]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[61]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[60]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[59]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[58]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[57]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[56]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[55]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[54]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[53]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[52]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[51]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[50]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[49]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[48]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[47]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[46]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[45]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[44]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[43]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[42]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[41]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[40]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[39]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[38]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[37]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[36]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[35]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[34]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[33]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[32]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[31]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[30]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[29]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[28]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[27]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[26]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[25]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[24]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[23]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[22]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[21]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[20]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[19]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[18]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[17]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[16]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[15]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[14]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[13]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[12]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[11]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[10]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[9]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[8]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[7]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[6]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[5]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[4]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[3]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[2]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[1]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1810.051 ; gain = 322.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.941 ; gain = 345.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1832.941 ; gain = 345.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inPlaceNTT_DIF_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inPlaceNTT_DIF_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inPlaceNTT_DIF_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inPlaceNTT_DIF_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2120.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2120.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2120.852 ; gain = 633.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-fhga2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2120.852 ; gain = 633.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2120.852 ; gain = 633.066
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'inPlaceNTT_DIF_core_core_fsm'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:10995]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000000 |                         00000000
*
          STAGE_LOOP_C_0 |                         00000001 |                         00000001
           COMP_LOOP_C_0 |                         00000010 |                         00000010
           COMP_LOOP_C_1 |                         00000011 |                         00000011
           COMP_LOOP_C_2 |                         00000100 |                         00000100
           COMP_LOOP_C_3 |                         00000101 |                         00000101
           COMP_LOOP_C_4 |                         00000110 |                         00000110
           COMP_LOOP_C_5 |                         00000111 |                         00000111
           COMP_LOOP_C_6 |                         00001000 |                         00001000
           COMP_LOOP_C_7 |                         00001001 |                         00001001
           COMP_LOOP_C_8 |                         00001010 |                         00001010
           COMP_LOOP_C_9 |                         00001011 |                         00001011
          COMP_LOOP_C_10 |                         00001100 |                         00001100
          COMP_LOOP_C_11 |                         00001101 |                         00001101
          COMP_LOOP_C_12 |                         00001110 |                         00001110
          COMP_LOOP_C_13 |                         00001111 |                         00001111
          COMP_LOOP_C_14 |                         00010000 |                         00010000
          COMP_LOOP_C_15 |                         00010001 |                         00010001
          COMP_LOOP_C_16 |                         00010010 |                         00010010
          COMP_LOOP_C_17 |                         00010011 |                         00010011
          COMP_LOOP_C_18 |                         00010100 |                         00010100
          COMP_LOOP_C_19 |                         00010101 |                         00010101
          COMP_LOOP_C_20 |                         00010110 |                         00010110
          COMP_LOOP_C_21 |                         00010111 |                         00010111
          COMP_LOOP_C_22 |                         00011000 |                         00011000
          COMP_LOOP_C_23 |                         00011001 |                         00011001
          COMP_LOOP_C_24 |                         00011010 |                         00011010
          COMP_LOOP_C_25 |                         00011011 |                         00011011
          COMP_LOOP_C_26 |                         00011100 |                         00011100
          COMP_LOOP_C_27 |                         00011101 |                         00011101
          COMP_LOOP_C_28 |                         00011110 |                         00011110
          COMP_LOOP_C_29 |                         00011111 |                         00011111
          COMP_LOOP_C_30 |                         00100000 |                         00100000
          COMP_LOOP_C_31 |                         00100001 |                         00100001
          COMP_LOOP_C_32 |                         00100010 |                         00100010
          COMP_LOOP_C_33 |                         00100011 |                         00100011
          COMP_LOOP_C_34 |                         00100100 |                         00100100
          COMP_LOOP_C_35 |                         00100101 |                         00100101
          COMP_LOOP_C_36 |                         00100110 |                         00100110
          COMP_LOOP_C_37 |                         00100111 |                         00100111
          COMP_LOOP_C_38 |                         00101000 |                         00101000
          COMP_LOOP_C_39 |                         00101001 |                         00101001
          COMP_LOOP_C_40 |                         00101010 |                         00101010
          COMP_LOOP_C_41 |                         00101011 |                         00101011
          COMP_LOOP_C_42 |                         00101100 |                         00101100
          COMP_LOOP_C_43 |                         00101101 |                         00101101
          COMP_LOOP_C_44 |                         00101110 |                         00101110
          COMP_LOOP_C_45 |                         00101111 |                         00101111
          COMP_LOOP_C_46 |                         00110000 |                         00110000
          COMP_LOOP_C_47 |                         00110001 |                         00110001
          COMP_LOOP_C_48 |                         00110010 |                         00110010
          COMP_LOOP_C_49 |                         00110011 |                         00110011
          COMP_LOOP_C_50 |                         00110100 |                         00110100
          COMP_LOOP_C_51 |                         00110101 |                         00110101
          COMP_LOOP_C_52 |                         00110110 |                         00110110
          COMP_LOOP_C_53 |                         00110111 |                         00110111
          COMP_LOOP_C_54 |                         00111000 |                         00111000
          COMP_LOOP_C_55 |                         00111001 |                         00111001
          COMP_LOOP_C_56 |                         00111010 |                         00111010
          COMP_LOOP_C_57 |                         00111011 |                         00111011
          COMP_LOOP_C_58 |                         00111100 |                         00111100
          COMP_LOOP_C_59 |                         00111101 |                         00111101
          COMP_LOOP_C_60 |                         00111110 |                         00111110
          COMP_LOOP_C_61 |                         00111111 |                         00111111
          COMP_LOOP_C_62 |                         01000000 |                         01000000
          COMP_LOOP_C_63 |                         01000001 |                         01000001
          COMP_LOOP_C_64 |                         01000010 |                         01000010
          COMP_LOOP_C_65 |                         01000011 |                         01000011
          COMP_LOOP_C_66 |                         01000100 |                         01000100
          COMP_LOOP_C_67 |                         01000101 |                         01000101
          COMP_LOOP_C_68 |                         01000110 |                         01000110
          COMP_LOOP_C_69 |                         01000111 |                         01000111
          COMP_LOOP_C_70 |                         01001000 |                         01001000
          COMP_LOOP_C_71 |                         01001001 |                         01001001
          COMP_LOOP_C_72 |                         01001010 |                         01001010
          COMP_LOOP_C_73 |                         01001011 |                         01001011
          COMP_LOOP_C_74 |                         01001100 |                         01001100
          COMP_LOOP_C_75 |                         01001101 |                         01001101
          COMP_LOOP_C_76 |                         01001110 |                         01001110
          COMP_LOOP_C_77 |                         01001111 |                         01001111
          COMP_LOOP_C_78 |                         01010000 |                         01010000
          COMP_LOOP_C_79 |                         01010001 |                         01010001
          COMP_LOOP_C_80 |                         01010010 |                         01010010
          COMP_LOOP_C_81 |                         01010011 |                         01010011
          COMP_LOOP_C_82 |                         01010100 |                         01010100
          COMP_LOOP_C_83 |                         01010101 |                         01010101
          COMP_LOOP_C_84 |                         01010110 |                         01010110
          COMP_LOOP_C_85 |                         01010111 |                         01010111
          COMP_LOOP_C_86 |                         01011000 |                         01011000
          COMP_LOOP_C_87 |                         01011001 |                         01011001
          COMP_LOOP_C_88 |                         01011010 |                         01011010
          COMP_LOOP_C_89 |                         01011011 |                         01011011
          COMP_LOOP_C_90 |                         01011100 |                         01011100
          COMP_LOOP_C_91 |                         01011101 |                         01011101
          COMP_LOOP_C_92 |                         01011110 |                         01011110
          COMP_LOOP_C_93 |                         01011111 |                         01011111
          COMP_LOOP_C_94 |                         01100000 |                         01100000
          COMP_LOOP_C_95 |                         01100001 |                         01100001
          COMP_LOOP_C_96 |                         01100010 |                         01100010
          COMP_LOOP_C_97 |                         01100011 |                         01100011
          COMP_LOOP_C_98 |                         01100100 |                         01100100
          COMP_LOOP_C_99 |                         01100101 |                         01100101
         COMP_LOOP_C_100 |                         01100110 |                         01100110
         COMP_LOOP_C_101 |                         01100111 |                         01100111
         COMP_LOOP_C_102 |                         01101000 |                         01101000
         COMP_LOOP_C_103 |                         01101001 |                         01101001
         COMP_LOOP_C_104 |                         01101010 |                         01101010
         COMP_LOOP_C_105 |                         01101011 |                         01101011
         COMP_LOOP_C_106 |                         01101100 |                         01101100
         COMP_LOOP_C_107 |                         01101101 |                         01101101
         COMP_LOOP_C_108 |                         01101110 |                         01101110
         COMP_LOOP_C_109 |                         01101111 |                         01101111
         COMP_LOOP_C_110 |                         01110000 |                         01110000
         COMP_LOOP_C_111 |                         01110001 |                         01110001
         COMP_LOOP_C_112 |                         01110010 |                         01110010
         COMP_LOOP_C_113 |                         01110011 |                         01110011
         COMP_LOOP_C_114 |                         01110100 |                         01110100
         COMP_LOOP_C_115 |                         01110101 |                         01110101
         COMP_LOOP_C_116 |                         01110110 |                         01110110
         COMP_LOOP_C_117 |                         01110111 |                         01110111
         COMP_LOOP_C_118 |                         01111000 |                         01111000
         COMP_LOOP_C_119 |                         01111001 |                         01111001
         COMP_LOOP_C_120 |                         01111010 |                         01111010
         COMP_LOOP_C_121 |                         01111011 |                         01111011
         COMP_LOOP_C_122 |                         01111100 |                         01111100
         COMP_LOOP_C_123 |                         01111101 |                         01111101
         COMP_LOOP_C_124 |                         01111110 |                         01111110
         COMP_LOOP_C_125 |                         01111111 |                         01111111
         COMP_LOOP_C_126 |                         10000000 |                         10000000
         COMP_LOOP_C_127 |                         10000001 |                         10000001
         COMP_LOOP_C_128 |                         10000010 |                         10000010
         COMP_LOOP_C_129 |                         10000011 |                         10000011
         COMP_LOOP_C_130 |                         10000100 |                         10000100
         COMP_LOOP_C_131 |                         10000101 |                         10000101
         COMP_LOOP_C_132 |                         10000110 |                         10000110
         COMP_LOOP_C_133 |                         10000111 |                         10000111
         COMP_LOOP_C_134 |                         10001000 |                         10001000
         COMP_LOOP_C_135 |                         10001001 |                         10001001
         COMP_LOOP_C_136 |                         10001010 |                         10001010
         COMP_LOOP_C_137 |                         10001011 |                         10001011
         COMP_LOOP_C_138 |                         10001100 |                         10001100
         COMP_LOOP_C_139 |                         10001101 |                         10001101
         COMP_LOOP_C_140 |                         10001110 |                         10001110
         COMP_LOOP_C_141 |                         10001111 |                         10001111
         COMP_LOOP_C_142 |                         10010000 |                         10010000
         COMP_LOOP_C_143 |                         10010001 |                         10010001
         COMP_LOOP_C_144 |                         10010010 |                         10010010
         COMP_LOOP_C_145 |                         10010011 |                         10010011
         COMP_LOOP_C_146 |                         10010100 |                         10010100
         COMP_LOOP_C_147 |                         10010101 |                         10010101
         COMP_LOOP_C_148 |                         10010110 |                         10010110
         COMP_LOOP_C_149 |                         10010111 |                         10010111
         COMP_LOOP_C_150 |                         10011000 |                         10011000
         COMP_LOOP_C_151 |                         10011001 |                         10011001
         COMP_LOOP_C_152 |                         10011010 |                         10011010
         COMP_LOOP_C_153 |                         10011011 |                         10011011
         COMP_LOOP_C_154 |                         10011100 |                         10011100
         COMP_LOOP_C_155 |                         10011101 |                         10011101
         COMP_LOOP_C_156 |                         10011110 |                         10011110
         COMP_LOOP_C_157 |                         10011111 |                         10011111
         COMP_LOOP_C_158 |                         10100000 |                         10100000
         COMP_LOOP_C_159 |                         10100001 |                         10100001
         COMP_LOOP_C_160 |                         10100010 |                         10100010
         COMP_LOOP_C_161 |                         10100011 |                         10100011
         COMP_LOOP_C_162 |                         10100100 |                         10100100
         COMP_LOOP_C_163 |                         10100101 |                         10100101
         COMP_LOOP_C_164 |                         10100110 |                         10100110
         COMP_LOOP_C_165 |                         10100111 |                         10100111
         COMP_LOOP_C_166 |                         10101000 |                         10101000
         COMP_LOOP_C_167 |                         10101001 |                         10101001
         COMP_LOOP_C_168 |                         10101010 |                         10101010
         COMP_LOOP_C_169 |                         10101011 |                         10101011
         COMP_LOOP_C_170 |                         10101100 |                         10101100
         COMP_LOOP_C_171 |                         10101101 |                         10101101
         COMP_LOOP_C_172 |                         10101110 |                         10101110
         COMP_LOOP_C_173 |                         10101111 |                         10101111
         COMP_LOOP_C_174 |                         10110000 |                         10110000
         COMP_LOOP_C_175 |                         10110001 |                         10110001
         COMP_LOOP_C_176 |                         10110010 |                         10110010
         COMP_LOOP_C_177 |                         10110011 |                         10110011
         COMP_LOOP_C_178 |                         10110100 |                         10110100
         COMP_LOOP_C_179 |                         10110101 |                         10110101
         COMP_LOOP_C_180 |                         10110110 |                         10110110
         COMP_LOOP_C_181 |                         10110111 |                         10110111
         COMP_LOOP_C_182 |                         10111000 |                         10111000
         COMP_LOOP_C_183 |                         10111001 |                         10111001
         COMP_LOOP_C_184 |                         10111010 |                         10111010
         COMP_LOOP_C_185 |                         10111011 |                         10111011
         COMP_LOOP_C_186 |                         10111100 |                         10111100
         COMP_LOOP_C_187 |                         10111101 |                         10111101
         COMP_LOOP_C_188 |                         10111110 |                         10111110
         COMP_LOOP_C_189 |                         10111111 |                         10111111
         COMP_LOOP_C_190 |                         11000000 |                         11000000
         COMP_LOOP_C_191 |                         11000001 |                         11000001
         COMP_LOOP_C_192 |                         11000010 |                         11000010
         COMP_LOOP_C_193 |                         11000011 |                         11000011
         COMP_LOOP_C_194 |                         11000100 |                         11000100
         COMP_LOOP_C_195 |                         11000101 |                         11000101
         COMP_LOOP_C_196 |                         11000110 |                         11000110
         COMP_LOOP_C_197 |                         11000111 |                         11000111
         COMP_LOOP_C_198 |                         11001000 |                         11001000
         COMP_LOOP_C_199 |                         11001001 |                         11001001
         COMP_LOOP_C_200 |                         11001010 |                         11001010
         COMP_LOOP_C_201 |                         11001011 |                         11001011
         COMP_LOOP_C_202 |                         11001100 |                         11001100
         COMP_LOOP_C_203 |                         11001101 |                         11001101
         COMP_LOOP_C_204 |                         11001110 |                         11001110
         COMP_LOOP_C_205 |                         11001111 |                         11001111
         COMP_LOOP_C_206 |                         11010000 |                         11010000
         COMP_LOOP_C_207 |                         11010001 |                         11010001
         COMP_LOOP_C_208 |                         11010010 |                         11010010
         COMP_LOOP_C_209 |                         11010011 |                         11010011
         COMP_LOOP_C_210 |                         11010100 |                         11010100
         COMP_LOOP_C_211 |                         11010101 |                         11010101
         COMP_LOOP_C_212 |                         11010110 |                         11010110
         COMP_LOOP_C_213 |                         11010111 |                         11010111
         COMP_LOOP_C_214 |                         11011000 |                         11011000
         COMP_LOOP_C_215 |                         11011001 |                         11011001
         COMP_LOOP_C_216 |                         11011010 |                         11011010
         COMP_LOOP_C_217 |                         11011011 |                         11011011
         COMP_LOOP_C_218 |                         11011100 |                         11011100
         COMP_LOOP_C_219 |                         11011101 |                         11011101
         COMP_LOOP_C_220 |                         11011110 |                         11011110
         COMP_LOOP_C_221 |                         11011111 |                         11011111
         COMP_LOOP_C_222 |                         11100000 |                         11100000
         COMP_LOOP_C_223 |                         11100001 |                         11100001
         COMP_LOOP_C_224 |                         11100010 |                         11100010
         COMP_LOOP_C_225 |                         11100011 |                         11100011
         COMP_LOOP_C_226 |                         11100100 |                         11100100
         COMP_LOOP_C_227 |                         11100101 |                         11100101
         COMP_LOOP_C_228 |                         11100110 |                         11100110
         COMP_LOOP_C_229 |                         11100111 |                         11100111
         COMP_LOOP_C_230 |                         11101000 |                         11101000
         COMP_LOOP_C_231 |                         11101001 |                         11101001
         COMP_LOOP_C_232 |                         11101010 |                         11101010
         COMP_LOOP_C_233 |                         11101011 |                         11101011
         COMP_LOOP_C_234 |                         11101100 |                         11101100
         COMP_LOOP_C_235 |                         11101101 |                         11101101
         COMP_LOOP_C_236 |                         11101110 |                         11101110
         COMP_LOOP_C_237 |                         11101111 |                         11101111
         COMP_LOOP_C_238 |                         11110000 |                         11110000
         COMP_LOOP_C_239 |                         11110001 |                         11110001
         COMP_LOOP_C_240 |                         11110010 |                         11110010
         COMP_LOOP_C_241 |                         11110011 |                         11110011
         COMP_LOOP_C_242 |                         11110100 |                         11110100
         COMP_LOOP_C_243 |                         11110101 |                         11110101
         COMP_LOOP_C_244 |                         11110110 |                         11110110
         COMP_LOOP_C_245 |                         11110111 |                         11110111
         COMP_LOOP_C_246 |                         11111000 |                         11111000
         COMP_LOOP_C_247 |                         11111001 |                         11111001
         COMP_LOOP_C_248 |                         11111010 |                         11111010
            VEC_LOOP_C_0 |                         11111011 |                         11111011
          STAGE_LOOP_C_1 |                         11111100 |                         11111100
                main_C_1 |                         11111101 |                         11111101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'inPlaceNTT_DIF_core_core_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2120.852 ; gain = 633.066
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_6_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_5_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_4_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_3_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_2_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_1_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_0_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/p_rsc_triosy_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/r_rsc_triosy_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_7_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_6_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_5_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_4_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_3_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_2_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_1_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIF_core_inst/vec_rsc_triosy_0_7_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIF_core_inst/twiddle_rsc_triosy_0_0_obj'

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mgc_rem                  |          12|     18134|
|2     |modulo_core__GCB0        |           1|     43171|
|3     |modulo_core__GCB1        |           1|     11291|
|4     |inPlaceNTT_DIF_core__GC0 |           1|     20584|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 780   
	   2 Input     65 Bit       Adders := 37    
	   2 Input     64 Bit       Adders := 2     
	   4 Input     64 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 13    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 292   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 780   
	   2 Input     65 Bit        Muxes := 36    
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	 254 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 855   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mgc_rem 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 65    
	   2 Input     65 Bit       Adders := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 65    
	   2 Input     65 Bit        Muxes := 3     
Module modulo_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 278   
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 438   
Module inPlaceNTT_DIF_core_core_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 254 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
Module inPlaceNTT_DIF_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 13    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 14    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 15    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 417   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'COMP_LOOP_k_10_3_sva_6_0_reg[6:0]' into 'COMP_LOOP_k_10_3_sva_6_0_reg[6:0]' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.srcs/sources_1/imports/inplaceNTT_DIF_precomp/concat_sim_rtl.v:8889]
DSP Report: Generating DSP nl_z_out_4, operation Mode is: A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: PCIN+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: Generating DSP nl_z_out_4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
DSP Report: operator nl_z_out_4 is absorbed into DSP nl_z_out_4.
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[63]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[62]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[61]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[60]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[59]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[58]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[57]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[56]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[55]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[54]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[53]
WARNING: [Synth 8-3331] design inPlaceNTT_DIF has unconnected port r_rsc_dat[52]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 2120.852 ; gain = 633.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------+------------+---------------+----------------+
|Module Name                  | RTL Object | Depth x Width | Implemented As | 
+-----------------------------+------------+---------------+----------------+
|inPlaceNTT_DIF_core_core_fsm | fsm_output | 256x8         | LUT            | 
+-----------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|inPlaceNTT_DIF_core | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | PCIN+A*B       | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIF_core | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mgc_rem                  |          12|      9370|
|2     |modulo_core__GCB0        |           1|     42899|
|3     |modulo_core__GCB1        |           1|     11173|
|4     |inPlaceNTT_DIF_core__GC0 |           1|     12058|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:27 . Memory (MB): peak = 2413.578 ; gain = 925.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:02:53 . Memory (MB): peak = 2664.984 ; gain = 1177.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mgc_rem                  |          12|      9370|
|2     |inPlaceNTT_DIF_core__GC0 |           1|     12128|
|3     |inPlaceNTT_DIF_GT0       |           1|     43447|
|4     |inPlaceNTT_DIF_GT1       |           1|     10625|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:44 ; elapsed = 00:03:46 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:56 ; elapsed = 00:03:58 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:04:00 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:28 ; elapsed = 00:04:31 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:29 ; elapsed = 00:04:31 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:31 ; elapsed = 00:04:33 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:31 ; elapsed = 00:04:34 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|inPlaceNTT_DIF | inPlaceNTT_DIF_core_inst/COMP_LOOP_1_modulo_cmp/modulo_core_inst/m_buf_sva_12_reg[63] | 6      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+---------------+---------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  7282|
|3     |DSP_ALU         |    10|
|4     |DSP_A_B_DATA    |    10|
|5     |DSP_C_DATA      |    10|
|6     |DSP_MULTIPLIER  |    10|
|7     |DSP_M_DATA      |    10|
|8     |DSP_OUTPUT      |     9|
|9     |DSP_OUTPUT_1    |     1|
|10    |DSP_PREADD      |    10|
|11    |DSP_PREADD_DATA |    10|
|12    |LUT1            |  1586|
|13    |LUT2            |  2697|
|14    |LUT3            | 26596|
|15    |LUT4            | 29332|
|16    |LUT5            | 28267|
|17    |LUT6            | 29652|
|18    |MUXF7           |     3|
|19    |SRL16E          |    64|
|20    |FDRE            | 18793|
|21    |FDSE            |     2|
|22    |IBUF            |  1090|
|23    |OBUF            |   706|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------+-------+
|      |Instance                              |Module                         |Cells  |
+------+--------------------------------------+-------------------------------+-------+
|1     |top                                   |                               | 146151|
|2     |  inPlaceNTT_DIF_core_inst            |inPlaceNTT_DIF_core            | 144351|
|3     |    nl_z_out_4                        |nl_z_out_4_funnel              |      8|
|4     |    nl_z_out_4__0                     |nl_z_out_4_funnel__1           |      8|
|5     |    nl_z_out_4__1                     |nl_z_out_4_funnel__2           |      8|
|6     |    nl_z_out_4__2                     |nl_z_out_4_funnel__3           |      8|
|7     |    nl_z_out_4__3                     |nl_z_out_4_funnel__4           |      8|
|8     |    nl_z_out_4__4                     |nl_z_out_4_funnel__5           |      8|
|9     |    nl_z_out_4__5                     |nl_z_out_4__5_funnel           |      8|
|10    |    nl_z_out_4__6                     |nl_z_out_4_funnel__6           |      8|
|11    |    nl_z_out_4__7                     |nl_z_out_4_funnel__7           |      8|
|12    |    nl_z_out_4__8                     |nl_z_out_4_funnel__8           |      8|
|13    |    COMP_LOOP_1_modulo_cmp            |modulo                         | 139067|
|14    |      modulo_core_inst                |modulo_core                    | 139067|
|15    |        rem_12_cmp                    |mgc_rem                        |   9241|
|16    |        rem_12_cmp_1                  |mgc_rem_0                      |   9440|
|17    |        rem_12_cmp_10                 |mgc_rem_1                      |   9304|
|18    |        rem_12_cmp_11                 |mgc_rem_2                      |   9304|
|19    |        rem_12_cmp_2                  |mgc_rem_3                      |   9240|
|20    |        rem_12_cmp_3                  |mgc_rem_4                      |   9304|
|21    |        rem_12_cmp_4                  |mgc_rem_5                      |   9241|
|22    |        rem_12_cmp_5                  |mgc_rem_6                      |   9240|
|23    |        rem_12_cmp_6                  |mgc_rem_7                      |   9240|
|24    |        rem_12_cmp_7                  |mgc_rem_8                      |   9368|
|25    |        rem_12_cmp_8                  |mgc_rem_9                      |   9242|
|26    |        rem_12_cmp_9                  |mgc_rem_10                     |   9240|
|27    |    COMP_LOOP_1_tmp_lshift_rg         |mgc_shift_l_v5__parameterized0 |      2|
|28    |    COMP_LOOP_5_tmp_lshift_rg         |mgc_shift_l_v5                 |      3|
|29    |    inPlaceNTT_DIF_core_core_fsm_inst |inPlaceNTT_DIF_core_core_fsm   |   3151|
+------+--------------------------------------+-------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:31 ; elapsed = 00:04:34 . Memory (MB): peak = 2896.988 ; gain = 1409.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:02 ; elapsed = 00:04:17 . Memory (MB): peak = 2896.988 ; gain = 1121.293
Synthesis Optimization Complete : Time (s): cpu = 00:04:32 ; elapsed = 00:04:34 . Memory (MB): peak = 2896.988 ; gain = 1409.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2972.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1101 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1090 instances

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:13 ; elapsed = 00:05:16 . Memory (MB): peak = 2972.500 ; gain = 2619.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2972.500 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIF_precomp/inplaceNTT_DIF_precomp.runs/synth_1/inPlaceNTT_DIF.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2972.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file inPlaceNTT_DIF_utilization_synth.rpt -pb inPlaceNTT_DIF_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2972.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 12 10:30:42 2021...
