// Seed: 2274589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_15 = 1'h0;
  wire  id_17 = id_16;
  tri0  id_18 = -1;
  logic id_19 = id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd89,
    parameter id_3 = 32'd59
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  and primCall (id_1, id_4, id_6);
  output wire _id_2;
  inout wire id_1;
  logic [-1  /  {  id_3  {  -1  }  } : id_2] id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_5,
      id_1,
      id_4,
      id_4,
      id_6,
      id_6,
      id_1,
      id_1
  );
endmodule
