Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Sep  8 20:30:45 2021
| Host         : jalapeno running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z045
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1270 |
| Unused register locations in slices containing registers |  3992 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7923 |         2657 |
| No           | No                    | Yes                    |             378 |          139 |
| No           | Yes                   | No                     |            2472 |          990 |
| Yes          | No                    | No                     |           14479 |         5078 |
| Yes          | No                    | Yes                    |             240 |           50 |
| Yes          | Yes                   | No                     |            5556 |         2018 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                                    Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/UPDATE_temp                                     |                                                                                                                                                                                                                                                                 | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                              |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__32_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                     |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                   |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__38_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_serdes/resp_data[63]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                      |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/_T_1455                                                                                                                                                                                | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__48_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                      |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/atomics/_T_250_0_bits_source[2]_i_1_n_0                                                                                                                                                                               | rocket_chip/target/pbus/sync_xing/Queue/SS[0]                                                                                                                                                                                                          |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/mmcm_ps_clk                 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/wmf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                              |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/wdf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                              |                1 |              1 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                  |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/rmf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[5][0]                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                2 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                     |                2 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/p_1_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/_T_900_reg[5]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/icache/refill_fire                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                2 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                             |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/read_timing_r[1]_i_2_n_0                                                                                                                                                                                                      | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers/value_reg                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                  |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__31_n_0                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                          |                                                                                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                                                                                                                               |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                     |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                          |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                               |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[63]                                                                                                                                                                                                                            | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_n_0                                                                                                                                                                                       |                1 |              2 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[4][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_1/ram_sink_reg[0]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_13_out__4                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_11_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_15_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_0_in                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_9_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_bank_reg[8]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_bank_reg[5]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_bank_reg[2]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              3 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_bank_reg[11]_i_2_n_0   |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                3 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/read_timing_r[1]_i_2_n_0                                                                                                                                                                                                      | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |                3 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_iodelay_ctrl/clk_ref[0]                         |                                                                                                                                                                                                                                                                 | memctl/phy/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                  |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[2][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_bank_reg[8]_i_2__0_n_0  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_bank_reg[5]_i_2__0_n_0  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_bank_reg[2]_i_2__0_n_0  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_bank_reg[11]_i_2__0_n_0 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[1][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_1_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_17_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                               |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_7_out__4                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_3_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[3][31]                                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_5_out__3                                                                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                1 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/p_19_out__3                                                                                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                       |                2 |              3 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/Queue/p_0_in2_out                                                                                                                                                                                                                            | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                            | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                                                  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                                                                                                                |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                                                                  |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/s2_btb_resp_bits_bht_value_reg_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/entering_normalCase                                                                                                                                                                       | rocket_chip/target/tile/fpuOpt/fpiu/SR[0]                                                                                                                                                                                                              |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__32_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_2_n_0                                                                                                                                                   | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpiu/entering_normalCase                                                                                                                                                                                                         | rocket_chip/target/tile/fpuOpt/fpiu/sExp_Z_reg[12][0]                                                                                                                                                                                                  |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                        | rocket_chip/target/tile/fpuOpt/sfma/in_in1[31]_i_1__0_n_0                                                                                                                                                                                              |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_shift_r_reg[0][0]                                                                                                                                                                           |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[383]                                                                                                                  |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                                                              | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                                                           |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_2_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                4 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                                                                                                             |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/p_1_in                                                                                                                                                                                                         | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/do_deq                                                                                                                                                                                                         | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                             | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                        |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                                                 |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                                                               | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                                  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                         |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_2_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/BTB_io_btb_update_valid                                                                                                                                                                                                     | rocket_chip/target/tile/frontend/fq/r_btb_update_bits_isValid_reg                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[39]                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__45_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r_reg[23]_0                                                                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[20]                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[29]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                        |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                 |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                    |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_stvec[38]_i_1_n_0                                                                                                                                                                                                          | rocket_chip/target/tile/core/csr/reg_stvec[5]_i_1_n_0                                                                                                                                                                                                  |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/data_req_cnt                                                                                                                                                                                                                  | rocket_chip/target/tile/dcache/cman/SR[0]                                                                                                                                                                                                              |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                     |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/opcode_reg[2]_1                                                                                                                                                                                                      | rocket_chip/target/bh/TLBroadcastTracker_2/param_reg[0]_0                                                                                                                                                                                              |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_req_fifo/value_reg[3]_0                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/value_1_reg[0]                                                                                                                                                                                                                   | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_data_fifo/value_reg[3]_0                                                                                                                                                                                                          | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/value_1_reg[0]_0                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                          |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/p_0_in2_out                                                                                                                                                                                                                      | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/E[0]                                                                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue/_T_583_reg[2][0]                                                                                                                                                                  | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                                          | rocket_chip/target/bh/TLBroadcastTracker_2/o_data/opcode_reg[1]                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                                                                                                 | axixbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                           |                3 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_1/o_data/param_reg[0]                                                                                                                                                                                                  | rocket_chip/target/bh/TLBroadcastTracker_1/o_data/opcode_reg[1]                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                             |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker/o_data/param_reg[0]                                                                                                                                                                                                    | rocket_chip/target/bh/TLBroadcastTracker/o_data/opcode_reg[1]                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/reg_mstatus_mprv_i_1_n_0                                                                                                                                                                                                                | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_resp_fifo/value_1_reg[0]_0                                                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__45_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/stg3_init_val_reg[0]                                                                                                                                                                                                  |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/s2_btb_resp_bits_bht_value_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/s2_btb_resp_bits_bht_value_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/s2_btb_resp_bits_bht_value_reg_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/value_1_reg[0]_1                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/value_reg[0]                                                                                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                                        |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/_T_3356_reg[0][0]                                                                                                                                                                                                      | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/_T_3772_reg[0][0]                                                                                                                                                                                                      | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                                                                                  |                2 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2_n_0                                                                                                                                                                     | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                      |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/ser_in_fifo/value_1[0]_i_1__8_n_0                                                                                                                                                                                                      | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                1 |              4 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][6][4]_i_1_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/div/count[5]_i_1_n_0                                                                                                                                                                                                               | rocket_chip/target/tile/div/_T_627                                                                                                                                                                                                                     |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_ra_0_reg[4]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_ra_1_reg[4][0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/fma_io_validout                                                                                                                                                                                                   | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/_T_35_data_reg[53]                                                                                                                                                |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                4 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][5][4]_i_1_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][4][4]_i_1_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0] |                                                                                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/valid                                                                                                                                                                                                                       | rocket_chip/target/tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/_T_22_CDom_CAlignDist_reg[0]                                                                                                                                                           |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                        | memctl/phy/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                                                                                                                 |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                          | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                                |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                  |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_ctrl_div_reg                                                                                                                                                                                                             | rocket_chip/target/tile/frontend/fq/SR[0]                                                                                                                                                                                                              |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                              | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r_reg[9]_0[0]                                                                                                                                             | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                                                     |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                  |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/dqs_found_start_r_reg                                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__39_n_0                                                                                                                                                                                       |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                  |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                                | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | rocket_chip/adapter/core/fq_reset                                                                                                                                                                                                                      |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_144                                                                                                                                                                                      | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_5[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_51[0]                                                                                                                                                                                               |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_6[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_52[0]                                                                                                                                                                                               |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/apa_sched/second_act_position_r[4]_i_1_n_0                                                                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                  |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/apa_sched/first_act_position_r[4]_i_1_n_0                                                                                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/apa_sched/first_pre_position_r[4]_i_1_n_0                                                                                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                                                      |                4 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/sdq_reg_i_8                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_2_n_0                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][7][4]_0                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][2][4]                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][0][4]                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                                      | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |                5 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/lrsc_count_reg[0]_1                                                                                                                                                                                                | rocket_chip/target/tile/dcache/mshrs/mshrs_0/lrsc_count_reg[0]_0                                                                                                                                                                                       |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/cr_rf_reg[0][0]                                                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_iodelay_ctrl/clk_ref[0]                         |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                                                         | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_misa                                                                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                                                  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                               |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/divSqrt_waddr_reg[0][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                4 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_2[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_48[0]                                                                                                                                                                                               |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0][0]                                                                                                                                                                                                           | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_45[0]                                                                                                                                                                                               |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                                     | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                       |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_0[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_46[0]                                                                                                                                                                                               |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_1[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_47[0]                                                                                                                                                                                               |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                   |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_3[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_49[0]                                                                                                                                                                                               |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_n_0                                                                                                                                                                                       |                4 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/reg_fflags_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                3 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/wbInfo_2_rd                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                2 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[0]_4[0]                                                                                                                                                                                                         | memctl/mem_ctl_top/scd/rlrd_sched/counter_r_reg[1]_50[0]                                                                                                                                                                                               |                1 |              5 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                        |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[9]_0                                                                                                                                               |                                                                                                                                                                                                                                                        |                3 |              6 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                             |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/wr_en                                                                                                                     | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                                                           | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                        | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[45]                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                        | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | rocket_chip/adapter/core/SR[0]                                                                                                                                                                                                                         |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[33]                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[1]_0                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__39_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/simp_stg3_final_r_reg[17]                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              6 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                              |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | zynq_ps/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                      |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                                                          | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                                                                                 |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                                                         | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                  |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                                                                                            |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                                                          | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__39_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_target_r_reg_n_0_[8]                                                                                                                                    |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                     | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                         | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/s2_row2_r_reg[0][0]                                                                                                                                                                                                           | memctl/mem_ctl_top/scd/rlrd_sched/s2_cmd_r_reg[0]_0[0]                                                                                                                                                                                                 |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                              |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                                                          | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                                                 |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                               | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/prober/_T_186                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/s1_valid_reg                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                  |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                         | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                                         | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                                               |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_259                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                5 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/p_11_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                5 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_144                                                                                                                                                                                    | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__31_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/p_11_in                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                5 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/periphery_bus_xbar/_T_2638                                                                                                                                                                                                              | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__31_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__32_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                          | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__31_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__31_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                          | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                 |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/_T_404_0                                                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_2_n_0                                                                                                                                                                   | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__39_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/_T_404_1                                                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/_T_404_2                                                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/valid                                                                                                                                                                                                                 | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/_T_22_CDom_CAlignDist[5]_i_1_n_0                                                                                                                                                                         |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_2_n_0                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                4 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/tag_array_0_reg_i_51                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__35_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/periphery_bus_xbar/_T_285                                                                                                                                                                                                               | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][4][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__38_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__45_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_mie                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                4 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_medeleg                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[319]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                                             | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                                          |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/fuzz2oneeighty_r_reg[5][0]                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/samps_r_reg[8]_0[0]                                                                                                                                                                                                   |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                                            | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                                         |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_scause[63]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                4 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/E[0]                                                                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][6][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__38_n_0                                                                                                                                                                                       |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i_reg_0                                                                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |                4 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                                                             | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                                                                    |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_ns                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                                                             | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                                                                    |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                                                                                       | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/BTB_io_resp_valid                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                3 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                            |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[184]                                                                                                                                                 |                1 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                6 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |                2 |              6 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                5 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | rocket_chip/target/value[6]_i_1_n_0                                                                                                                                                                                                                    |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/div/_T_627                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                5 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/r_pte_d_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker/o_data/param_reg[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                5 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_1/o_data/param_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[66]_0                                                                                                                                                               |                                                                                                                                                                                                                                                        |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                1 |              7 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                                                        |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                  |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/data_cnt_ns                                                                                                                                                              | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                                                                                            |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__38_n_0                                                                                                                                                                                       |                7 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                                            | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__47_n_0                                                                                                                                                                                       |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__46_n_0                                                                                                                                                                                       |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/rise_lead_r_reg[6][0]                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[0][0]                                                                                                                                          |                                                                                                                                                                                                                                                        |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[6][0]                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[0]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                        |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                        |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/E[0]                                                                                                                                                                                                                          | memctl/mem_ctl_top/scd/rlrd_sched/SR[0]                                                                                                                                                                                                                |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/meta/rst                                                                                                                                                                                                                         | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                  |                1 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                          |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                          |                2 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_504                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/opcode_reg[2]_1                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                4 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                            |                3 |              7 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/arlen_r[7]_i_1_n_0                                                                                                                                                                                                                       | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_439                                                                                                                                                                                                                              | rocket_chip/target/tile/core/_T_389_reg[7][0]                                                                                                                                                                                                          |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/imo_resp_data_r[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][5]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_9[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_6[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_60[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_61[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_62[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_63[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_64[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_7[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_8[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_59[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                6 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                             |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][2][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__37_n_0                                                                                                                                                                                       |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                                                          | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                                           |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/s1_req_addr                                                                                                                                                                                                                   | rocket_chip/target/tile/dcache/wb/s1_req_addr_reg[32]                                                                                                                                                                                                  |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_51[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_44[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_45[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_46[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_47[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                7 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_48[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                7 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_49[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_5[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_50[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_52[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_53[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_54[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_55[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_56[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_57[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_58[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/rmf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                  |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                                           |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                                                   |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                       |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | rocket_chip/target/tile/dcache/mshrs/mmios_0/_T_1052_reg[7][0]                                                                                                                                                                                         |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                      |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/rmf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                              | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[7]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                        |                2 |              8 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                             |                2 |              8 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__8_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__9_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_43[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                          | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                  |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                           | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                                                                       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                  |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][7]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][6]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][7]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][0]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][1]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][2]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][3]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][4]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                6 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/time$_reg[56][6]                                                                                                                                                                       | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][5]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/p_2_out                                                                                                                                                                                                  | rocket_chip/target/pbus/coupler_to_slave_named_blkdevcontroller/fragmenter/Repeater/ram_mask_reg[7]                                                                                                                                                    |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/p_2_out_2                                                                                                                                                                                                | rocket_chip/target/Queue/ram_mask_reg[0]                                                                                                                                                                                                               |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_10[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                7 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_11[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_12[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_13[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][4]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][3]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][2]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_clint/fragmenter/Repeater/timecmp_0_reg[56][1]                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                         | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_67_out                                                                                                                                                           |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[378]                                                                                                                                                 |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[446]_i_1_n_0                                                                                                                                              |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                                                    | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                                 |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                                          | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__47_n_0                                                                                                                                                                                       |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/icache/_T_1388_reg[7][0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                               |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[319]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                       |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                                     | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                           |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_36[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_29[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_30[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_31[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_32[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_33[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_34[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_35[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_28[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_37[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_38[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_39[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_4[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_40[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_41[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_42[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_21[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_14[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_15[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_16[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_17[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_18[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_19[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_20[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/grantackq/maybe_full_reg_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                1 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_22[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_23[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_24[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_25[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                2 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_26[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_reg[7]_27[0]                                                                                                                                                                |                                                                                                                                                                                                                                                        |                3 |              8 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/entering_normalCase                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                8 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/error/a/E[0]                                                                                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                     |                2 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                     |                5 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | rocket_chip/target/tile/dcache/mshrs/mmios_0/SR[0]                                                                                                                                                                                                     |                2 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                               |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                           |                2 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__47_n_0                                                                                                                                                                                       |                7 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/_T_96_0__T_124_addr_en                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/_T_37_0__T_65_addr_en                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/_T_214_0__T_242_addr_en                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/_T_155_0__T_183_addr_en                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |                4 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                2 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][3][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][5][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][7][2]_i_1_n_0                                                                                                                                                             | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__34_n_0                                                                                                                                                                                       |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                                   | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__32_n_0                                                                                                                                                                                       |                4 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                         | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                       |                6 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/sbus/coupler_to_slave_named_Error/buffer/Queue_1/_T_177_reg[8]                                                                                                                                                                               | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                4 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/qcntr_r_reg[8][0]                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/qcntr_ns                                                                                                                                                                                                              |                2 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                                                             |                                                                                                                                                                                                                                                        |                4 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                               | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_n_0                                                                                                                                                                                       |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_GEN_125                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                        |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_1/E[0]                                                                                                                                                                                                                  | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_GEN_149                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                3 |              9 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_1/_T_197_reg[8][0]                                                                                                                                                                                                      | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                6 |              9 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_col_reg[19]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                         |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                  |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                         | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__42_n_0                                                                                                                                                                                       |                5 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                 |                4 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                      |                3 |             10 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_col_reg[29]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |             10 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_col_reg[39]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |             10 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_col_reg[9]_i_2_n_0     |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                3 |             10 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                                                                           | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                              |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                             |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                          |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                 |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                               |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                        |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[9][0]      |                                                                                                                                                                                                                                                        |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_n_0                                                                                                                                                                                       |                3 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                                                      | memctl/phy/u_ddr3_infrastructure/samps_r_reg[8]_0[0]                                                                                                                                                                                                   |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/zero_r_reg[9][0]                                                                                                                                                          | memctl/phy/u_ddr3_infrastructure/samps_r_reg[8]_0[0]                                                                                                                                                                                                   |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                4 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                2 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/sbus/coupler_to_slave_named_Error/buffer/Queue/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                3 |             10 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__33_n_0                                                                                                                                                                                       |                2 |             10 |
|  memctl/phy/u_iodelay_ctrl/clk_ref[0]                         | memctl/phy/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                                                           | memctl/phy/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                                                    |                3 |             11 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             11 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_empty_fb_i_reg[2]                                                                                                                                                      |                3 |             11 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[63]                                                                                                                                                                                                                            | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                4 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__41_n_0                                                                                                                                                                                       |                2 |             12 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                         |                3 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                      |                2 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                                   | memctl/phy/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                            |                3 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                       |                6 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpiu/entering_normalCase                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                            |                3 |             12 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt_reg[12]_0                                                                                                                                                                              | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                                                    |                4 |             13 |
|  memctl/phy/u_ddr3_infrastructure/mmcm_ps_clk                 |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                                                                                            |                3 |             13 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__39_n_0                                                                                                                                                                                       |                6 |             13 |
|  memctl/mem_ctl_top/scd/rlrd_sched/scd_row_r_reg[55][1]       |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             14 |
|  memctl/mem_ctl_top/scd/rlrd_sched/scd_row_r_reg[55][0]       |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |             14 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_row_reg[55]_i_2_n_0     |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             14 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_row_reg[13]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                4 |             14 |
|  memctl/mem_ctl_top/scd/rlrd_sched/phy_row_reg[41]_i_2_n_0    |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                  |                5 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                  |                5 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                  |                5 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                  |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                  |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                  |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                                                  |                5 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                                                  |                6 |             14 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_row_reg[13]_i_2__0_n_0  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                5 |             14 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_row_reg[27]_i_2_n_0     |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             14 |
|  memctl/mem_ctl_top/scd/apa_sched/phy_row_reg[41]_i_2__0_n_0  |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__44_n_0                                                                                                                                                                                       |                6 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[511]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                       |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/ex_reg_valid                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/tap_r[6]_i_2_n_0                                                                                                                                                | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__45_n_0                                                                                                                                                                                       |                5 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                              | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__46_n_0                                                                                                                                                                                       |                7 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/icache/s2_partial_insn_reg[2][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__39_n_0                                                                                                                                                                                       |                4 |             14 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                        |               10 |             15 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__40_n_0                                                                                                                                                                                       |               13 |             15 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_ra_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             15 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/s1_req_typ_reg[0][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             15 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                  |                4 |             15 |
|  memctl/phy/u_iodelay_ctrl/clk_ref[0]                         |                                                                                                                                                                                                                                                                 | memctl/phy/u_iodelay_ctrl/sys_rst_o                                                                                                                                                                                                                    |                2 |             15 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                          |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                2 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                        |                5 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                7 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                4 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/icache/refill_fire                                                                                                                                                                                                             | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                5 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                  |                4 |             16 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                          |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                             |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[127]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_n_0                                                                                                                                                                                       |                5 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/s1_addr_r_reg[29]                                                                                                                                                                                                             | memctl/mem_ctl_top/amc/s1_addr_r_reg[59]                                                                                                                                                                                                               |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/_T_900_reg[5]                                                                                                                                                                                                  | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                2 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                                 |               11 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                     |                6 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                            | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_empty_fb_i_reg[0]                                                                                                                                                      |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                        |                2 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             16 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                          |                                                                                                                                                                                                                                                        |                3 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                6 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               10 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                             |                3 |             16 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0]                                                    |                                                                                                                                                                                                                                                        |                2 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                7 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                4 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                6 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                4 |             16 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/idrck                                           |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                         |                3 |             17 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/sdq_val_reg[0][0]                                                                                                                                                                                              | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |                9 |             17 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                        |               11 |             17 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_ns                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__47_n_0                                                                                                                                                                                       |                4 |             17 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                5 |             17 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                5 |             17 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |                8 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_ns                                                                                                                                                     | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__48_n_0                                                                                                                                                                                       |                3 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_debug/fragmenter/Repeater/_T_24                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                9 |             18 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                3 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/saved_opcode_reg[2]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                6 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                4 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                                                        |                                                                                                                                                                                                                                                        |                6 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                      |                6 |             18 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_bootrom/fragmenter/Repeater/_T_24                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               12 |             19 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/axi4frag/Queue/_T_354_reg[7][0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               11 |             20 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/r_pte_ppn[19]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                7 |             20 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/axi4frag/Queue/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               11 |             20 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_sptbr_ppn                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                8 |             20 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[255]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                       |                5 |             20 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/scd/scd_col_r_reg[29]                                                                                                                                                                                                               |                7 |             20 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__30_n_0                                                                                                                                                                                       |                9 |             21 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_259                                                                                                                                                                                      | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/sigX_Z[22]_i_1__0_n_0                                                                                                                                                              |               12 |             21 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/s2_tlb_resp_miss_reg                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               13 |             21 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[383]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                       |                8 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/_T_921                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                4 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/_T_24                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                8 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/saved_opcode_reg[2]_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/_T_919_tag[19]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                4 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                            |               17 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/_T_929                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__45_n_0                                                                                                                                                                                       |               13 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/_T_927_tag[19]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                5 |             22 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/fractB_Z_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               13 |             23 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                        |                3 |             24 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/sbus/coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg_0_1_0_2_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                        |                3 |             24 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__31_n_0                                                                                                                                                                                       |               13 |             24 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                3 |             24 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/imo_resp_data_r[7]_i_1_n_0                                                                                                                                                                                                              | memctl/mem_ctl_top/imoc/imo_resp_data_r[31]_i_1_n_0                                                                                                                                                                                                    |                6 |             24 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/pages_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                7 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/pages_5[24]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               12 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/pages_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/pages_4[24]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               15 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/pages_3                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               13 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                4 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__36_n_0                                                                                                                                                                                       |                7 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/fpuOpt_io_valid                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                8 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__43_n_0                                                                                                                                                                                       |               15 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/pages_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                                                                                                         |               12 |             25 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/refill_addr[31]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               10 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_453                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                7 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/lrsc_addr_reg[25][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                4 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |               14 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/w_burst_offset_r[5]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small/divSqrtRecFNToRaw/_T_253                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                9 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_1/o_data/_T_1055_reg[25]                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                6 |             26 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |               11 |             27 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_ctrl_div_reg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |                9 |             27 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                6 |             28 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[447]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                       |                9 |             28 |
|  dbg_hub/inst/idrck                                           | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                        |                4 |             28 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/isValid[27]_i_2_n_0                                                                                                                                                                                                                     | rocket_chip/target/tile/frontend/icache/SR[0]                                                                                                                                                                                                          |               18 |             28 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/_T_384                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             28 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/addr[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             29 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__46_n_0                                                                                                                                                                                       |               18 |             29 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_reg_rs_msb_0_reg[61][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               13 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_2_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               22 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_0_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               15 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__38_n_0                                                                                                                                                                                       |                6 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_1_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               17 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[191]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_n_0                                                                                                                                                                                       |                8 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__32_n_0                                                                                                                                                                                       |               14 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_4_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               11 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/cman/cman_io_req_ready                                                                                                                                                                                                           | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               12 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_3_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               22 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_5_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               14 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_7_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_pmp_6_addr[29]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               11 |             30 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/FPUFMAPipe_io_in_valid                                                                                                                                                                                            | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/in_in2                                                                                                                                                                                                   |               17 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/_T_3407                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                           |               10 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/_T_3407                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/_T_2776[31]_i_1_n_0                                                                                                                                                                                                                     | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               13 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/mem_ctrl_mem_type                                                                                                                                                                                                                  | rocket_chip/target/tile/bypass_mux_1[63]_i_1_n_0                                                                                                                                                                                                       |               27 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_mtvec[31]_i_1_n_0                                                                                                                                                                                                          | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               12 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/s1_addr_r_reg[29]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               13 |             31 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker/o_data/param_reg[0]                                                                                                                                                                                                    | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               13 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/_T_567                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/bdev_info_max_req_len_reg[0][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               10 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/axi4frag/Queue/p_3_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               11 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/body_1[31]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               17 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/body_0[31]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               16 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                        | rocket_chip/target/tile/fpuOpt/sfma/in_in3[31]_i_1_n_0                                                                                                                                                                                                 |               13 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/_T_3867                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                                          | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               11 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/axi4frag/Queue/ram_id_reg[11]_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_1/o_data/param_reg[0]                                                                                                                                                                                                  | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               13 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_reg_rs_msb_0_reg[61][0]                                                                                                                                                                                                  | rocket_chip/target/tile/ex_reg_rs_msb_0[61]_i_1_n_0                                                                                                                                                                                                    |               13 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[31][0]                                                                                                                      | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_empty_fb_i_reg[0]                                                                                                                                                      |                5 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/opcode_reg[2]_1                                                                                                                                                                                                      | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               10 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/E[0]                                                                                                                                                                        | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[121]                                                                                                                  |                6 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/req_addr[0]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/cman/_T_91                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               21 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/frontend/Queue/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/s1_req_addr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               14 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mmios_0/_T_2901_reg[31][0]                                                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               16 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/poc/ref_ctr_r[31]_i_1_n_0                                                                                                                                                                                                                    | memctl/phy/u_ddr3_infrastructure/ref_state_r_reg[0]_0[0]                                                                                                                                                                                               |                6 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/frontend/Queue/len_reg[0][0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                7 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                       |                7 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/saved_opcode_reg[2][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers/req_addr[0]_i_1__0_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |                9 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/_T_3867                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               11 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ram_empty_fb_i_reg[1]                                                                                                                                                      |                6 |             32 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/araddr_r[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                7 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                    | memctl/mem_ctl_top/imoc/rngfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                       |                9 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               12 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/awaddr_r[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                        | rocket_chip/target/tile/fpuOpt/sfma/in_in2                                                                                                                                                                                                             |                9 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/p_1_in[6]                                                                                                                                                                                                                  | rocket_chip/target/tile/core/valid_reg[6]_0[0]                                                                                                                                                                                                         |               19 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/p_1_in__0[6]                                                                                                                                                                                                                | rocket_chip/target/tile/dcache/dtlb/valid[32]_i_1_n_0                                                                                                                                                                                                  |               19 |             33 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_4                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               12 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                9 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_9                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               12 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_8                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               13 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_7                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_6                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               10 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_5                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_3                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                8 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_10                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_11                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_12                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_13                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_14                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_15                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                7 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_16                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_17                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                9 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_18                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_19                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_stvec[38]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               18 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[191]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_n_0                                                                                                                                                                                       |               10 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_27                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               13 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_26                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_25                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               13 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_24                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_23                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               11 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_22                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |                8 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_21                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               10 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_20                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/idxs_2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                7 |             34 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/addr[31]_i_1_n_0                                                                                                                                                                                                                     | rocket_chip/target/adapter/addr[63]_i_1__0_n_0                                                                                                                                                                                                         |                9 |             35 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[447]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                       |               12 |             36 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/sbus/coupler_to_slave_named_Error/buffer/Queue_1/_T_177_reg[8]                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                5 |             36 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/axi4frag/Queue/ram_data_reg[31][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               10 |             36 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/FPUFMAPipe_io_in_valid                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               21 |             37 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_1516_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               12 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_1516_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |                9 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_1516_4                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               15 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_1516_5                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               13 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_1516_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               10 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/BTB/_T_1516_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               10 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/p_2_out_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               12 |             38 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_sepc[39]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               23 |             39 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/ref_state_r_reg[0]_0[0]                                                                                                                                                                                               |               18 |             39 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_mepc[39]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               19 |             39 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_bp_0_address                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               13 |             39 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/prober/p_0_in7_out                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |                9 |             39 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_dpc[39]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               21 |             39 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_mbadaddr[39]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               23 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__42_n_0                                                                                                                                                                                       |               29 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/s2_tlb_resp_miss_reg                                                                                                                                                                                                        | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               18 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/r_state_ns0                                                                                                                                                                                                                                  | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_n_0                                                                                                                                                                                       |               10 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_sbadaddr[39]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               25 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__33_n_0                                                                                                                                                                                       |               14 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/r_transaction_ctr_reg0                                                                                                                                                                                                                   | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__28_n_0                                                                                                                                                                                       |               10 |             40 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             41 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/scd/rlrd_sched/s2_row2_r_reg[0][0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             41 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[383]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                       |               12 |             42 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/BTB_io_btb_update_valid                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               11 |             42 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/imoc/imo_req_inst_r                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               13 |             43 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[255]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                       |               13 |             44 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/fma/valid_stage0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               25 |             45 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/axi4yank/Queue_15/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               15 |             46 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[127]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__26_n_0                                                                                                                                                                                       |               12 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/value_reg                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/p_1_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/value_reg[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_req_fifo/value_reg[3]_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_data_fifo/value_reg[3]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue/p_0_in2_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/Queue_1/ram_reg_0_1_0_5_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/Queue/p_0_in2_out                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |                6 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                        |               21 |             48 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               15 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                7 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               11 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                8 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                9 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                8 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               10 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |                9 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               12 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |                9 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               12 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               11 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               12 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_3                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               16 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_2                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               13 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               16 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               19 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_7                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               13 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_6                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               13 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_5                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               11 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/_T_393_4                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               12 |             49 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[319]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                       |               15 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                        |               17 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                        |               27 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mshrs_0/rpq/req__old_meta_tag_reg[0][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               12 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                        |               14 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                        |               18 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[63]                                                                                                                                                                                                                            | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__27_n_0                                                                                                                                                                                       |               17 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/wrdata_ns[511]                                                                                                                                                                                                                           | memctl/phy/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                       |               14 |             50 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpiu/fractB_Z_reg[0][0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               32 |             52 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/reg_entries_32_reg[8][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               16 |             52 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_7                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/reg_entries_6[61]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               15 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/ptw/reg_entries_32_reg[7][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               22 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_8                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               24 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_13                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               17 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_12                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_11                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               18 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_10                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               19 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_19                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               13 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_18                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               19 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/reg_entries_1[61]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               14 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_17                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               17 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_16                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_15                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               17 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_14                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               14 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_26                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               17 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_25                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_24                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               14 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_23                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               15 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_9                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               22 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_28                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_29                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               15 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_3                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_30                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               20 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_4                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               15 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_5                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_2                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_20                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/reg_entries_31[61]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_21                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               20 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_22                                                                                                                                                                                                             |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/reg_entries_27[61]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             54 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_253                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               19 |             55 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/tlb/reg_entries_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               15 |             55 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/DivSqrtRecFN_small_1/divSqrtRecFNToRaw/_T_259                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               32 |             56 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/_T_281[0]_i_1_n_0                                                                                                                                                                                                              | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               15 |             58 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                                                            | rocket_chip/target/tile/fpuOpt/fpiu/in_in1[28]_i_1_n_0                                                                                                                                                                                                 |               23 |             58 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                                                            | rocket_chip/target/tile/fpuOpt/fpmu/in_bits_in1[28]_i_1_n_0                                                                                                                                                                                            |               19 |             58 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/_T_294[0]_i_1_n_0                                                                                                                                                                                                              | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               15 |             58 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_1                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_28                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_29                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_30                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_15                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_16                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_17                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               15 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_18                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_19                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_3                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               20 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_10                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               15 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_11                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_12                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_13                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_14                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_27[61]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               18 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_31[61]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_4                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_5                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               20 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_6[61]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               17 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_8                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               20 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_9[61]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_2                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               18 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_20                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_21                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_22                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               16 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_23                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_24                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_25                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               19 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_26                                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               17 |             59 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/reg_entries_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               19 |             60 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/axi4frag/Queue_1/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               21 |             60 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_reg_rs_msb_1_reg[61][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               16 |             62 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_2/ram_param_reg_0_1_0_0_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |                8 |             62 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                                                  | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |               25 |             63 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                                                  | axixbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                              |               20 |             63 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/fma_io_validout                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               36 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               21 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/adapter/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               20 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/FPUFMAPipe_io_in_valid                                                                                                                                                                                            | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/in_in3[63]_i_1_n_0                                                                                                                                                                                           |               52 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               12 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/dtlb/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               43 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                                                   | memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                                |               12 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/rd_active_r1_reg                                                                                                                                                         |                                                                                                                                                                                                                                                        |               18 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/bdev_resp_fifo/value_1_reg[0]_0                                                                                                                                                                                                        | rocket_chip/adapter/core/bdev_serdes/resp_data[63]_i_1_n_0                                                                                                                                                                                             |               17 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_mscratch                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               31 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_dscratch                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               34 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mmios_0/grant_word                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               26 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/E[0]                                                                                                                                                                                    | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               19 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw6_reg[63]_0[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               26 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw7_reg[63]_2[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               34 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw5_reg[63]_1[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               18 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/inst_upper_reg[63][0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               28 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/inst_lower_reg[63]_1[0]                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               27 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw2_reg[63]_0[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               21 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw3_reg[63]_0[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               31 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw4_reg[63]_0[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               36 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw0_reg[63]_0[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               26 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_to_slave_named_imoh/fragmenter/Repeater/data_dw1_reg[63]_0[0]                                                                                                                                                                   | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |               23 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/req_len                                                                                                                                                                                                                |                                                                                                                                                                                                                                                        |               16 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/frontend/Queue/addr_reg[0]_4[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               18 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/reg_sscratch                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               36 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers/req_len                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               16 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/s2_req_data                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               20 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/mem_reg_rs2[63]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               17 |             64 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue_1/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               39 |             65 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/sync_xing/Queue_1/data_tag_reg[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               61 |             65 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                                                         | rocket_chip/target/tile/div/_T_627                                                                                                                                                                                                                     |               43 |             65 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                        |               44 |             65 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               28 |             65 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/controller/trackers_1/req_len_reg[0]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               18 |             66 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/ifpu/in_valid                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               46 |             66 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                       |               25 |             66 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/s1_clk_en                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               27 |             68 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpmu/in_valid                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               42 |             69 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mmios_0/load_wb_reg_2[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               29 |             70 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               33 |             71 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/csr/buf__pc                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               21 |             71 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                             |                                                                                                                                                                                                                                                        |                9 |             72 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_sync_r1_reg                                                                                                                                            |               32 |             72 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/mbus/coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_data_reg[63][0]                                                                                                                                                             |                                                                                                                                                                                                                                                        |               28 |             73 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               18 |             73 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               12 |             73 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               13 |             73 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | axixbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               22 |             73 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/adapter/core/Queue_1/ram_read_reg_0_1_0_0_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               10 |             74 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/valid_stage0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               39 |             77 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               33 |             78 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_16                                                                                          |                                                                                                                                                                                                                                                        |               10 |             80 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               39 |             81 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue/p_2_out                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               22 |             82 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/ex_reg_inst_reg[31][0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               29 |             82 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_T_189                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               16 |             86 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                        |               11 |             88 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_15                                                                                          |                                                                                                                                                                                                                                                        |               11 |             88 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                        |               11 |             88 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_T_126                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               18 |             89 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_T_147                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               14 |             89 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_T_168                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               15 |             89 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/fq/_T_104                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               18 |             89 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                    | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               24 |             91 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                              | zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               21 |             91 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                        |               12 |             96 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rddata_r_reg[510]_0                                                                   |                                                                                                                                                                                                                                                        |               12 |             96 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                        |               12 |             96 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                 |                                                                                                                                                                                                                                                        |               12 |             96 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/wb/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               42 |             98 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               29 |             99 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/sfma/valid                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               37 |            101 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/_T_890                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                        |               53 |            102 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                             |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/o_data/p_1_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_1/o_data/ram_mask_reg_0_7_0_5_i_1__2_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_14                                                                                          |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker/o_data/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in1_in                                                                            |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rddata_r_reg[499]_0                                                                   |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/bh/TLBroadcastTracker_2/o_data/p_0_in2_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                             |                                                                                                                                                                                                                                                        |               13 |            104 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/dcache/mshrs/mmios_0/_T_1741                                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               49 |            111 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                             |                                                                                                                                                                                                                                                        |               14 |            112 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                             |                                                                                                                                                                                                                                                        |               14 |            112 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_13                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_12                                                                                          |                                                                                                                                                                                                                                                        |               14 |            112 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue_1/ram_opcode_reg_0_1_0_2_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               15 |            114 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/atomics/_T_250_0_bits_source[2]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                        |               62 |            114 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/buffer/Queue_1/value_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                        |               15 |            116 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_1/ram_opcode_reg_0_1_0_2_i_1__7_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               16 |            122 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/mem_ctrl_mem_type                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                        |               70 |            132 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/frontend/icache/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |               36 |            133 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/mem_pc_valid                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               65 |            136 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               23 |            145 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_3/ram_opcode_reg_0_1_0_2_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               20 |            156 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/coupler_from_sbus/atomics/_T_1151_reg[1]_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                        |               21 |            168 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/core/div/ex_reg_rs_msb_1_reg[61]_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                        |               22 |            176 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/pbus/sync_xing/Queue/ram_opcode_reg_0_1_0_2_i_1__2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                        |               22 |            176 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/tlMasterXbar/p_1_in                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                        |               23 |            180 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/fpuOpt/FPUFMAPipe/valid                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |               63 |            191 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | rocket_chip/target/tile/sync_xing/Queue_1/vb_array_reg[0]                                                                                                                                                                                                       | rocket_chip/target/tile/core/vb_array_reg[0][0]                                                                                                                                                                                                        |               86 |            256 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | rocket_chip/adapter/core/_T_1161_0_reg                                                                                                                                                                                                                 |              238 |            432 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       | memctl/mem_ctl_top/amc/rddata_r[511]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                        |              156 |            512 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                                |              159 |            658 |
|  memctl/phy/u_ddr3_infrastructure/poc_sample_pd_r_reg_0       |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                        |             2682 |           8429 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


