Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun  2 21:27:26 2023
| Host         : INSPIRON-7370 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ascon_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               126         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.943     -285.334                    210                14771        0.025        0.000                      0                14771        1.520        0.000                       0                  6366  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 2.500}        5.000           200.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.416      -79.995                    133                 1904        0.045        0.000                      0                 1904        1.520        0.000                       0                  2033  
clk_fpga_0          8.653        0.000                      0                 8929        0.025        0.000                      0                 8929        9.020        0.000                       0                  4333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                -2.943     -283.116                    186                 2288        0.043        0.000                      0                 2288  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk                      0.765        0.000                      0                 1777        0.306        0.000                      0                 1777  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk           clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          133  Failing Endpoints,  Worst Slack       -1.416ns,  Total Violation      -79.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.416ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 5.103ns (80.463%)  route 1.239ns (19.537%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.310 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.572     7.882    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X45Y130        LUT3 (Prop_lut3_I2_O)        0.303     8.185 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[92]_i_1/O
                         net (fo=1, routed)           0.000     8.185    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[92]
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.035     6.738    
    SLICE_X45Y130        FDCE (Setup_fdce_C_D)        0.031     6.769    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 -1.416    

Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 5.101ns (82.346%)  route 1.094ns (17.654%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.312 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.427     7.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X47Y133        LUT3 (Prop_lut3_I2_O)        0.299     8.038 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[95]_i_1/O
                         net (fo=1, routed)           0.000     8.038    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[95]
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.645     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/C
                         clock pessimism              0.132     6.777    
                         clock uncertainty           -0.035     6.742    
    SLICE_X47Y133        FDCE (Setup_fdce_C_D)        0.031     6.773    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 5.101ns (82.399%)  route 1.090ns (17.601%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.312 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.423     7.735    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X47Y133        LUT3 (Prop_lut3_I0_O)        0.299     8.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[127]_i_1/O
                         net (fo=1, routed)           0.000     8.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[127]
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.645     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/C
                         clock pessimism              0.132     6.777    
                         clock uncertainty           -0.035     6.742    
    SLICE_X47Y133        FDCE (Setup_fdce_C_D)        0.029     6.771    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.182ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 5.103ns (82.909%)  route 1.052ns (17.091%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 6.642 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.310 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.385     7.695    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X46Y131        LUT3 (Prop_lut3_I0_O)        0.303     7.998 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[124]_i_1/O
                         net (fo=1, routed)           0.000     7.998    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[124]
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.642     6.642    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/C
                         clock pessimism              0.132     6.774    
                         clock uncertainty           -0.035     6.739    
    SLICE_X46Y131        FDCE (Setup_fdce_C_D)        0.077     6.816    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]
  -------------------------------------------------------------------
                         required time                          6.816    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 -1.182    

Slack (VIOLATED) :        -1.175ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 5.103ns (82.950%)  route 1.049ns (17.050%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 6.642 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.310 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.382     7.692    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X46Y131        LUT3 (Prop_lut3_I1_O)        0.303     7.995 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[28]_i_1/O
                         net (fo=1, routed)           0.000     7.995    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[28]
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.642     6.642    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/C
                         clock pessimism              0.132     6.774    
                         clock uncertainty           -0.035     6.739    
    SLICE_X46Y131        FDCE (Setup_fdce_C_D)        0.081     6.820    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 -1.175    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 5.007ns (82.219%)  route 1.083ns (17.781%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.215 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[2]
                         net (fo=3, routed)           0.416     7.631    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[122]
    SLICE_X45Y130        LUT3 (Prop_lut3_I1_O)        0.302     7.933 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[29]_i_1/O
                         net (fo=1, routed)           0.000     7.933    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[29]
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.035     6.738    
    SLICE_X45Y130        FDCE (Setup_fdce_C_D)        0.031     6.769    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 5.101ns (83.918%)  route 0.978ns (16.082%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.000     7.090    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.312 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.311     7.623    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X47Y133        LUT3 (Prop_lut3_I1_O)        0.299     7.922 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[31]_i_1/O
                         net (fo=1, routed)           0.000     7.922    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[31]
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.645     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/C
                         clock pessimism              0.132     6.777    
                         clock uncertainty           -0.035     6.742    
    SLICE_X47Y133        FDCE (Setup_fdce_C_D)        0.031     6.773    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                 -1.149    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 4.873ns (80.241%)  route 1.200ns (19.759%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.084 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/O[0]
                         net (fo=3, routed)           0.533     7.617    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[116]
    SLICE_X44Y129        LUT3 (Prop_lut3_I1_O)        0.299     7.916 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[23]_i_1/O
                         net (fo=1, routed)           0.000     7.916    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[23]
    SLICE_X44Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X44Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.035     6.738    
    SLICE_X44Y129        FDCE (Setup_fdce_C_D)        0.032     6.770    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 5.085ns (83.471%)  route 1.007ns (16.529%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.289 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.340     7.629    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X46Y130        LUT3 (Prop_lut3_I1_O)        0.306     7.935 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[30]_i_1/O
                         net (fo=1, routed)           0.000     7.935    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[30]
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.035     6.738    
    SLICE_X46Y130        FDCE (Setup_fdce_C_D)        0.079     6.817    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 5.085ns (83.608%)  route 0.997ns (16.392%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.317     2.616    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X49Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.740 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     3.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.661 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.661    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.775 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.775    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.889 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.003 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.003    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.117 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.117    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.231 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.231    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.345 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.345    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.459 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.459    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     6.055    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     6.292    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.406    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.520    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.862    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.976    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.289 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.330     7.619    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X46Y130        LUT3 (Prop_lut3_I0_O)        0.306     7.925 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[126]_i_1/O
                         net (fo=1, routed)           0.000     7.925    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[126]
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.035     6.738    
    SLICE_X46Y130        FDCE (Setup_fdce_C_D)        0.079     6.817    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 -1.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.144%)  route 0.209ns (52.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.628     0.628    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X49Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDCE (Prop_fdce_C_Q)         0.141     0.769 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[116]/Q
                         net (fo=3, routed)           0.209     0.978    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/sbox_inst/state_out_reg[28][39]
    SLICE_X52Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.023 r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/sbox_inst/state_out[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.023    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/sbox_state[20]
    SLICE_X52Y128        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.894     0.894    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X52Y128        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[20]/C
                         clock pessimism             -0.009     0.885    
    SLICE_X52Y128        FDCE (Hold_fdce_C_D)         0.092     0.977    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.218%)  route 0.225ns (54.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.635    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/clk
    SLICE_X52Y147        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[124]/Q
                         net (fo=3, routed)           0.225     1.001    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out_reg[31][63]
    SLICE_X48Y146        LUT3 (Prop_lut3_I2_O)        0.045     1.046 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out[92]_i_1__8/O
                         net (fo=1, routed)           0.000     1.046    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]_1[43]
    SLICE_X48Y146        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/clk
    SLICE_X48Y146        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[92]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X48Y146        FDCE (Hold_fdce_C_D)         0.092     0.993    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[92]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.971%)  route 0.257ns (58.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.634     0.634    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/clk
    SLICE_X52Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[121]/Q
                         net (fo=3, routed)           0.257     1.032    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out_reg[31][60]
    SLICE_X42Y145        LUT3 (Prop_lut3_I2_O)        0.045     1.077 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out[89]_i_1__8/O
                         net (fo=1, routed)           0.000     1.077    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]_1[40]
    SLICE_X42Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/clk
    SLICE_X42Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[89]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X42Y145        FDCE (Hold_fdce_C_D)         0.121     1.022    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][39]_ks_inst_round_key_reg_c_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.686%)  route 0.183ns (42.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.633     0.633    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y108        FDRE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][39]_ks_inst_round_key_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.148     0.781 r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][39]_ks_inst_round_key_reg_c_2/Q
                         net (fo=1, routed)           0.183     0.964    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][39]_ks_inst_round_key_reg_c_2_n_0
    SLICE_X49Y109        LUT2 (Prop_lut2_I0_O)        0.101     1.065 r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_gate__79/O
                         net (fo=1, routed)           0.000     1.065    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg_gate__79_n_0
    SLICE_X49Y109        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     0.909    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X49Y109        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][39]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X49Y109        FDCE (Hold_fdce_C_D)         0.107     1.007    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][39]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.782%)  route 0.259ns (58.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.634     0.634    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/clk
    SLICE_X52Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[121]/Q
                         net (fo=3, routed)           0.259     1.034    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out_reg[31][60]
    SLICE_X42Y145        LUT3 (Prop_lut3_I0_O)        0.045     1.079 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out[121]_i_1__8/O
                         net (fo=1, routed)           0.000     1.079    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]_1[72]
    SLICE_X42Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/clk
    SLICE_X42Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[121]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X42Y145        FDCE (Hold_fdce_C_D)         0.120     1.021    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.247ns (55.156%)  route 0.201ns (44.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.635    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDCE (Prop_fdce_C_Q)         0.148     0.783 r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][29]/Q
                         net (fo=1, routed)           0.201     0.984    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4]_0[29]
    SLICE_X46Y106        LUT2 (Prop_lut2_I1_O)        0.099     1.083 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp[29]_i_1/O
                         net (fo=1, routed)           0.000     1.083    design_ascon_i/ascon_core_0/inst/ks_inst/temp0[29]
    SLICE_X46Y106        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y106        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[29]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X46Y106        FDCE (Hold_fdce_C_D)         0.121     1.022    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[123]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.635    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/clk
    SLICE_X50Y147        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.164     0.799 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[123]/Q
                         net (fo=3, routed)           0.211     1.010    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/sbox_inst/Q[47]
    SLICE_X47Y146        LUT3 (Prop_lut3_I1_O)        0.045     1.055 r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/sbox_inst/state_out[27]_i_1__8/O
                         net (fo=1, routed)           0.000     1.055    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/sbox_state_0[27]
    SLICE_X47Y146        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/clk
    SLICE_X47Y146        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[27]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X47Y146        FDCE (Hold_fdce_C_D)         0.092     0.993    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.561%)  route 0.240ns (59.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.632     0.632    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/clk
    SLICE_X50Y138        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDCE (Prop_fdce_C_Q)         0.164     0.796 r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[38]/Q
                         net (fo=1, routed)           0.240     1.036    design_ascon_i/ascon_core_0/inst/final_inst/D[38]
    SLICE_X42Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.905     0.905    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X42Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[38]/C
                         clock pessimism             -0.009     0.896    
    SLICE_X42Y136        FDCE (Hold_fdce_C_D)         0.076     0.972    design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.187ns (41.370%)  route 0.265ns (58.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.633     0.633    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/Q
                         net (fo=3, routed)           0.265     1.039    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[35]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.046     1.085 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[95]_i_1__0/O
                         net (fo=1, routed)           0.000     1.085    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[46]
    SLICE_X50Y132        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.898     0.898    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X50Y132        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[95]/C
                         clock pessimism             -0.009     0.889    
    SLICE_X50Y132        FDCE (Hold_fdce_C_D)         0.131     1.020    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.379%)  route 0.243ns (56.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.634     0.634    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/clk
    SLICE_X53Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/state_out_reg[115]/Q
                         net (fo=3, routed)           0.243     1.018    design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out_reg[31][54]
    SLICE_X45Y145        LUT3 (Prop_lut3_I0_O)        0.045     1.063 r  design_ascon_i/ascon_core_0/inst/genblk1[9].round_inst/sbox_inst/state_out[115]_i_1__8/O
                         net (fo=1, routed)           0.000     1.063    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]_1[66]
    SLICE_X45Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/clk
    SLICE_X45Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[115]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X45Y145        FDCE (Hold_fdce_C_D)         0.091     0.992    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_ascon_i/ascon_core_0/inst/clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X35Y142  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X47Y132  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[100]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X51Y131  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[101]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X50Y129  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[102]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X45Y135  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X46Y135  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X46Y138  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[105]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X46Y135  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[106]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X45Y138  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[107]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X44Y140  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[108]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y102  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y102  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y115  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y115  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y102  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y102  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y117  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y115  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X42Y115  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.863ns  (logic 1.574ns (14.490%)  route 9.289ns (85.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          3.880    13.894    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X49Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.646    22.825    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_1/C
                         clock pessimism              0.129    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X49Y136        FDRE (Setup_fdre_C_D)       -0.105    22.547    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 1.574ns (14.601%)  route 9.206ns (85.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          3.797    13.811    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X49Y135        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.646    22.825    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y135        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_4/C
                         clock pessimism              0.129    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X49Y135        FDRE (Setup_fdre_C_D)       -0.103    22.549    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             9.079ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 1.574ns (15.042%)  route 8.890ns (84.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          3.481    13.495    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X51Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.635    22.814    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X51Y136        FDRE (Setup_fdre_C_D)       -0.067    22.574    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         22.574    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  9.079    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 1.461ns (14.906%)  route 8.341ns (85.094%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X37Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.901     6.495    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X60Y115        LUT4 (Prop_lut4_I2_O)        0.149     6.644 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.244     7.888    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.332     8.220 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.571     8.791    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X53Y106        LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.092    10.007    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X29Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.131 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.867    10.997    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X32Y106        LUT5 (Prop_lut5_I4_O)        0.124    11.121 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.173    12.295    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.152    12.447 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.493    12.940    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y99         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.480    22.659    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y99         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)       -0.263    22.223    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.444ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 1.574ns (15.606%)  route 8.512ns (84.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 22.814 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          3.103    13.116    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X51Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.635    22.814    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_5/C
                         clock pessimism              0.129    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X51Y136        FDRE (Setup_fdre_C_D)       -0.081    22.560    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_5
  -------------------------------------------------------------------
                         required time                         22.560    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  9.444    

Slack (MET) :             9.611ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.009ns  (logic 1.574ns (15.726%)  route 8.435ns (84.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 22.883 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          3.026    13.040    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X54Y134        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.704    22.883    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y134        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_2/C
                         clock pessimism              0.129    23.012    
                         clock uncertainty           -0.302    22.710    
    SLICE_X54Y134        FDRE (Setup_fdre_C_D)       -0.059    22.651    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  9.611    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 1.304ns (14.636%)  route 7.605ns (85.364%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X37Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         2.530     6.124    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X53Y112        LUT4 (Prop_lut4_I2_O)        0.150     6.274 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.821     8.095    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.326     8.421 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.703     9.124    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X53Y106        LUT5 (Prop_lut5_I4_O)        0.124     9.248 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.223    10.471    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X29Y107        LUT6 (Prop_lut6_I1_O)        0.124    10.595 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.446    11.042    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X30Y106        LUT5 (Prop_lut5_I1_O)        0.124    11.166 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.882    12.047    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.562    22.742    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.685    design_ascon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.685    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.722ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.855ns  (logic 1.574ns (15.972%)  route 8.281ns (84.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          2.872    12.885    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X57Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.706    22.885    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_8/C
                         clock pessimism              0.129    23.014    
                         clock uncertainty           -0.302    22.712    
    SLICE_X57Y136        FDRE (Setup_fdre_C_D)       -0.105    22.607    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_8
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  9.722    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 1.574ns (15.980%)  route 8.276ns (84.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 22.885 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.737     3.031    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=17, routed)          5.409     9.890    design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.014 r  design_ascon_i/axi_gpio_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=14, routed)          2.867    12.880    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X57Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.706    22.885    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y136        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_3/C
                         clock pessimism              0.129    23.014    
                         clock uncertainty           -0.302    22.712    
    SLICE_X57Y136        FDRE (Setup_fdre_C_D)       -0.103    22.609    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         22.609    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 1.787ns (17.945%)  route 8.171ns (82.055%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X37Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.901     6.495    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X60Y115        LUT4 (Prop_lut4_I2_O)        0.149     6.644 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.244     7.888    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X61Y106        LUT6 (Prop_lut6_I1_O)        0.332     8.220 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.571     8.791    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X53Y106        LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.092    10.007    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X29Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.131 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.867    10.997    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X32Y106        LUT5 (Prop_lut5_I4_O)        0.124    11.121 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.173    12.295    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.152    12.447 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.324    12.770    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y101        LUT6 (Prop_lut6_I4_O)        0.326    13.096 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    13.096    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.654    22.833    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y101        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.281    23.114    
                         clock uncertainty           -0.302    22.812    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)        0.029    22.841    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.841    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  9.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.983%)  route 0.180ns (56.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.640     0.976    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.180     1.297    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y98         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.826     1.192    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.272    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.107%)  route 0.208ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.641     0.977    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.208     1.313    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y98         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.826     1.192    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.197%)  route 0.260ns (64.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.641     0.977    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.260     1.378    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y95         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.825     1.191    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.431%)  route 0.325ns (63.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.576     0.912    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y95         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=8, routed)           0.325     1.377    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[16]
    SLICE_X30Y104        LUT6 (Prop_lut6_I3_O)        0.045     1.422 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.422    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_39
    SLICE_X30Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.930     1.296    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.120     1.381    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.148%)  route 0.329ns (63.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.576     0.912    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y95         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/Q
                         net (fo=8, routed)           0.329     1.381    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/Q[16]
    SLICE_X30Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.426 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.426    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst_n_3
    SLICE_X30Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.930     1.296    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.121     1.382    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.552%)  route 0.198ns (58.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.659     0.995    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.198     1.334    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X30Y95         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.844     1.210    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.052%)  route 0.200ns (60.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.634     0.970    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y115        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.200     1.298    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/gpio_io_o[28]
    SLICE_X51Y115        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     1.266    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y115        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X51Y115        FDRE (Hold_fdre_C_D)         0.016     1.243    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[3].reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.897%)  route 0.263ns (65.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.557     0.893    design_ascon_i/axi_gpio_plaintext_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_ascon_i/axi_gpio_plaintext_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=115, routed)         0.263     1.297    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/bus2ip_reset
    SLICE_X45Y100        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.911     1.277    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.685%)  route 0.264ns (67.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.659     0.995    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.264     1.387    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y95         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.844     1.210    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.305    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.156%)  route 0.238ns (62.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.659     0.995    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.238     1.374    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y97         SRL16E                                       r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.844     1.210    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y129   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y130   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y130   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y130   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y130   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y129   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y129   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y130   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y130   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y101   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y101   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y100   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y100   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y101   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y101   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y100   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y100   design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :          186  Failing Endpoints,  Worst Slack       -2.943ns,  Total Violation     -283.116ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.943ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 5.103ns (80.900%)  route 1.205ns (19.099%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.569 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.572     9.142    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X45Y130        LUT3 (Prop_lut3_I2_O)        0.303     9.445 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[92]_i_1/O
                         net (fo=1, routed)           0.000     9.445    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[92]
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.302     6.471    
    SLICE_X45Y130        FDCE (Setup_fdce_C_D)        0.031     6.502    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 -2.943    

Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 5.101ns (82.805%)  route 1.059ns (17.195%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.000     8.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.571 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.427     8.998    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X47Y133        LUT3 (Prop_lut3_I2_O)        0.299     9.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[95]_i_1/O
                         net (fo=1, routed)           0.000     9.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[95]
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.645     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/C
                         clock pessimism              0.132     6.777    
                         clock uncertainty           -0.302     6.475    
    SLICE_X47Y133        FDCE (Setup_fdce_C_D)        0.031     6.506    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.789ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 5.101ns (82.859%)  route 1.055ns (17.141%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.000     8.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.571 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.423     8.994    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X47Y133        LUT3 (Prop_lut3_I0_O)        0.299     9.293 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[127]_i_1/O
                         net (fo=1, routed)           0.000     9.293    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[127]
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.645     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/C
                         clock pessimism              0.132     6.777    
                         clock uncertainty           -0.302     6.475    
    SLICE_X47Y133        FDCE (Setup_fdce_C_D)        0.029     6.504    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 -2.789    

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 5.103ns (83.374%)  route 1.018ns (16.626%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 6.642 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.569 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.385     8.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X46Y131        LUT3 (Prop_lut3_I0_O)        0.303     9.258 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[124]_i_1/O
                         net (fo=1, routed)           0.000     9.258    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[124]
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.642     6.642    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/C
                         clock pessimism              0.132     6.774    
                         clock uncertainty           -0.302     6.472    
    SLICE_X46Y131        FDCE (Setup_fdce_C_D)        0.077     6.549    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.702ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 5.103ns (83.415%)  route 1.015ns (16.585%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 6.642 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.569 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.382     8.952    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X46Y131        LUT3 (Prop_lut3_I1_O)        0.303     9.255 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[28]_i_1/O
                         net (fo=1, routed)           0.000     9.255    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[28]
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.642     6.642    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/C
                         clock pessimism              0.132     6.774    
                         clock uncertainty           -0.302     6.472    
    SLICE_X46Y131        FDCE (Setup_fdce_C_D)        0.081     6.553    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 -2.702    

Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 5.007ns (82.685%)  route 1.048ns (17.315%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.474 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[2]
                         net (fo=3, routed)           0.416     8.890    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[122]
    SLICE_X45Y130        LUT3 (Prop_lut3_I1_O)        0.302     9.192 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[29]_i_1/O
                         net (fo=1, routed)           0.000     9.192    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[29]
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X45Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.302     6.471    
    SLICE_X45Y130        FDCE (Setup_fdce_C_D)        0.031     6.502    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.502    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.675ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 5.101ns (84.394%)  route 0.943ns (15.606%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.000     8.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X47Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.571 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.311     8.882    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X47Y133        LUT3 (Prop_lut3_I1_O)        0.299     9.181 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[31]_i_1/O
                         net (fo=1, routed)           0.000     9.181    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[31]
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.645     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X47Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/C
                         clock pessimism              0.132     6.777    
                         clock uncertainty           -0.302     6.475    
    SLICE_X47Y133        FDCE (Setup_fdce_C_D)        0.031     6.506    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 -2.675    

Slack (VIOLATED) :        -2.673ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 4.873ns (80.697%)  route 1.166ns (19.303%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.343 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/O[0]
                         net (fo=3, routed)           0.533     8.877    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[116]
    SLICE_X44Y129        LUT3 (Prop_lut3_I1_O)        0.299     9.176 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[23]_i_1/O
                         net (fo=1, routed)           0.000     9.176    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[23]
    SLICE_X44Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X44Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.302     6.471    
    SLICE_X44Y129        FDCE (Setup_fdce_C_D)        0.032     6.503    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.503    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                 -2.673    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 5.085ns (83.944%)  route 0.973ns (16.056%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.548 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.340     8.889    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X46Y130        LUT3 (Prop_lut3_I1_O)        0.306     9.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[30]_i_1/O
                         net (fo=1, routed)           0.000     9.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[30]
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.302     6.471    
    SLICE_X46Y130        FDCE (Setup_fdce_C_D)        0.079     6.550    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 5.085ns (84.083%)  route 0.963ns (15.917%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     3.137    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.283     3.876    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X49Y101        LUT2 (Prop_lut2_I0_O)        0.124     4.000 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.340     4.340    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X47Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.920 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.920    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.148    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.262    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.376    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.604    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.718    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.832 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.832    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.946 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.946    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.060    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.174    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.288    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.402 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.402    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.516 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.516    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.630 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.744    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.858 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.858    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.972 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.972    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X47Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.086 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     7.086    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X47Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X47Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.314    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X47Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X47Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.009     7.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X47Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X47Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X47Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     8.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X47Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     8.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X47Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     8.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X47Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.548 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.330     8.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X46Y130        LUT3 (Prop_lut3_I0_O)        0.306     9.185 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[126]_i_1/O
                         net (fo=1, routed)           0.000     9.185    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[126]
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y130        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]/C
                         clock pessimism              0.132     6.773    
                         clock uncertainty           -0.302     6.471    
    SLICE_X46Y130        FDCE (Setup_fdce_C_D)        0.079     6.550    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[126]
  -------------------------------------------------------------------
                         required time                          6.550    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 -2.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.930%)  route 0.227ns (58.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.971    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.227     1.362    design_ascon_i/ascon_core_0/inst/ks_inst/key[4]
    SLICE_X46Y100        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.911     0.911    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y100        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X46Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.319    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][4]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.766%)  route 0.243ns (63.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.630     0.966    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y115        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.243     1.350    design_ascon_i/ascon_core_0/inst/ks_inst/key[125]
    SLICE_X46Y116        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.903     0.903    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y116        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2/CLK
                         clock pessimism             -0.009     0.894    
                         clock uncertainty            0.302     1.196    
    SLICE_X46Y116        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.305    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[3][125]_srl4_ks_inst_round_key_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.375%)  route 0.247ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.633     0.969    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y108        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.247     1.357    design_ascon_i/ascon_core_0/inst/ks_inst/key[36]
    SLICE_X46Y105        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y105        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.901    
                         clock uncertainty            0.302     1.203    
    SLICE_X46Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.312    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][36]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.966%)  route 0.227ns (58.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.632     0.968    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.227     1.359    design_ascon_i/ascon_core_0/inst/ks_inst/key[50]
    SLICE_X46Y108        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     0.909    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y108        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.900    
                         clock uncertainty            0.302     1.202    
    SLICE_X46Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.311    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][50]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.131%)  route 0.249ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.627     0.963    design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y118        FDRE                                         r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.141     1.104 r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.249     1.353    design_ascon_i/ascon_core_0/inst/ks_inst/key[80]
    SLICE_X42Y118        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.901     0.901    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X42Y118        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.892    
                         clock uncertainty            0.302     1.194    
    SLICE_X42Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.303    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][80]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.185%)  route 0.186ns (56.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.971    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.186     1.298    design_ascon_i/ascon_core_0/inst/ks_inst/key[10]
    SLICE_X50Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.821     0.821    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.005     0.816    
                         clock uncertainty            0.302     1.118    
    SLICE_X50Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.235    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][10]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.750%)  route 0.249ns (60.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.632     0.968    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.249     1.381    design_ascon_i/ascon_core_0/inst/ks_inst/key[44]
    SLICE_X42Y109        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     0.909    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X42Y109        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.900    
                         clock uncertainty            0.302     1.202    
    SLICE_X42Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.317    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][44]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.613%)  route 0.182ns (56.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.971    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y100        FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.182     1.294    design_ascon_i/ascon_core_0/inst/ks_inst/key[3]
    SLICE_X50Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.821     0.821    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.005     0.816    
                         clock uncertainty            0.302     1.118    
    SLICE_X50Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.227    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][3]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.347%)  route 0.282ns (66.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.635     0.971    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y102        FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.282     1.394    design_ascon_i/ascon_core_0/inst/ks_inst/key[12]
    SLICE_X46Y100        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.911     0.911    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y100        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X46Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.321    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][12]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.093%)  route 0.256ns (60.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.632     0.968    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.256     1.388    design_ascon_i/ascon_core_0/inst/ks_inst/key[45]
    SLICE_X42Y109        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     0.909    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X42Y109        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.900    
                         clock uncertainty            0.302     1.202    
    SLICE_X42Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.311    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][45]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[60]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.128%)  route 1.702ns (78.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 6.636 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=130, routed)         1.702     5.296    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/rst
    SLICE_X49Y123        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.636     6.636    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X49Y123        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[60]/C
                         clock pessimism              0.132     6.768    
                         clock uncertainty           -0.302     6.466    
    SLICE_X49Y123        FDCE (Recov_fdce_C_CLR)     -0.405     6.061    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[60]
  -------------------------------------------------------------------
                         required time                          6.061    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][70]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.007%)  route 1.443ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         1.443     5.037    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.630     6.630    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][70]/C
                         clock pessimism              0.032     6.662    
                         clock uncertainty           -0.302     6.360    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405     5.955    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][70]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][71]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.007%)  route 1.443ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         1.443     5.037    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.630     6.630    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][71]/C
                         clock pessimism              0.032     6.662    
                         clock uncertainty           -0.302     6.360    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405     5.955    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][71]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][74]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.007%)  route 1.443ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         1.443     5.037    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.630     6.630    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][74]/C
                         clock pessimism              0.032     6.662    
                         clock uncertainty           -0.302     6.360    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405     5.955    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][74]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][75]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.007%)  route 1.443ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         1.443     5.037    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.630     6.630    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][75]/C
                         clock pessimism              0.032     6.662    
                         clock uncertainty           -0.302     6.360    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405     5.955    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][75]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[70]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.007%)  route 1.443ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         1.443     5.037    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.630     6.630    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[70]/C
                         clock pessimism              0.032     6.662    
                         clock uncertainty           -0.302     6.360    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405     5.955    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[70]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.007%)  route 1.443ns (75.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 6.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         1.443     5.037    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.630     6.630    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]/C
                         clock pessimism              0.032     6.662    
                         clock uncertainty           -0.302     6.360    
    SLICE_X51Y118        FDCE (Recov_fdce_C_CLR)     -0.405     5.955    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.484%)  route 1.486ns (76.516%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=130, routed)         1.486     5.080    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/rst
    SLICE_X49Y125        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X49Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[5]/C
                         clock pessimism              0.132     6.766    
                         clock uncertainty           -0.302     6.464    
    SLICE_X49Y125        FDCE (Recov_fdce_C_CLR)     -0.405     6.059    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][110]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.097%)  route 1.518ns (76.903%))
  Logic Levels:           0  
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 6.642 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=130, routed)         1.518     5.112    design_ascon_i/ascon_core_0/inst/ks_inst/rst
    SLICE_X44Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.642     6.642    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X44Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][110]/C
                         clock pessimism              0.166     6.808    
                         clock uncertainty           -0.302     6.506    
    SLICE_X44Y118        FDCE (Recov_fdce_C_CLR)     -0.405     6.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][110]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][111]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.456ns (23.097%)  route 1.518ns (76.903%))
  Logic Levels:           0  
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 6.642 - 5.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     3.138    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=130, routed)         1.518     5.112    design_ascon_i/ascon_core_0/inst/ks_inst/rst
    SLICE_X44Y118        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][111]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.642     6.642    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X44Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][111]/C
                         clock pessimism              0.166     6.808    
                         clock uncertainty           -0.302     6.506    
    SLICE_X44Y118        FDCE (Recov_fdce_C_CLR)     -0.405     6.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][111]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][80]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][80]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][80]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][81]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][81]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][81]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][82]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][82]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][82]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][83]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][83]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][83]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][88]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][88]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][88]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][89]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][89]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][89]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[80]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.539%)  route 0.306ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.624     0.960    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y121        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=170, routed)         0.306     1.407    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X45Y119        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.900     0.900    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[80]/C
                         clock pessimism             -0.009     0.891    
                         clock uncertainty            0.302     1.193    
    SLICE_X45Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.101    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.113%)  route 0.298ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.639     0.975    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         0.298     1.414    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][10]/C
                         clock pessimism             -0.009     0.898    
                         clock uncertainty            0.302     1.200    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.108    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.113%)  route 0.298ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.639     0.975    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         0.298     1.414    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][11]/C
                         clock pessimism             -0.009     0.898    
                         clock uncertainty            0.302     1.200    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.108    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.113%)  route 0.298ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.639     0.975    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X47Y100        FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=129, routed)         0.298     1.414    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X51Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][14]/C
                         clock pessimism             -0.009     0.898    
                         clock uncertainty            0.302     1.200    
    SLICE_X51Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.108    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.306    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.232ns  (logic 0.124ns (10.068%)  route 1.108ns (89.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.108     1.108    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.232 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y84         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.473     2.652    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y84         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.045ns (9.007%)  route 0.455ns (90.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.455     0.455    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.500 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.500    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y84         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.818     1.184    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y84         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk_fpga_0

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.736%)  route 0.981ns (68.264%))
  Logic Levels:           0  
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X37Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[12]/Q
                         net (fo=1, routed)           0.981     3.280    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X26Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.691     2.870    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.424ns  (logic 0.518ns (36.388%)  route 0.906ns (63.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X34Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDCE (Prop_fdce_C_Q)         0.518     2.361 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[46]/Q
                         net (fo=1, routed)           0.906     3.267    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X30Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.695     2.874    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.415ns  (logic 0.456ns (32.226%)  route 0.959ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X37Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[14]/Q
                         net (fo=1, routed)           0.959     3.258    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X28Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.695     2.874    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.456ns (32.595%)  route 0.943ns (67.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X37Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDCE (Prop_fdce_C_Q)         0.456     2.299 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[57]/Q
                         net (fo=1, routed)           0.943     3.242    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X27Y135        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.690     2.869    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y135        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.518ns (37.449%)  route 0.865ns (62.551%))
  Logic Levels:           0  
  Clock Path Skew:        1.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.841     1.841    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X38Y138        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDCE (Prop_fdce_C_Q)         0.518     2.359 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[10]/Q
                         net (fo=1, routed)           0.865     3.224    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X31Y135        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.694     2.873    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y135        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.478ns (34.612%)  route 0.903ns (65.388%))
  Logic Levels:           0  
  Clock Path Skew:        1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.841     1.841    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X38Y138        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y138        FDCE (Prop_fdce_C_Q)         0.478     2.319 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[9]/Q
                         net (fo=1, routed)           0.903     3.222    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X27Y136        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.690     2.869    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y136        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 0.419ns (31.825%)  route 0.898ns (68.175%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.838     1.838    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X44Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDCE (Prop_fdce_C_Q)         0.419     2.257 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[34]/Q
                         net (fo=1, routed)           0.898     3.155    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X30Y136        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.694     2.873    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y136        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.518ns (40.542%)  route 0.760ns (59.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     1.844    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X34Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y145        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[59]/Q
                         net (fo=1, routed)           0.760     3.122    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X30Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.698     2.877    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.478ns (37.509%)  route 0.796ns (62.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.844     1.844    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X38Y145        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y145        FDCE (Prop_fdce_C_Q)         0.478     2.322 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[90]/Q
                         net (fo=1, routed)           0.796     3.118    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X38Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.649     2.828    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.954%)  route 0.747ns (59.046%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.843     1.843    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X34Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y142        FDCE (Prop_fdce_C_Q)         0.518     2.361 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[25]/Q
                         net (fo=1, routed)           0.747     3.108    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X28Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        1.697     2.876    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.632     0.632    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X47Y132        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[70]/Q
                         net (fo=1, routed)           0.095     0.868    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X45Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.902     1.268    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.634     0.634    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X47Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.128     0.762 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[109]/Q
                         net (fo=1, routed)           0.110     0.872    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X47Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.906     1.272    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[77]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.636     0.636    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X43Y138        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDCE (Prop_fdce_C_Q)         0.128     0.764 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[77]/Q
                         net (fo=1, routed)           0.112     0.876    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X42Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.906     1.272    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.637     0.637    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X37Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142        FDCE (Prop_fdce_C_Q)         0.128     0.765 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[91]/Q
                         net (fo=1, routed)           0.112     0.877    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X36Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     1.275    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.639%)  route 0.115ns (47.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.637     0.637    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X40Y142        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142        FDCE (Prop_fdce_C_Q)         0.128     0.765 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[118]/Q
                         net (fo=1, routed)           0.115     0.880    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X40Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     1.275    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.637     0.637    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X39Y140        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y140        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[86]/Q
                         net (fo=1, routed)           0.110     0.888    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X38Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.908     1.274    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.637     0.637    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X37Y140        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y140        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[49]/Q
                         net (fo=1, routed)           0.110     0.888    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X36Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.908     1.274    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.639     0.639    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X35Y140        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[19]/Q
                         net (fo=1, routed)           0.108     0.888    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X34Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.909     1.275    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.144%)  route 0.115ns (44.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.639     0.639    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X35Y140        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[18]/Q
                         net (fo=1, routed)           0.115     0.895    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X32Y140        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.910     1.276    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y140        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.070%)  route 0.144ns (52.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.627     0.627    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X51Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.128     0.755 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[101]/Q
                         net (fo=1, routed)           0.144     0.899    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X50Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6366, routed)        0.896     1.262    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





