// Seed: 3696411738
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input supply0 id_13,
    input wor id_14,
    output tri0 id_15
);
  assign id_15 = (id_14);
  supply1 id_17;
  assign id_17 = 1 - 1 ? 1 - 1'b0 : id_5;
  assign id_17 = id_17;
  wire id_18, id_19, id_20, id_21;
  wire  id_22 = id_18;
  wire  id_23;
  wire  id_24;
  uwire id_25 = 1;
  assign id_7 = 1;
  tri id_26 = id_25;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    input wand id_9
    , id_15,
    input supply0 id_10,
    input tri1 id_11,
    input tri id_12,
    output wor id_13
);
  assign id_7  = 1'd0;
  assign id_13 = 1;
  module_0(
      id_8,
      id_11,
      id_7,
      id_4,
      id_9,
      id_4,
      id_0,
      id_5,
      id_1,
      id_5,
      id_9,
      id_10,
      id_10,
      id_12,
      id_8,
      id_1
  );
endmodule
