##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_2_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_2_IntClock:R)
		5.3::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. ADC_SAR_Seq_2_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.41 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.41 MHz    | 
Clock: ADC_SAR_1_theACLK                     | N/A                   | Target: 1.21 MHz    | 
Clock: ADC_SAR_1_theACLK(routed)             | N/A                   | Target: 1.20 MHz    | 
Clock: ADC_SAR_Seq_2_IntClock                | Frequency: 28.04 MHz  | Target: 1.00 MHz    | 
Clock: ADC_SAR_Seq_2_IntClock(routed)        | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_3                               | N/A                   | Target: 0.05 MHz    | 
Clock: Clock_3(fixed-function)               | N/A                   | Target: 0.05 MHz    | 
Clock: Clock_4                               | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_4(fixed-function)               | N/A                   | Target: 0.00 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 94.13 MHz  | Target: 64.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 64.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 64.00 MHz   | 
Clock: CyXTAL                                | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                          | N/A                   | Target: 0.03 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_2_IntClock  ADC_SAR_Seq_2_IntClock  1e+006           964337      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_2_IntClock  CyBUS_CLK               15625            7391        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_2_IntClock  15625            8330        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               15625            5001        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase           
-------------  ------------  -------------------------  
Buzzer(0)_PAD  20521         Clock_4(fixed-function):R  
Fault(0)_PAD   34780         CyBUS_CLK:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_2_IntClock
****************************************************
Clock: ADC_SAR_Seq_2_IntClock
Frequency: 28.04 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 964337p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32153
-------------------------------------   ----- 
End-of-path arrival time (ps)           32153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell39  13869  32153  964337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 94.13 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell      1020   1020   5001  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell81   6094   7114   5001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell      1020   1020   5001  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell81   6094   7114   5001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_2_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1111/main_0
Capture Clock  : Net_1111/clock_0
Path slack     : 8330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#64 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell81   1250   1250   8330  RISE       1
Net_1111/main_0                             macrocell80   2535   3785   8330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1


5.3::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1111/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7391p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1111/q                                       macrocell80   1250   1250   7391  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell81   3474   4724   7391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_2_IntClock:R vs. ADC_SAR_Seq_2_IntClock:R)
*************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 964337p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32153
-------------------------------------   ----- 
End-of-path arrival time (ps)           32153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell39  13869  32153  964337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:Sync:genblk1[0]:INST\/out         synccell      1020   1020   5001  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell81   6094   7114   5001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_4
Capture Clock  : cy_srff_1/clock_0
Path slack     : 6944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell83         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell83   1250   1250   6944  RISE       1
cy_srff_1/main_4  macrocell83   3921   5171   6944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1111/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 7391p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1111/q                                       macrocell80   1250   1250   7391  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell81   3474   4724   7391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 7803p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_0  controlcell2   2050   2050   7803  RISE       1
cy_srff_1/main_2                      macrocell83    2262   4312   7803  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_RS:Sync:ctrl_reg\/control_1
Path End       : cy_srff_1/main_5
Capture Clock  : cy_srff_1/clock_0
Path slack     : 7814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4301
-------------------------------------   ---- 
End-of-path arrival time (ps)           4301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_RS:Sync:ctrl_reg\/busclk                           controlcell2        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_RS:Sync:ctrl_reg\/control_1  controlcell2   2050   2050   7814  RISE       1
cy_srff_1/main_5                      macrocell83    2251   4301   7814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell83         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_1111/main_0
Capture Clock  : Net_1111/clock_0
Path slack     : 8330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#64 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell81   1250   1250   8330  RISE       1
Net_1111/main_0                             macrocell80   2535   3785   8330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 8330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#64 vs. ADC_SAR_Seq_2_IntClock:R#2)   15625
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell81   1250   1250   8330  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/main_0     macrocell82   2535   3785   8330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell81   1250   1250   8331  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell81   2534   3784   8331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell81         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 964337p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32153
-------------------------------------   ----- 
End-of-path arrival time (ps)           32153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell39  13869  32153  964337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 964337p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32153
-------------------------------------   ----- 
End-of-path arrival time (ps)           32153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell62  13869  32153  964337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 964337p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32153
-------------------------------------   ----- 
End-of-path arrival time (ps)           32153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell74  13869  32153  964337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 964914p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31576
-------------------------------------   ----- 
End-of-path arrival time (ps)           31576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell23  13292  31576  964914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 964914p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31576
-------------------------------------   ----- 
End-of-path arrival time (ps)           31576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell30  13292  31576  964914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 964914p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31576
-------------------------------------   ----- 
End-of-path arrival time (ps)           31576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell40  13292  31576  964914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 964914p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31576
-------------------------------------   ----- 
End-of-path arrival time (ps)           31576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell55  13292  31576  964914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 966789p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29701
-------------------------------------   ----- 
End-of-path arrival time (ps)           29701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell44  11417  29701  966789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 966789p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29701
-------------------------------------   ----- 
End-of-path arrival time (ps)           29701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell78  11417  29701  966789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 967342p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell32  10864  29148  967342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 967342p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell35  10864  29148  967342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 967342p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell48  10864  29148  967342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 967342p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell52  10864  29148  967342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 967815p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28675
-------------------------------------   ----- 
End-of-path arrival time (ps)           28675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell49  10391  28675  967815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 967815p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28675
-------------------------------------   ----- 
End-of-path arrival time (ps)           28675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell65  10391  28675  967815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 967815p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28675
-------------------------------------   ----- 
End-of-path arrival time (ps)           28675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell67  10391  28675  967815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 969417p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27073
-------------------------------------   ----- 
End-of-path arrival time (ps)           27073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell29   8789  27073  969417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 969417p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27073
-------------------------------------   ----- 
End-of-path arrival time (ps)           27073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell36   8789  27073  969417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 969417p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27073
-------------------------------------   ----- 
End-of-path arrival time (ps)           27073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell37   8789  27073  969417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 969421p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27069
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell31   8785  27069  969421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 969421p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27069
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell46   8785  27069  969421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 969421p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27069
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell56   8785  27069  969421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969421p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27069
-------------------------------------   ----- 
End-of-path arrival time (ps)           27069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell64   8785  27069  969421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 969444p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27046
-------------------------------------   ----- 
End-of-path arrival time (ps)           27046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell16   8762  27046  969444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 969444p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27046
-------------------------------------   ----- 
End-of-path arrival time (ps)           27046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell53   8762  27046  969444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 969444p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27046
-------------------------------------   ----- 
End-of-path arrival time (ps)           27046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell57   8762  27046  969444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 969444p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27046
-------------------------------------   ----- 
End-of-path arrival time (ps)           27046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell71   8762  27046  969444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 970282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell18   7924  26208  970282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 970282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell19   7924  26208  970282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 970282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell22   7924  26208  970282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 970282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26208
-------------------------------------   ----- 
End-of-path arrival time (ps)           26208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell28   7924  26208  970282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 972733p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23757
-------------------------------------   ----- 
End-of-path arrival time (ps)           23757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell25   5473  23757  972733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 972733p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23757
-------------------------------------   ----- 
End-of-path arrival time (ps)           23757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell42   5473  23757  972733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 972733p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23757
-------------------------------------   ----- 
End-of-path arrival time (ps)           23757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell58   5473  23757  972733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 972733p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23757
-------------------------------------   ----- 
End-of-path arrival time (ps)           23757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell69   5473  23757  972733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 973186p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23304
-------------------------------------   ----- 
End-of-path arrival time (ps)           23304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell26   5020  23304  973186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 973186p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23304
-------------------------------------   ----- 
End-of-path arrival time (ps)           23304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell73   5020  23304  973186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 973189p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23301
-------------------------------------   ----- 
End-of-path arrival time (ps)           23301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell20   5017  23301  973189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 973189p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23301
-------------------------------------   ----- 
End-of-path arrival time (ps)           23301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell41   5017  23301  973189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 973189p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23301
-------------------------------------   ----- 
End-of-path arrival time (ps)           23301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell60   5017  23301  973189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 973201p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23289
-------------------------------------   ----- 
End-of-path arrival time (ps)           23289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell27   5005  23289  973201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 973201p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23289
-------------------------------------   ----- 
End-of-path arrival time (ps)           23289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell51   5005  23289  973201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 973201p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23289
-------------------------------------   ----- 
End-of-path arrival time (ps)           23289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell59   5005  23289  973201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 973201p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23289
-------------------------------------   ----- 
End-of-path arrival time (ps)           23289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell63   5005  23289  973201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 973649p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22841
-------------------------------------   ----- 
End-of-path arrival time (ps)           22841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell43   4557  22841  973649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 973649p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22841
-------------------------------------   ----- 
End-of-path arrival time (ps)           22841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell54   4557  22841  973649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 973649p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22841
-------------------------------------   ----- 
End-of-path arrival time (ps)           22841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell75   4557  22841  973649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 973649p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22841
-------------------------------------   ----- 
End-of-path arrival time (ps)           22841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell77   4557  22841  973649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 973681p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           22809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell17   4525  22809  973681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 973681p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           22809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell61   4525  22809  973681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 973681p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           22809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell70   4525  22809  973681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 973681p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22809
-------------------------------------   ----- 
End-of-path arrival time (ps)           22809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell76   4525  22809  973681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 974280p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22210
-------------------------------------   ----- 
End-of-path arrival time (ps)           22210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell24   3926  22210  974280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 974280p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22210
-------------------------------------   ----- 
End-of-path arrival time (ps)           22210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell33   3926  22210  974280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 974280p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22210
-------------------------------------   ----- 
End-of-path arrival time (ps)           22210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell45   3926  22210  974280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 974282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22208
-------------------------------------   ----- 
End-of-path arrival time (ps)           22208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell38   3924  22208  974282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 974282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22208
-------------------------------------   ----- 
End-of-path arrival time (ps)           22208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell47   3924  22208  974282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 974282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22208
-------------------------------------   ----- 
End-of-path arrival time (ps)           22208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell72   3924  22208  974282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 974282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22208
-------------------------------------   ----- 
End-of-path arrival time (ps)           22208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell79   3924  22208  974282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 974422p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22068
-------------------------------------   ----- 
End-of-path arrival time (ps)           22068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell21   3784  22068  974422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 974422p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22068
-------------------------------------   ----- 
End-of-path arrival time (ps)           22068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell34   3784  22068  974422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 974422p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22068
-------------------------------------   ----- 
End-of-path arrival time (ps)           22068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell66   3784  22068  974422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 974422p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22068
-------------------------------------   ----- 
End-of-path arrival time (ps)           22068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell68   3784  22068  974422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 974467p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22023
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q              macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7415   8665  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12015  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/main_8        macrocell5    2919  14934  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_is_active\/q             macrocell5    3350  18284  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell50   3739  22023  974467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 983665p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell18  11575  12825  983665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983665p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell19  11575  12825  983665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 983665p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell22  11575  12825  983665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 983665p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell28  11575  12825  983665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984304p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell16  10936  12186  984304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984304p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell53  10936  12186  984304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 984304p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell57  10936  12186  984304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984304p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell71  10936  12186  984304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984314p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell31  10926  12176  984314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984314p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell46  10926  12176  984314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984314p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell56  10926  12176  984314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984314p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12176
-------------------------------------   ----- 
End-of-path arrival time (ps)           12176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell64  10926  12176  984314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984315p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell29  10925  12175  984315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984315p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell36  10925  12175  984315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984315p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell37  10925  12175  984315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell25  10658  11908  984582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 984582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell42  10658  11908  984582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 984582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell58  10658  11908  984582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell69  10658  11908  984582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11846
-------------------------------------   ----- 
End-of-path arrival time (ps)           11846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell16  10596  11846  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11846
-------------------------------------   ----- 
End-of-path arrival time (ps)           11846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell53  10596  11846  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11846
-------------------------------------   ----- 
End-of-path arrival time (ps)           11846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell57  10596  11846  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984644p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11846
-------------------------------------   ----- 
End-of-path arrival time (ps)           11846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell71  10596  11846  984644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell18  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell19  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell22  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984657p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell28  10583  11833  984657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell27  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell51  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell59  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell63  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984985p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell20  10255  11505  984985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984985p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell41  10255  11505  984985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984985p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11505
-------------------------------------   ----- 
End-of-path arrival time (ps)           11505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell60  10255  11505  984985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell49  10105  11355  985135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell65  10105  11355  985135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell67  10105  11355  985135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985148p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell17  10092  11342  985148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985148p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell61  10092  11342  985148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985148p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell70  10092  11342  985148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985148p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11342
-------------------------------------   ----- 
End-of-path arrival time (ps)           11342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell76  10092  11342  985148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985231p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11259
-------------------------------------   ----- 
End-of-path arrival time (ps)           11259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell29  10009  11259  985231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985231p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11259
-------------------------------------   ----- 
End-of-path arrival time (ps)           11259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell36  10009  11259  985231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985231p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11259
-------------------------------------   ----- 
End-of-path arrival time (ps)           11259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell37  10009  11259  985231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985565p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell44   9675  10925  985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985565p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10925
-------------------------------------   ----- 
End-of-path arrival time (ps)           10925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell78   9675  10925  985565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell32   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell35   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell48   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell52   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985692p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10798
-------------------------------------   ----- 
End-of-path arrival time (ps)           10798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell26   9548  10798  985692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985692p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10798
-------------------------------------   ----- 
End-of-path arrival time (ps)           10798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell73   9548  10798  985692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985694p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10796
-------------------------------------   ----- 
End-of-path arrival time (ps)           10796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell26   9546  10796  985694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985694p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10796
-------------------------------------   ----- 
End-of-path arrival time (ps)           10796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell73   9546  10796  985694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell17   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell61   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell70   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985695p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10795
-------------------------------------   ----- 
End-of-path arrival time (ps)           10795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell76   9545  10795  985695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell27   9532  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell51   9532  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell59   9532  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell63   9532  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell20   9529  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell41   9529  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985711p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10779
-------------------------------------   ----- 
End-of-path arrival time (ps)           10779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell60   9529  10779  985711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985761p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10729
-------------------------------------   ----- 
End-of-path arrival time (ps)           10729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell18   9479  10729  985761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985761p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10729
-------------------------------------   ----- 
End-of-path arrival time (ps)           10729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell19   9479  10729  985761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 985761p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10729
-------------------------------------   ----- 
End-of-path arrival time (ps)           10729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell22   9479  10729  985761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985761p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10729
-------------------------------------   ----- 
End-of-path arrival time (ps)           10729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell28   9479  10729  985761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985765p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell16   9475  10725  985765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985765p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell53   9475  10725  985765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 985765p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell57   9475  10725  985765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985765p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell71   9475  10725  985765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985780p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell29   9460  10710  985780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985780p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell36   9460  10710  985780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 985780p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10710
-------------------------------------   ----- 
End-of-path arrival time (ps)           10710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell37   9460  10710  985780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985784p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell31   9456  10706  985784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985784p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell46   9456  10706  985784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985784p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell56   9456  10706  985784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 985784p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10706
-------------------------------------   ----- 
End-of-path arrival time (ps)           10706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell64   9456  10706  985784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell17   9290  10540  985950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell61   9290  10540  985950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell70   9290  10540  985950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 985950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell76   9290  10540  985950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell26   9282  10532  985958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell73   9282  10532  985958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985966p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell20   9274  10524  985966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 985966p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell41   9274  10524  985966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985966p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10524
-------------------------------------   ----- 
End-of-path arrival time (ps)           10524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell60   9274  10524  985966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 985970p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell27   9270  10520  985970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 985970p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell51   9270  10520  985970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985970p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell59   9270  10520  985970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 985970p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell63   9270  10520  985970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985982p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -4060
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  985982  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\/main_1      macrocell6     3079   4289  985982  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:cnt_enable\/q           macrocell6     3350   7639  985982  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/enable  count7cell     2319   9958  985982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986047p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell31   9193  10443  986047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986047p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell46   9193  10443  986047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 986047p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell56   9193  10443  986047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986047p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell64   9193  10443  986047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10355
-------------------------------------   ----- 
End-of-path arrival time (ps)           10355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell21   9105  10355  986135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 986135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10355
-------------------------------------   ----- 
End-of-path arrival time (ps)           10355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell34   9105  10355  986135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10355
-------------------------------------   ----- 
End-of-path arrival time (ps)           10355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell66   9105  10355  986135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10355
-------------------------------------   ----- 
End-of-path arrival time (ps)           10355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell68   9105  10355  986135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986325p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell27   8915  10165  986325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986325p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell51   8915  10165  986325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986325p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell59   8915  10165  986325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986325p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell63   8915  10165  986325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986709p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell50   8531   9781  986709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986866p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9624
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell26   8374   9624  986866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986866p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9624
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell73   8374   9624  986866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell24   8131   9381  987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell33   8131   9381  987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell45   8131   9381  987109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987114p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9376
-------------------------------------   ---- 
End-of-path arrival time (ps)           9376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell43   8126   9376  987114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987114p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9376
-------------------------------------   ---- 
End-of-path arrival time (ps)           9376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell54   8126   9376  987114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987114p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9376
-------------------------------------   ---- 
End-of-path arrival time (ps)           9376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell75   8126   9376  987114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 987114p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9376
-------------------------------------   ---- 
End-of-path arrival time (ps)           9376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell77   8126   9376  987114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987119p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell39   8121   9371  987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987119p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell62   8121   9371  987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 987119p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell74   8121   9371  987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987127p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell38   8113   9363  987127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987127p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell47   8113   9363  987127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987127p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell72   8113   9363  987127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987127p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell79   8113   9363  987127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987166p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9324
-------------------------------------   ---- 
End-of-path arrival time (ps)           9324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell25   8074   9324  987166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 987166p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9324
-------------------------------------   ---- 
End-of-path arrival time (ps)           9324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell42   8074   9324  987166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987166p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9324
-------------------------------------   ---- 
End-of-path arrival time (ps)           9324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell58   8074   9324  987166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987166p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9324
-------------------------------------   ---- 
End-of-path arrival time (ps)           9324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell69   8074   9324  987166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987170p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell49   8070   9320  987170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987170p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell65   8070   9320  987170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987170p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell67   8070   9320  987170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987185p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell32   8055   9305  987185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987185p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell35   8055   9305  987185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987185p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell48   8055   9305  987185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987185p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell52   8055   9305  987185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987189p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell44   8051   9301  987189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987189p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell78   8051   9301  987189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987243p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell17   7997   9247  987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987243p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell61   7997   9247  987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987243p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell70   7997   9247  987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987243p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell76   7997   9247  987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987284p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell20   7956   9206  987284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987284p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell41   7956   9206  987284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987284p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell60   7956   9206  987284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987297p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell23   7943   9193  987297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 987297p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell30   7943   9193  987297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987297p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell40   7943   9193  987297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987297p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell55   7943   9193  987297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell21   7871   9121  987369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell34   7871   9121  987369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell66   7871   9121  987369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987369p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9121
-------------------------------------   ---- 
End-of-path arrival time (ps)           9121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell68   7871   9121  987369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987690p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell49   7550   8800  987690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987690p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell65   7550   8800  987690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987690p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell67   7550   8800  987690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987727p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell50   7513   8763  987727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987910p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell24   7330   8580  987910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987910p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell33   7330   8580  987910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987910p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8580
-------------------------------------   ---- 
End-of-path arrival time (ps)           8580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell45   7330   8580  987910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988008p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell50   7232   8482  988008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell32   7146   8396  988094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell35   7146   8396  988094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 988094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell48   7146   8396  988094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell52   7146   8396  988094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell25   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell42   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell58   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell69   7008   8258  988232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 988291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell38   6949   8199  988291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell47   6949   8199  988291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell72   6949   8199  988291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988291p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell79   6949   8199  988291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 988352p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell50   6888   8138  988352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 988357p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell38   6883   8133  988357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 988357p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell47   6883   8133  988357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988357p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell72   6883   8133  988357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 988357p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8133
-------------------------------------   ---- 
End-of-path arrival time (ps)           8133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell79   6883   8133  988357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell39   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell62   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988560p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell74   6680   7930  988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell43   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell54   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell75   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell77   6671   7921  988569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988597p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell21   6643   7893  988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988597p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell34   6643   7893  988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988597p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell66   6643   7893  988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988597p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell68   6643   7893  988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988683p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell24   6557   7807  988683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 988683p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell33   6557   7807  988683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988683p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell45   6557   7807  988683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988687p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell21   6553   7803  988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988687p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell34   6553   7803  988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988687p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell66   6553   7803  988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988687p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell68   6553   7803  988687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 988690p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell44   6550   7800  988690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988690p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell78   6550   7800  988690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988897p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell39   6343   7593  988897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988897p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell62   6343   7593  988897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988897p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell74   6343   7593  988897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988900p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell23   6340   7590  988900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 988900p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell30   6340   7590  988900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988900p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell40   6340   7590  988900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988900p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell55   6340   7590  988900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988989p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell39   6251   7501  988989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988989p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell62   6251   7501  988989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988989p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell74   6251   7501  988989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989010p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell23   6230   7480  989010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989010p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell30   6230   7480  989010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989010p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell40   6230   7480  989010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989010p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell55   6230   7480  989010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 989116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell29   6124   7374  989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell36   6124   7374  989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 989116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell37   6124   7374  989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989179p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell23   6061   7311  989179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989179p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell30   6061   7311  989179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989179p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell40   6061   7311  989179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989179p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell55   6061   7311  989179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock
Path slack     : 989235p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -2100
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  989235  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clk_en      statuscell1    7455   8665  989235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 989246p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell29   5994   7244  989246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 989246p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell36   5994   7244  989246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 989246p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell37   5994   7244  989246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_1111/clk_en
Capture Clock  : Net_1111/clock_0
Path slack     : 989266p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -2100
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  989235  RISE       1
Net_1111/clk_en                             macrocell80    7424   8634  989266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 989266p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -2100
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  989235  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clk_en     macrocell82    7424   8634  989266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989522p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell39   5718   6968  989522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 989522p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell62   5718   6968  989522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989522p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell74   5718   6968  989522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989673p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell16   5567   6817  989673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989673p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell53   5567   6817  989673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989673p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell57   5567   6817  989673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989673p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell71   5567   6817  989673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989807p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell18   5433   6683  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989807p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell19   5433   6683  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989807p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell22   5433   6683  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989807p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell28   5433   6683  989807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell23   5282   6532  989958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell30   5282   6532  989958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell40   5282   6532  989958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 989958p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell55   5282   6532  989958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989968p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q        macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell24   5272   6522  989968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 989968p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell33   5272   6522  989968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989968p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell45   5272   6522  989968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 990000p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  967860  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell15   4550   6490  990000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990083p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell18   5157   6407  990083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990083p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell19   5157   6407  990083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990083p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell22   5157   6407  990083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990083p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell28   5157   6407  990083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell43   5153   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell54   5153   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell75   5153   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell77   5153   6403  990087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell17   5146   6396  990094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 990094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell61   5146   6396  990094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell70   5146   6396  990094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990094p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell76   5146   6396  990094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 990095p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell26   5145   6395  990095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990095p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell73   5145   6395  990095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990108p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell20   5132   6382  990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990108p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell41   5132   6382  990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990108p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6382
-------------------------------------   ---- 
End-of-path arrival time (ps)           6382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell60   5132   6382  990108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990113p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell27   5127   6377  990113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990113p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell51   5127   6377  990113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 990113p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell59   5127   6377  990113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990113p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell63   5127   6377  990113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell31   5124   6374  990116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell46   5124   6374  990116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell56   5124   6374  990116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 990116p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell64   5124   6374  990116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 990178p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell39   5062   6312  990178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell39         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990178p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell62   5062   6312  990178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell62         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 990178p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell74   5062   6312  990178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell74         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990182p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell43   5058   6308  990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990182p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell54   5058   6308  990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990182p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell75   5058   6308  990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990182p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell77   5058   6308  990182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell43   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell54   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell75   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990193p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell77   5047   6297  990193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990210p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell16   5030   6280  990210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990210p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell53   5030   6280  990210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990210p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell57   5030   6280  990210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990210p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell71   5030   6280  990210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 990232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell43   5008   6258  990232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell43         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell54   5008   6258  990232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell54         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 990232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell75   5008   6258  990232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell75         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990232p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell77   5008   6258  990232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell77         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990260p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell31   4980   6230  990260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990260p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell46   4980   6230  990260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990260p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell56   4980   6230  990260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 990260p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell64   4980   6230  990260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990338p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  985982  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/load  count7cell     3092   4302  990338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990487p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell23   4753   6003  990487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell23         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 990487p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell30   4753   6003  990487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell30         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 990487p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell40   4753   6003  990487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell40         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990487p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell55   4753   6003  990487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell55         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell17   4674   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell17         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell61   4674   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell61         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell70   4674   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell70         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell76   4674   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell76         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 990567p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell26   4673   5923  990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell26         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990567p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell73   4673   5923  990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell73         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell20   4658   5908  990582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell20         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell41   4658   5908  990582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell41         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990582p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell60   4658   5908  990582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell60         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell27   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell27         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell51   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell51         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell59   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell59         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell63   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell63         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990821p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell38   4419   5669  990821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 990821p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell47   4419   5669  990821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 990821p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell72   4419   5669  990821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990821p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/q         macrocell12   1250   1250  964337  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell79   4419   5669  990821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990912p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell18   4328   5578  990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell18         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990912p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell19   4328   5578  990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell19         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990912p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell22   4328   5578  990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell22         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990912p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell28   4328   5578  990912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell28         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990918p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell16   4322   5572  990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell16         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 990918p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell53   4322   5572  990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell53         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990918p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell57   4322   5572  990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell57         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 990918p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell71   4322   5572  990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell71         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 990930p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell31   4310   5560  990930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell31         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990930p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell46   4310   5560  990930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell46         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990930p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell56   4310   5560  990930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell56         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 990930p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell64   4310   5560  990930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell64         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 990931p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell29   4309   5559  990931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell29         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 990931p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell36   4309   5559  990931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell36         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990931p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell37   4309   5559  990931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell37         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991131p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5359
-------------------------------------   ---- 
End-of-path arrival time (ps)           5359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  968734  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell11   3419   5359  991131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 991133p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  968735  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell10   3417   5357  991133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 991148p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  968744  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell12   3402   5342  991148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell12         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991192p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  968421  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell13   3358   5298  991192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991196p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  968421  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell14   3354   5294  991196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991502p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell50   3738   4988  991502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell38   3735   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell47   3735   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell72   3735   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell79   3735   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991508p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell21   3732   4982  991508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991508p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell34   3732   4982  991508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991508p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell66   3732   4982  991508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991508p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell68   3732   4982  991508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991798p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q        macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell24   3442   4692  991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991798p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell33   3442   4692  991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991798p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell10         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_5\/q         macrocell10   1250   1250  966224  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell45   3442   4692  991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell49   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell65   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell67   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q        macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell25   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell42   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell58   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell69   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991846p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell44   3394   4644  991846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991846p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell78   3394   4644  991846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 991962p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell49   3278   4528  991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991962p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell65   3278   4528  991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991962p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell67   3278   4528  991962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q        macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell25   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell42   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell58   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell69   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell38   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell38         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell47   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell47         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell72   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell72         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell79   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell79         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell21   3260   4510  991980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell21         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 991980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell34   3260   4510  991980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell34         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 991980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell66   3260   4510  991980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell66         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 991980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell68   3260   4510  991980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell68         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991983p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell44   3257   4507  991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991983p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell78   3257   4507  991983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991984p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell32   3256   4506  991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991984p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell35   3256   4506  991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991984p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell48   3256   4506  991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991984p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell13         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_2\/q         macrocell13   1250   1250  966241  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell52   3256   4506  991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 991989p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell44   3251   4501  991989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell44         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991989p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell78   3251   4501  991989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 991991p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell32   3249   4499  991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991991p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell35   3249   4499  991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991991p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell48   3249   4499  991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991991p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell52   3249   4499  991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 991996p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q        macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell25   3244   4494  991996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell25         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991996p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell42   3244   4494  991996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell42         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991996p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell58   3244   4494  991996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell58         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991996p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell69   3244   4494  991996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell69         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q        macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell24   3241   4491  991999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell24         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell33   3241   4491  991999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell33         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991999p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell45   3241   4491  991999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell45         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_4\/q         macrocell11   1250   1250  965647  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell50   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell50         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell49   3238   4488  992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell49         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell65   3238   4488  992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell65         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 992002p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell14         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_1\/q         macrocell14   1250   1250  966104  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell67   3238   4488  992002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell67         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 992109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell32   3131   4381  992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell32         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 992109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell35   3131   4381  992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell35         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 992109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell48   3131   4381  992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell48         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 992109p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell15         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_old_id_0\/q         macrocell15   1250   1250  967430  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell52   3131   4381  992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell52         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992630p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -2100
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  989235  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4060   5270  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/q
Path End       : Net_1111/main_1
Capture Clock  : Net_1111/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_2:bSAR_SEQ:nrq_reg\/q  macrocell82   1250   1250  993001  RISE       1
Net_1111/main_1                     macrocell80   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1111/q
Path End       : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock
Path slack     : 994230p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (ADC_SAR_Seq_2_IntClock:R#1 vs. ADC_SAR_Seq_2_IntClock:R#2)   1000000
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1111/clock_0                                           macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1111/q                                macrocell80   1250   1250  994230  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/status_0  statuscell1   4020   5270  994230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_2:bSAR_SEQ:EOCSts\/clock                      statuscell1         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

