<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="input--output"><a class="header" href="#input--output">Input / Output</a></h1>
<h2 id="tile-io_w"><a class="header" href="#tile-io_w">Tile IO_W</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0"><a class="header" href="#bel-io0">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1"><a class="header" href="#bel-io1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2"><a class="header" href="#bel-io2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3"><a class="header" href="#bel-io3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_w_dsp_s"><a class="header" href="#tile-io_w_dsp_s">Tile IO_W_DSP_S</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-1"><a class="header" href="#bel-io0-1">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_S bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-1"><a class="header" href="#bel-io1-1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_S bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-1"><a class="header" href="#bel-io2-1">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_S bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-1"><a class="header" href="#bel-io3-1">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_S bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_w_dsp_n"><a class="header" href="#tile-io_w_dsp_n">Tile IO_W_DSP_N</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-2"><a class="header" href="#bel-io0-2">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-2"><a class="header" href="#bel-io1-2">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-2"><a class="header" href="#bel-io2-2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-2"><a class="header" href="#bel-io3-2">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_DSP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_w_ebr_s"><a class="header" href="#tile-io_w_ebr_s">Tile IO_W_EBR_S</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-3"><a class="header" href="#bel-io0-3">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_S bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-3"><a class="header" href="#bel-io1-3">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_S bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-3"><a class="header" href="#bel-io2-3">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_S bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-3"><a class="header" href="#bel-io3-3">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_S bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_w_ebr_n"><a class="header" href="#tile-io_w_ebr_n">Tile IO_W_EBR_N</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-4"><a class="header" href="#bel-io0-4">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-4"><a class="header" href="#bel-io1-4">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-4"><a class="header" href="#bel-io2-4">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-4"><a class="header" href="#bel-io3-4">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_W_EBR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e"><a class="header" href="#tile-io_e">Tile IO_E</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-5"><a class="header" href="#bel-io0-5">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-5"><a class="header" href="#bel-io1-5">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-5"><a class="header" href="#bel-io2-5">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-5"><a class="header" href="#bel-io3-5">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e_dsp_s"><a class="header" href="#tile-io_e_dsp_s">Tile IO_E_DSP_S</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-6"><a class="header" href="#bel-io0-6">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_S bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-6"><a class="header" href="#bel-io1-6">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_S bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-6"><a class="header" href="#bel-io2-6">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_S bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-6"><a class="header" href="#bel-io3-6">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_S bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e_dsp_n"><a class="header" href="#tile-io_e_dsp_n">Tile IO_E_DSP_N</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-7"><a class="header" href="#bel-io0-7">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-7"><a class="header" href="#bel-io1-7">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-7"><a class="header" href="#bel-io2-7">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-7"><a class="header" href="#bel-io3-7">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_DSP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e_ebr_s"><a class="header" href="#tile-io_e_ebr_s">Tile IO_E_EBR_S</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-8"><a class="header" href="#bel-io0-8">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_S bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-8"><a class="header" href="#bel-io1-8">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_S bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-8"><a class="header" href="#bel-io2-8">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_S bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-8"><a class="header" href="#bel-io3-8">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_S bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_e_ebr_n"><a class="header" href="#tile-io_e_ebr_n">Tile IO_E_EBR_N</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-9"><a class="header" href="#bel-io0-9">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-9"><a class="header" href="#bel-io1-9">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-9"><a class="header" href="#bel-io2-9">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-9"><a class="header" href="#bel-io3-9">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_E_EBR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-io_n"><a class="header" href="#tile-io_n">Tile IO_N</a></h2>
<p>Cells: 4</p>
<h3 id="bel-io0-10"><a class="header" href="#bel-io0-10">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_N bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL0:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL0:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL0:OUT_Q0</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL0:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL0:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL0:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL0:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL0:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL0:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL0:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL0:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL0:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL0:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL0:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL0:OUT_Q3</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL0:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL0:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL0:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL0:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL0:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-10"><a class="header" href="#bel-io1-10">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_N bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL1:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL1:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL1:OUT_Q1</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL1:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL1:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL1:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL1:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL1:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL1:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL1:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL1:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL1:OUT_Q3</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL1:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL1:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL1:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL1:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL1:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL1:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-10"><a class="header" href="#bel-io2-10">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_N bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL2:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q3</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL2:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL2:OUT_Q2</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL2:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL2:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL2:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL2:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL2:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL2:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL2:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL2:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL2:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL2:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL2:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL2:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL2:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL2:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-io3-10"><a class="header" href="#bel-io3-10">Bel IO3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_N bel IO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ACK</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_CE0</td></tr>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>CLK</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>DI</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_D2</td></tr>
<tr><td>LSR</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
<tr><td>MINUS</td><td>output</td><td>TCELL3:OUT_Q5</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
<tr><td>PLUS</td><td>output</td><td>TCELL3:OUT_Q4</td></tr>
<tr><td>RXDATA0</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>RXDATA1</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>RXDATA2</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>RXDATA3</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>RXDATA4</td><td>output</td><td>TCELL3:OUT_F4</td></tr>
<tr><td>RXDATA5</td><td>output</td><td>TCELL3:OUT_F5</td></tr>
<tr><td>RXDATA6</td><td>output</td><td>TCELL3:OUT_F6</td></tr>
<tr><td>RXDATA7</td><td>output</td><td>TCELL3:OUT_F7</td></tr>
<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>SLIP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TSDATA0</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TSDATA1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TSDATA2</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
<tr><td>TSDATA3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TXDATA0</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
<tr><td>TXDATA1</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TXDATA2</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TXDATA3</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TXDATA4</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
<tr><td>TXDATA5</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TXDATA6</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TXDATA7</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>WINDOWSIZE0</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>WINDOWSIZE1</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 IO_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>IO0.TXDATA0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>IO0.TXDATA3</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>IO0.TXDATA6</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>IO0.TXDATA9</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>IO0.TXDATA1</td></tr>
<tr><td>TCELL0:IMUX_A7</td><td>IO0.WINDOWSIZE0</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>IO0.TSDATA0</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>IO0.TXDATA4</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>IO0.TXDATA7</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>IO0.DIRECTION</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>IO0.TSDATA1</td></tr>
<tr><td>TCELL0:IMUX_B7</td><td>IO0.WINDOWSIZE1</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>IO0.TXDATA2</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>IO0.TXDATA5</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>IO0.TXDATA8</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>IO0.MOVE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>IO0.TSDATA2</td></tr>
<tr><td>TCELL0:IMUX_D0</td><td>IO0.SLIP</td></tr>
<tr><td>TCELL0:IMUX_D1</td><td>IO0.ACK</td></tr>
<tr><td>TCELL0:IMUX_D2</td><td>IO0.LOADN</td></tr>
<tr><td>TCELL0:IMUX_D4</td><td>IO0.TSDATA3</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>IO0.LSR</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>IO0.CLK</td></tr>
<tr><td>TCELL0:IMUX_CE0</td><td>IO0.CE</td></tr>
<tr><td>TCELL0:OUT_F0</td><td>IO0.RXDATA0</td></tr>
<tr><td>TCELL0:OUT_F1</td><td>IO0.RXDATA1</td></tr>
<tr><td>TCELL0:OUT_F2</td><td>IO0.RXDATA2</td></tr>
<tr><td>TCELL0:OUT_F3</td><td>IO0.RXDATA3</td></tr>
<tr><td>TCELL0:OUT_F4</td><td>IO0.RXDATA4</td></tr>
<tr><td>TCELL0:OUT_F5</td><td>IO0.RXDATA5</td></tr>
<tr><td>TCELL0:OUT_F6</td><td>IO0.RXDATA6</td></tr>
<tr><td>TCELL0:OUT_F7</td><td>IO0.RXDATA7</td></tr>
<tr><td>TCELL0:OUT_Q0</td><td>IO0.DI</td></tr>
<tr><td>TCELL0:OUT_Q1</td><td>IO0.RXDATA9</td></tr>
<tr><td>TCELL0:OUT_Q2</td><td>IO0.CFLAG</td></tr>
<tr><td>TCELL0:OUT_Q3</td><td>IO0.RXDATA8</td></tr>
<tr><td>TCELL0:OUT_Q4</td><td>IO0.PLUS</td></tr>
<tr><td>TCELL0:OUT_Q5</td><td>IO0.MINUS</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>IO1.TXDATA3</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>IO1.TXDATA0</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>IO1.TXDATA6</td></tr>
<tr><td>TCELL1:IMUX_A3</td><td>IO1.TXDATA9</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>IO1.TXDATA4</td></tr>
<tr><td>TCELL1:IMUX_A7</td><td>IO1.WINDOWSIZE0</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>IO1.TXDATA1</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>IO1.TSDATA0</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>IO1.TXDATA7</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>IO1.DIRECTION</td></tr>
<tr><td>TCELL1:IMUX_B4</td><td>IO1.TSDATA1</td></tr>
<tr><td>TCELL1:IMUX_B7</td><td>IO1.WINDOWSIZE1</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>IO1.TXDATA2</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>IO1.TXDATA5</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>IO1.TXDATA8</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>IO1.MOVE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>IO1.TSDATA2</td></tr>
<tr><td>TCELL1:IMUX_D0</td><td>IO1.SLIP</td></tr>
<tr><td>TCELL1:IMUX_D1</td><td>IO1.ACK</td></tr>
<tr><td>TCELL1:IMUX_D2</td><td>IO1.LOADN</td></tr>
<tr><td>TCELL1:IMUX_D4</td><td>IO1.TSDATA3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>IO1.LSR</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>IO1.CLK</td></tr>
<tr><td>TCELL1:IMUX_CE0</td><td>IO1.CE</td></tr>
<tr><td>TCELL1:OUT_F0</td><td>IO1.RXDATA0</td></tr>
<tr><td>TCELL1:OUT_F1</td><td>IO1.RXDATA1</td></tr>
<tr><td>TCELL1:OUT_F2</td><td>IO1.RXDATA2</td></tr>
<tr><td>TCELL1:OUT_F3</td><td>IO1.RXDATA3</td></tr>
<tr><td>TCELL1:OUT_F4</td><td>IO1.RXDATA4</td></tr>
<tr><td>TCELL1:OUT_F5</td><td>IO1.RXDATA5</td></tr>
<tr><td>TCELL1:OUT_F6</td><td>IO1.RXDATA6</td></tr>
<tr><td>TCELL1:OUT_F7</td><td>IO1.RXDATA7</td></tr>
<tr><td>TCELL1:OUT_Q0</td><td>IO1.RXDATA8</td></tr>
<tr><td>TCELL1:OUT_Q1</td><td>IO1.DI</td></tr>
<tr><td>TCELL1:OUT_Q2</td><td>IO1.CFLAG</td></tr>
<tr><td>TCELL1:OUT_Q3</td><td>IO1.RXDATA9</td></tr>
<tr><td>TCELL1:OUT_Q4</td><td>IO1.PLUS</td></tr>
<tr><td>TCELL1:OUT_Q5</td><td>IO1.MINUS</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>IO2.TXDATA6</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>IO2.TXDATA3</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>IO2.TXDATA0</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>IO2.TXDATA9</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>IO2.TXDATA7</td></tr>
<tr><td>TCELL2:IMUX_A7</td><td>IO2.WINDOWSIZE0</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>IO2.TXDATA1</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>IO2.TXDATA4</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>IO2.TSDATA0</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>IO2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>IO2.TSDATA1</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>IO2.WINDOWSIZE1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>IO2.TXDATA2</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>IO2.TXDATA5</td></tr>
<tr><td>TCELL2:IMUX_C2</td><td>IO2.TXDATA8</td></tr>
<tr><td>TCELL2:IMUX_C3</td><td>IO2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_C4</td><td>IO2.TSDATA2</td></tr>
<tr><td>TCELL2:IMUX_D0</td><td>IO2.SLIP</td></tr>
<tr><td>TCELL2:IMUX_D1</td><td>IO2.ACK</td></tr>
<tr><td>TCELL2:IMUX_D2</td><td>IO2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_D4</td><td>IO2.TSDATA3</td></tr>
<tr><td>TCELL2:IMUX_LSR0</td><td>IO2.LSR</td></tr>
<tr><td>TCELL2:IMUX_CLK0_DELAY</td><td>IO2.CLK</td></tr>
<tr><td>TCELL2:IMUX_CE0</td><td>IO2.CE</td></tr>
<tr><td>TCELL2:OUT_F0</td><td>IO2.RXDATA0</td></tr>
<tr><td>TCELL2:OUT_F1</td><td>IO2.RXDATA1</td></tr>
<tr><td>TCELL2:OUT_F2</td><td>IO2.RXDATA2</td></tr>
<tr><td>TCELL2:OUT_F3</td><td>IO2.RXDATA3</td></tr>
<tr><td>TCELL2:OUT_F4</td><td>IO2.RXDATA4</td></tr>
<tr><td>TCELL2:OUT_F5</td><td>IO2.RXDATA5</td></tr>
<tr><td>TCELL2:OUT_F6</td><td>IO2.RXDATA6</td></tr>
<tr><td>TCELL2:OUT_F7</td><td>IO2.RXDATA7</td></tr>
<tr><td>TCELL2:OUT_Q0</td><td>IO2.RXDATA8</td></tr>
<tr><td>TCELL2:OUT_Q1</td><td>IO2.RXDATA9</td></tr>
<tr><td>TCELL2:OUT_Q2</td><td>IO2.DI</td></tr>
<tr><td>TCELL2:OUT_Q3</td><td>IO2.CFLAG</td></tr>
<tr><td>TCELL2:OUT_Q4</td><td>IO2.PLUS</td></tr>
<tr><td>TCELL2:OUT_Q5</td><td>IO2.MINUS</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>IO3.TXDATA9</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>IO3.TXDATA3</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>IO3.TXDATA6</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>IO3.TXDATA0</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>IO3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>IO3.WINDOWSIZE0</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>IO3.TXDATA1</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>IO3.TXDATA4</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>IO3.TXDATA7</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>IO3.TSDATA0</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>IO3.TSDATA1</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>IO3.WINDOWSIZE1</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>IO3.TXDATA2</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>IO3.TXDATA5</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>IO3.TXDATA8</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>IO3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>IO3.TSDATA2</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>IO3.SLIP</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>IO3.ACK</td></tr>
<tr><td>TCELL3:IMUX_D2</td><td>IO3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>IO3.TSDATA3</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>IO3.LSR</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>IO3.CLK</td></tr>
<tr><td>TCELL3:IMUX_CE0</td><td>IO3.CE</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>IO3.RXDATA0</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>IO3.RXDATA1</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>IO3.RXDATA2</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>IO3.RXDATA3</td></tr>
<tr><td>TCELL3:OUT_F4</td><td>IO3.RXDATA4</td></tr>
<tr><td>TCELL3:OUT_F5</td><td>IO3.RXDATA5</td></tr>
<tr><td>TCELL3:OUT_F6</td><td>IO3.RXDATA6</td></tr>
<tr><td>TCELL3:OUT_F7</td><td>IO3.RXDATA7</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>IO3.RXDATA8</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>IO3.RXDATA9</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>IO3.CFLAG</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>IO3.DI</td></tr>
<tr><td>TCELL3:OUT_Q4</td><td>IO3.PLUS</td></tr>
<tr><td>TCELL3:OUT_Q5</td><td>IO3.MINUS</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w"><a class="header" href="#tile-dqs_w">Tile DQS_W</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0"><a class="header" href="#bel-dqs0">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w_below_dsp_n"><a class="header" href="#tile-dqs_w_below_dsp_n">Tile DQS_W_BELOW_DSP_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-1"><a class="header" href="#bel-dqs0-1">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_BELOW_DSP_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_BELOW_DSP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w_below_ebr_n"><a class="header" href="#tile-dqs_w_below_ebr_n">Tile DQS_W_BELOW_EBR_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-2"><a class="header" href="#bel-dqs0-2">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_BELOW_EBR_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-13"><a class="header" href="#bel-wires-13">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_BELOW_EBR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w_below_ebr_s"><a class="header" href="#tile-dqs_w_below_ebr_s">Tile DQS_W_BELOW_EBR_S</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-3"><a class="header" href="#bel-dqs0-3">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_BELOW_EBR_S bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-14"><a class="header" href="#bel-wires-14">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_BELOW_EBR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w_ebr_s"><a class="header" href="#tile-dqs_w_ebr_s">Tile DQS_W_EBR_S</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-4"><a class="header" href="#bel-dqs0-4">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_EBR_S bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-15"><a class="header" href="#bel-wires-15">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_EBR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w_ebr_n"><a class="header" href="#tile-dqs_w_ebr_n">Tile DQS_W_EBR_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-5"><a class="header" href="#bel-dqs0-5">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_EBR_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL1:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL3:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-16"><a class="header" href="#bel-wires-16">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_EBR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL3:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_w_dsp_n"><a class="header" href="#tile-dqs_w_dsp_n">Tile DQS_W_DSP_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-6"><a class="header" href="#bel-dqs0-6">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_DSP_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL3:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-17"><a class="header" href="#bel-wires-17">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_W_DSP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e"><a class="header" href="#tile-dqs_e">Tile DQS_E</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-7"><a class="header" href="#bel-dqs0-7">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-18"><a class="header" href="#bel-wires-18">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e_below_dsp_n"><a class="header" href="#tile-dqs_e_below_dsp_n">Tile DQS_E_BELOW_DSP_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-8"><a class="header" href="#bel-dqs0-8">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_BELOW_DSP_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-19"><a class="header" href="#bel-wires-19">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_BELOW_DSP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e_below_ebr_n"><a class="header" href="#tile-dqs_e_below_ebr_n">Tile DQS_E_BELOW_EBR_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-9"><a class="header" href="#bel-dqs0-9">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_BELOW_EBR_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-20"><a class="header" href="#bel-wires-20">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_BELOW_EBR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e_below_ebr_s"><a class="header" href="#tile-dqs_e_below_ebr_s">Tile DQS_E_BELOW_EBR_S</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-10"><a class="header" href="#bel-dqs0-10">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_BELOW_EBR_S bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-21"><a class="header" href="#bel-wires-21">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_BELOW_EBR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e_ebr_s"><a class="header" href="#tile-dqs_e_ebr_s">Tile DQS_E_EBR_S</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-11"><a class="header" href="#bel-dqs0-11">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_EBR_S bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-22"><a class="header" href="#bel-wires-22">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_EBR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e_ebr_n"><a class="header" href="#tile-dqs_e_ebr_n">Tile DQS_E_EBR_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-12"><a class="header" href="#bel-dqs0-12">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_EBR_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL1:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL3:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-23"><a class="header" href="#bel-wires-23">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_EBR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL3:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_e_dsp_n"><a class="header" href="#tile-dqs_e_dsp_n">Tile DQS_E_DSP_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-13"><a class="header" href="#bel-dqs0-13">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_DSP_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL3:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-24"><a class="header" href="#bel-wires-24">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_E_DSP_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
</tbody>
</table></div>
<h2 id="tile-dqs_n"><a class="header" href="#tile-dqs_n">Tile DQS_N</a></h2>
<p>Cells: 5</p>
<h3 id="bel-dqs0-14"><a class="header" href="#bel-dqs0-14">Bel DQS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_N bel DQS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
<tr><td>BURSTDET</td><td>output</td><td>TCELL1:OUT_Q7</td></tr>
<tr><td>CRUCLK</td><td>output</td><td>TCELL0:OUT_Q6</td></tr>
<tr><td>DATAVALID</td><td>output</td><td>TCELL1:OUT_Q6</td></tr>
<tr><td>DIVCLK</td><td>output</td><td>TCELL0:OUT_Q7, TCELL4:OUT_Q7</td></tr>
<tr><td>DQSR90</td><td>output</td><td>TCELL2:OUT_Q6</td></tr>
<tr><td>DQSW</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DQSW270</td><td>output</td><td>TCELL3:OUT_Q6</td></tr>
<tr><td>PAUSE</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>RDCFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>RDDIRECTION</td><td>input</td><td>TCELL3:IMUX_B5</td></tr>
<tr><td>RDLOADN</td><td>input</td><td>TCELL3:IMUX_A5</td></tr>
<tr><td>RDMOVE</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>READ0</td><td>input</td><td>TCELL1:IMUX_B6</td></tr>
<tr><td>READ1</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
<tr><td>READ2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>READ3</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
<tr><td>READCLKSEL0</td><td>input</td><td>TCELL1:IMUX_B5</td></tr>
<tr><td>READCLKSEL1</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
<tr><td>READCLKSEL2</td><td>input</td><td>TCELL1:IMUX_D5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL2:IMUX_LSR1</td></tr>
<tr><td>SCLK</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>SELA0</td><td>input</td><td>TCELL0:IMUX_D3</td></tr>
<tr><td>SELA1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SELA10</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>SELA2</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SELA3</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
<tr><td>SELA4</td><td>input</td><td>TCELL0:IMUX_D5</td></tr>
<tr><td>SELA5</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
<tr><td>SELA6</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
<tr><td>SELA7</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
<tr><td>SELA8</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>SELA9</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
<tr><td>SELB0</td><td>input</td><td>TCELL2:IMUX_D3</td></tr>
<tr><td>SELB1</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SELB10</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>SELB2</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SELB3</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>SELB4</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
<tr><td>SELB5</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
<tr><td>SELB6</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SELB7</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
<tr><td>SELB8</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>SELB9</td><td>input</td><td>TCELL2:IMUX_C7</td></tr>
<tr><td>SWITCH</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>WRCFLAG</td><td>output</td><td>TCELL4:OUT_Q6</td></tr>
<tr><td>WRDIRECTION</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
<tr><td>WRLOADN</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
<tr><td>WRMOVE</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-25"><a class="header" href="#bel-wires-25">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DQS_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A5</td><td>DQS0.SELA1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>DQS0.SELA5</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>DQS0.SELA2</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>DQS0.SELA6</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DQS0.SELA3</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DQS0.SELA7</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DQS0.SELA9</td></tr>
<tr><td>TCELL0:IMUX_D3</td><td>DQS0.SELA0</td></tr>
<tr><td>TCELL0:IMUX_D5</td><td>DQS0.SELA4</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>DQS0.SELA8</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DQS0.SELA10</td></tr>
<tr><td>TCELL0:OUT_Q6</td><td>DQS0.CRUCLK</td></tr>
<tr><td>TCELL0:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>DQS0.PAUSE</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>DQS0.ALIGNWD</td></tr>
<tr><td>TCELL1:IMUX_B5</td><td>DQS0.READCLKSEL0</td></tr>
<tr><td>TCELL1:IMUX_B6</td><td>DQS0.READ0</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DQS0.READCLKSEL1</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DQS0.READ1</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DQS0.READ3</td></tr>
<tr><td>TCELL1:IMUX_D5</td><td>DQS0.READCLKSEL2</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>DQS0.READ2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DQS0.SWITCH</td></tr>
<tr><td>TCELL1:OUT_Q6</td><td>DQS0.DATAVALID</td></tr>
<tr><td>TCELL1:OUT_Q7</td><td>DQS0.BURSTDET</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DQS0.SELB1</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DQS0.SELB5</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DQS0.SELB2</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DQS0.SELB6</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>DQS0.SELB3</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DQS0.SELB7</td></tr>
<tr><td>TCELL2:IMUX_C7</td><td>DQS0.SELB9</td></tr>
<tr><td>TCELL2:IMUX_D3</td><td>DQS0.SELB0</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>DQS0.SELB4</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DQS0.SELB8</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DQS0.SELB10</td></tr>
<tr><td>TCELL2:IMUX_LSR1</td><td>DQS0.RST</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>DQS0.SCLK</td></tr>
<tr><td>TCELL2:OUT_Q6</td><td>DQS0.DQSR90</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DQS0.DQSW</td></tr>
<tr><td>TCELL3:IMUX_A5</td><td>DQS0.RDLOADN</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DQS0.WRDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B5</td><td>DQS0.RDDIRECTION</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DQS0.WRMOVE</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>DQS0.RDMOVE</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DQS0.WRLOADN</td></tr>
<tr><td>TCELL3:OUT_Q6</td><td>DQS0.DQSW270</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DQS0.RDCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q6</td><td>DQS0.WRCFLAG</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DQS0.DIVCLK</td></tr>
</tbody>
</table></div>
<h2 id="tile-bc_w"><a class="header" href="#tile-bc_w">Tile BC_W</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bcpg"><a class="header" href="#bel-bcpg">Bel BCPG</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_W bel BCPG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PGENI</td><td>input</td><td>IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bcinrd"><a class="header" href="#bel-bcinrd">Bel BCINRD</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_W bel BCINRD</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INRDENI</td><td>input</td><td>IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bclvdso"><a class="header" href="#bel-bclvdso">Bel BCLVDSO</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_W bel BCLVDSO</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>LVDSENI</td><td>input</td><td>IMUX_B5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bcpusl"><a class="header" href="#bel-bcpusl">Bel BCPUSL</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_W bel BCPUSL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PUSLENI</td><td>input</td><td>IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-breftest"><a class="header" href="#bel-breftest">Bel BREFTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_W bel BREFTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>IMUX_C0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>IMUX_D0</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>IMUX_C1</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>IMUX_D1</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>IMUX_D2</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>OUT_Q0</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>OUT_Q1</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>OUT_Q2</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>OUT_Q3</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>OUT_Q4</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>OUT_Q5</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-26"><a class="header" href="#bel-wires-26">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A6</td><td>BCPG.PGENI</td></tr>
<tr><td>IMUX_B5</td><td>BCLVDSO.LVDSENI</td></tr>
<tr><td>IMUX_C0</td><td>BREFTEST.TESTIN0</td></tr>
<tr><td>IMUX_C1</td><td>BREFTEST.TESTIN2</td></tr>
<tr><td>IMUX_C2</td><td>BREFTEST.TESTIN4</td></tr>
<tr><td>IMUX_C5</td><td>BCINRD.INRDENI</td></tr>
<tr><td>IMUX_D0</td><td>BREFTEST.TESTIN1</td></tr>
<tr><td>IMUX_D1</td><td>BREFTEST.TESTIN3</td></tr>
<tr><td>IMUX_D2</td><td>BREFTEST.TESTIN5</td></tr>
<tr><td>IMUX_D5</td><td>BCPUSL.PUSLENI</td></tr>
<tr><td>OUT_Q0</td><td>BREFTEST.TESTOUT0</td></tr>
<tr><td>OUT_Q1</td><td>BREFTEST.TESTOUT1</td></tr>
<tr><td>OUT_Q2</td><td>BREFTEST.TESTOUT2</td></tr>
<tr><td>OUT_Q3</td><td>BREFTEST.TESTOUT3</td></tr>
<tr><td>OUT_Q4</td><td>BREFTEST.TESTOUT4</td></tr>
<tr><td>OUT_Q5</td><td>BREFTEST.TESTOUT5</td></tr>
</tbody>
</table></div>
<h2 id="tile-bc_e"><a class="header" href="#tile-bc_e">Tile BC_E</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bcpg-1"><a class="header" href="#bel-bcpg-1">Bel BCPG</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_E bel BCPG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PGENI</td><td>input</td><td>IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bcinrd-1"><a class="header" href="#bel-bcinrd-1">Bel BCINRD</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_E bel BCINRD</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INRDENI</td><td>input</td><td>IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bclvdso-1"><a class="header" href="#bel-bclvdso-1">Bel BCLVDSO</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_E bel BCLVDSO</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>LVDSENI</td><td>input</td><td>IMUX_B5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bcpusl-1"><a class="header" href="#bel-bcpusl-1">Bel BCPUSL</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_E bel BCPUSL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PUSLENI</td><td>input</td><td>IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-breftest-1"><a class="header" href="#bel-breftest-1">Bel BREFTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_E bel BREFTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>IMUX_C0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>IMUX_D0</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>IMUX_C1</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>IMUX_D1</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>IMUX_D2</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>OUT_Q0</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>OUT_Q1</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>OUT_Q2</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>OUT_Q3</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>OUT_Q4</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>OUT_Q5</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-27"><a class="header" href="#bel-wires-27">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A6</td><td>BCPG.PGENI</td></tr>
<tr><td>IMUX_B5</td><td>BCLVDSO.LVDSENI</td></tr>
<tr><td>IMUX_C0</td><td>BREFTEST.TESTIN0</td></tr>
<tr><td>IMUX_C1</td><td>BREFTEST.TESTIN2</td></tr>
<tr><td>IMUX_C2</td><td>BREFTEST.TESTIN4</td></tr>
<tr><td>IMUX_C5</td><td>BCINRD.INRDENI</td></tr>
<tr><td>IMUX_D0</td><td>BREFTEST.TESTIN1</td></tr>
<tr><td>IMUX_D1</td><td>BREFTEST.TESTIN3</td></tr>
<tr><td>IMUX_D2</td><td>BREFTEST.TESTIN5</td></tr>
<tr><td>IMUX_D5</td><td>BCPUSL.PUSLENI</td></tr>
<tr><td>OUT_Q0</td><td>BREFTEST.TESTOUT0</td></tr>
<tr><td>OUT_Q1</td><td>BREFTEST.TESTOUT1</td></tr>
<tr><td>OUT_Q2</td><td>BREFTEST.TESTOUT2</td></tr>
<tr><td>OUT_Q3</td><td>BREFTEST.TESTOUT3</td></tr>
<tr><td>OUT_Q4</td><td>BREFTEST.TESTOUT4</td></tr>
<tr><td>OUT_Q5</td><td>BREFTEST.TESTOUT5</td></tr>
</tbody>
</table></div>
<h2 id="tile-bc_n"><a class="header" href="#tile-bc_n">Tile BC_N</a></h2>
<p>Cells: 1</p>
<h3 id="bel-bcpg-2"><a class="header" href="#bel-bcpg-2">Bel BCPG</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_N bel BCPG</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PGENI</td><td>input</td><td>IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-bcinrd-2"><a class="header" href="#bel-bcinrd-2">Bel BCINRD</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_N bel BCINRD</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INRDENI</td><td>input</td><td>IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bclvdso-2"><a class="header" href="#bel-bclvdso-2">Bel BCLVDSO</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_N bel BCLVDSO</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>LVDSENI</td><td>input</td><td>IMUX_B5</td></tr>
</tbody>
</table></div>
<h3 id="bel-bcpusl-2"><a class="header" href="#bel-bcpusl-2">Bel BCPUSL</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_N bel BCPUSL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PUSLENI</td><td>input</td><td>IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-breftest-2"><a class="header" href="#bel-breftest-2">Bel BREFTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_N bel BREFTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>IMUX_C0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>IMUX_D0</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>IMUX_C1</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>IMUX_D1</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>IMUX_D2</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>OUT_Q0</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>OUT_Q1</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>OUT_Q2</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>OUT_Q3</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>OUT_Q4</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>OUT_Q5</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-28"><a class="header" href="#bel-wires-28">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 BC_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A6</td><td>BCPG.PGENI</td></tr>
<tr><td>IMUX_B5</td><td>BCLVDSO.LVDSENI</td></tr>
<tr><td>IMUX_C0</td><td>BREFTEST.TESTIN0</td></tr>
<tr><td>IMUX_C1</td><td>BREFTEST.TESTIN2</td></tr>
<tr><td>IMUX_C2</td><td>BREFTEST.TESTIN4</td></tr>
<tr><td>IMUX_C5</td><td>BCINRD.INRDENI</td></tr>
<tr><td>IMUX_D0</td><td>BREFTEST.TESTIN1</td></tr>
<tr><td>IMUX_D1</td><td>BREFTEST.TESTIN3</td></tr>
<tr><td>IMUX_D2</td><td>BREFTEST.TESTIN5</td></tr>
<tr><td>IMUX_D5</td><td>BCPUSL.PUSLENI</td></tr>
<tr><td>OUT_Q0</td><td>BREFTEST.TESTOUT0</td></tr>
<tr><td>OUT_Q1</td><td>BREFTEST.TESTOUT1</td></tr>
<tr><td>OUT_Q2</td><td>BREFTEST.TESTOUT2</td></tr>
<tr><td>OUT_Q3</td><td>BREFTEST.TESTOUT3</td></tr>
<tr><td>OUT_Q4</td><td>BREFTEST.TESTOUT4</td></tr>
<tr><td>OUT_Q5</td><td>BREFTEST.TESTOUT5</td></tr>
</tbody>
</table></div>
<h2 id="tile-dtr_s"><a class="header" href="#tile-dtr_s">Tile DTR_S</a></h2>
<p>Cells: 1</p>
<h3 id="bel-dtr"><a class="header" href="#bel-dtr">Bel DTR</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DTR_S bel DTR</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DTR_OUT0</td><td>output</td><td>OUT_F0</td></tr>
<tr><td>DTR_OUT1</td><td>output</td><td>OUT_F1</td></tr>
<tr><td>DTR_OUT2</td><td>output</td><td>OUT_F2</td></tr>
<tr><td>DTR_OUT3</td><td>output</td><td>OUT_F3</td></tr>
<tr><td>DTR_OUT4</td><td>output</td><td>OUT_F4</td></tr>
<tr><td>DTR_OUT5</td><td>output</td><td>OUT_F5</td></tr>
<tr><td>DTR_OUT6</td><td>output</td><td>OUT_F6</td></tr>
<tr><td>DTR_OUT7</td><td>output</td><td>OUT_F7</td></tr>
<tr><td>START_PULSE</td><td>input</td><td>IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-29"><a class="header" href="#bel-wires-29">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DTR_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A0</td><td>DTR.START_PULSE</td></tr>
<tr><td>OUT_F0</td><td>DTR.DTR_OUT0</td></tr>
<tr><td>OUT_F1</td><td>DTR.DTR_OUT1</td></tr>
<tr><td>OUT_F2</td><td>DTR.DTR_OUT2</td></tr>
<tr><td>OUT_F3</td><td>DTR.DTR_OUT3</td></tr>
<tr><td>OUT_F4</td><td>DTR.DTR_OUT4</td></tr>
<tr><td>OUT_F5</td><td>DTR.DTR_OUT5</td></tr>
<tr><td>OUT_F6</td><td>DTR.DTR_OUT6</td></tr>
<tr><td>OUT_F7</td><td>DTR.DTR_OUT7</td></tr>
</tbody>
</table></div>
<h2 id="tile-dtr_n"><a class="header" href="#tile-dtr_n">Tile DTR_N</a></h2>
<p>Cells: 1</p>
<h3 id="bel-dtr-1"><a class="header" href="#bel-dtr-1">Bel DTR</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DTR_N bel DTR</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>DTR_OUT0</td><td>output</td><td>OUT_F0</td></tr>
<tr><td>DTR_OUT1</td><td>output</td><td>OUT_F1</td></tr>
<tr><td>DTR_OUT2</td><td>output</td><td>OUT_F2</td></tr>
<tr><td>DTR_OUT3</td><td>output</td><td>OUT_F3</td></tr>
<tr><td>DTR_OUT4</td><td>output</td><td>OUT_F4</td></tr>
<tr><td>DTR_OUT5</td><td>output</td><td>OUT_F5</td></tr>
<tr><td>DTR_OUT6</td><td>output</td><td>OUT_F6</td></tr>
<tr><td>DTR_OUT7</td><td>output</td><td>OUT_F7</td></tr>
<tr><td>START_PULSE</td><td>input</td><td>IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-30"><a class="header" href="#bel-wires-30">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DTR_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A0</td><td>DTR.START_PULSE</td></tr>
<tr><td>OUT_F0</td><td>DTR.DTR_OUT0</td></tr>
<tr><td>OUT_F1</td><td>DTR.DTR_OUT1</td></tr>
<tr><td>OUT_F2</td><td>DTR.DTR_OUT2</td></tr>
<tr><td>OUT_F3</td><td>DTR.DTR_OUT3</td></tr>
<tr><td>OUT_F4</td><td>DTR.DTR_OUT4</td></tr>
<tr><td>OUT_F5</td><td>DTR.DTR_OUT5</td></tr>
<tr><td>OUT_F6</td><td>DTR.DTR_OUT6</td></tr>
<tr><td>OUT_F7</td><td>DTR.DTR_OUT7</td></tr>
</tbody>
</table></div>
<h2 id="tile-ddrdll_s"><a class="header" href="#tile-ddrdll_s">Tile DDRDLL_S</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ddrdll"><a class="header" href="#bel-ddrdll">Bel DDRDLL</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DDRDLL_S bel DDRDLL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_CLK0_DELAY</td></tr>
<tr><td>DCNTL0</td><td>output</td><td>OUT_F0</td></tr>
<tr><td>DCNTL1</td><td>output</td><td>OUT_F1</td></tr>
<tr><td>DCNTL2</td><td>output</td><td>OUT_F2</td></tr>
<tr><td>DCNTL3</td><td>output</td><td>OUT_F3</td></tr>
<tr><td>DCNTL4</td><td>output</td><td>OUT_F4</td></tr>
<tr><td>DCNTL5</td><td>output</td><td>OUT_F5</td></tr>
<tr><td>DCNTL6</td><td>output</td><td>OUT_F6</td></tr>
<tr><td>DCNTL7</td><td>output</td><td>OUT_F7</td></tr>
<tr><td>DIVOSC</td><td>output</td><td>OUT_Q1</td></tr>
<tr><td>FREEZE</td><td>input</td><td>IMUX_A0</td></tr>
<tr><td>LOCK</td><td>output</td><td>OUT_Q0</td></tr>
<tr><td>RST</td><td>input</td><td>IMUX_LSR0</td></tr>
<tr><td>UDDCNTLN</td><td>input</td><td>IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-31"><a class="header" href="#bel-wires-31">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DDRDLL_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A0</td><td>DDRDLL.FREEZE</td></tr>
<tr><td>IMUX_B0</td><td>DDRDLL.UDDCNTLN</td></tr>
<tr><td>IMUX_LSR0</td><td>DDRDLL.RST</td></tr>
<tr><td>IMUX_CLK0_DELAY</td><td>DDRDLL.CLK</td></tr>
<tr><td>OUT_F0</td><td>DDRDLL.DCNTL0</td></tr>
<tr><td>OUT_F1</td><td>DDRDLL.DCNTL1</td></tr>
<tr><td>OUT_F2</td><td>DDRDLL.DCNTL2</td></tr>
<tr><td>OUT_F3</td><td>DDRDLL.DCNTL3</td></tr>
<tr><td>OUT_F4</td><td>DDRDLL.DCNTL4</td></tr>
<tr><td>OUT_F5</td><td>DDRDLL.DCNTL5</td></tr>
<tr><td>OUT_F6</td><td>DDRDLL.DCNTL6</td></tr>
<tr><td>OUT_F7</td><td>DDRDLL.DCNTL7</td></tr>
<tr><td>OUT_Q0</td><td>DDRDLL.LOCK</td></tr>
<tr><td>OUT_Q1</td><td>DDRDLL.DIVOSC</td></tr>
</tbody>
</table></div>
<h2 id="tile-ddrdll_n"><a class="header" href="#tile-ddrdll_n">Tile DDRDLL_N</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ddrdll-1"><a class="header" href="#bel-ddrdll-1">Bel DDRDLL</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DDRDLL_N bel DDRDLL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLK</td><td>input</td><td>IMUX_CLK0_DELAY</td></tr>
<tr><td>DCNTL0</td><td>output</td><td>OUT_F0</td></tr>
<tr><td>DCNTL1</td><td>output</td><td>OUT_F1</td></tr>
<tr><td>DCNTL2</td><td>output</td><td>OUT_F2</td></tr>
<tr><td>DCNTL3</td><td>output</td><td>OUT_F3</td></tr>
<tr><td>DCNTL4</td><td>output</td><td>OUT_F4</td></tr>
<tr><td>DCNTL5</td><td>output</td><td>OUT_F5</td></tr>
<tr><td>DCNTL6</td><td>output</td><td>OUT_F6</td></tr>
<tr><td>DCNTL7</td><td>output</td><td>OUT_F7</td></tr>
<tr><td>DIVOSC</td><td>output</td><td>OUT_Q1</td></tr>
<tr><td>FREEZE</td><td>input</td><td>IMUX_A0</td></tr>
<tr><td>LOCK</td><td>output</td><td>OUT_Q0</td></tr>
<tr><td>RST</td><td>input</td><td>IMUX_LSR0</td></tr>
<tr><td>UDDCNTLN</td><td>input</td><td>IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-32"><a class="header" href="#bel-wires-32">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 DDRDLL_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A0</td><td>DDRDLL.FREEZE</td></tr>
<tr><td>IMUX_B0</td><td>DDRDLL.UDDCNTLN</td></tr>
<tr><td>IMUX_LSR0</td><td>DDRDLL.RST</td></tr>
<tr><td>IMUX_CLK0_DELAY</td><td>DDRDLL.CLK</td></tr>
<tr><td>OUT_F0</td><td>DDRDLL.DCNTL0</td></tr>
<tr><td>OUT_F1</td><td>DDRDLL.DCNTL1</td></tr>
<tr><td>OUT_F2</td><td>DDRDLL.DCNTL2</td></tr>
<tr><td>OUT_F3</td><td>DDRDLL.DCNTL3</td></tr>
<tr><td>OUT_F4</td><td>DDRDLL.DCNTL4</td></tr>
<tr><td>OUT_F5</td><td>DDRDLL.DCNTL5</td></tr>
<tr><td>OUT_F6</td><td>DDRDLL.DCNTL6</td></tr>
<tr><td>OUT_F7</td><td>DDRDLL.DCNTL7</td></tr>
<tr><td>OUT_Q0</td><td>DDRDLL.LOCK</td></tr>
<tr><td>OUT_Q1</td><td>DDRDLL.DIVOSC</td></tr>
</tbody>
</table></div>
<h2 id="tile-pvttest"><a class="header" href="#tile-pvttest">Tile PVTTEST</a></h2>
<p>Cells: 1</p>
<h3 id="bel-pvttest"><a class="header" href="#bel-pvttest">Bel PVTTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 PVTTEST bel PVTTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>IMUX_A0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>IMUX_A1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>IMUX_A2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>IMUX_A3</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>IMUX_A4</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>IMUX_B2</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>IMUX_B0</td></tr>
<tr><td>TESTOUT0</td><td>output</td><td>OUT_F0</td></tr>
<tr><td>TESTOUT1</td><td>output</td><td>OUT_F1</td></tr>
<tr><td>TESTOUT2</td><td>output</td><td>OUT_F2</td></tr>
<tr><td>TESTOUT3</td><td>output</td><td>OUT_F3</td></tr>
<tr><td>TESTOUT4</td><td>output</td><td>OUT_F4</td></tr>
<tr><td>TESTOUT5</td><td>output</td><td>OUT_F5</td></tr>
<tr><td>TESTOUT6</td><td>output</td><td>OUT_F6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pvtcal"><a class="header" href="#bel-pvtcal">Bel PVTCAL</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 PVTTEST bel PVTCAL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STARTCAL</td><td>input</td><td>IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-33"><a class="header" href="#bel-wires-33">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 PVTTEST bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX_A0</td><td>PVTTEST.TESTIN0</td></tr>
<tr><td>IMUX_A1</td><td>PVTTEST.TESTIN1</td></tr>
<tr><td>IMUX_A2</td><td>PVTTEST.TESTIN2</td></tr>
<tr><td>IMUX_A3</td><td>PVTTEST.TESTIN3</td></tr>
<tr><td>IMUX_A4</td><td>PVTTEST.TESTIN4</td></tr>
<tr><td>IMUX_B0</td><td>PVTTEST.TESTIN6</td></tr>
<tr><td>IMUX_B1</td><td>PVTCAL.STARTCAL</td></tr>
<tr><td>IMUX_B2</td><td>PVTTEST.TESTIN5</td></tr>
<tr><td>OUT_F0</td><td>PVTTEST.TESTOUT0</td></tr>
<tr><td>OUT_F1</td><td>PVTTEST.TESTOUT1</td></tr>
<tr><td>OUT_F2</td><td>PVTTEST.TESTOUT2</td></tr>
<tr><td>OUT_F3</td><td>PVTTEST.TESTOUT3</td></tr>
<tr><td>OUT_F4</td><td>PVTTEST.TESTOUT4</td></tr>
<tr><td>OUT_F5</td><td>PVTTEST.TESTOUT5</td></tr>
<tr><td>OUT_F6</td><td>PVTTEST.TESTOUT6</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ecp4/clock.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ecp4/pll.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ecp4/clock.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ecp4/pll.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
