vcs -sverilog -debug -full64 ../Define/*.sv ../Pkg/*.sv ../Simulate/top.sv ../Simulate/interface/*.sv ../Simulate/Code/*.sv ../RTL_Code/Processor/*.sv ../RTL_Code/Basecell/*.sv  +define+vcs

