--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf k7.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5096 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.356ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/CR (SLICE_X72Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_5 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (1.164 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_5 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.DQ      Tcko                  0.259   XLXI_2/sw_temp<5>
                                                       XLXI_2/sw_temp_5
    SLICE_X94Y51.B1      net (fanout=1)        0.536   XLXI_2/sw_temp<5>
    SLICE_X94Y51.COUT    Topcyb                0.299   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y52.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y52.BMUX    Tcinb                 0.157   XLXI_2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X92Y48.A1      net (fanout=42)       0.638   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X92Y48.A       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X72Y47.CE      net (fanout=7)        1.209   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X72Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (0.936ns logic, 2.383ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_3 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (1.164 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_3 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y53.DQ      Tcko                  0.259   XLXI_2/sw_temp<3>
                                                       XLXI_2/sw_temp_3
    SLICE_X94Y51.B3      net (fanout=1)        0.454   XLXI_2/sw_temp<3>
    SLICE_X94Y51.COUT    Topcyb                0.299   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y52.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y52.BMUX    Tcinb                 0.157   XLXI_2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X92Y48.A1      net (fanout=42)       0.638   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X92Y48.A       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X72Y47.CE      net (fanout=7)        1.209   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X72Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (0.936ns logic, 2.301ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/sw_temp_9 (FF)
  Destination:          XLXI_2/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (1.164 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/sw_temp_9 to XLXI_2/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y53.DQ      Tcko                  0.223   XLXI_2/sw_temp<9>
                                                       XLXI_2/sw_temp_9
    SLICE_X94Y51.D3      net (fanout=1)        0.557   XLXI_2/sw_temp<9>
    SLICE_X94Y51.COUT    Topcyd                0.223   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<3>
                                                       XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y52.CIN     net (fanout=1)        0.000   XLXI_2/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X94Y52.BMUX    Tcinb                 0.157   XLXI_2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       XLXI_2/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X92Y48.A1      net (fanout=42)       0.638   XLXI_2/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X92Y48.A       Tilo                  0.043   XLXI_2/_n0243_inv1_cepot_cepot
                                                       XLXI_2/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X72Y47.CE      net (fanout=7)        1.209   XLXI_2/_n0243_inv1_cepot_cepot
    SLICE_X72Y47.CLK     Tceck                 0.178   CR_OBUF
                                                       XLXI_2/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (0.824ns logic, 2.404ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_20 (SLICE_X46Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.386ns (0.993 - 1.379)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.DQ     Tcko                  0.259   XLXN_274
                                                       XLXI_2/rst
    SLICE_X46Y61.SR      net (fanout=207)      2.414   XLXN_274
    SLICE_X46Y61.CLK     Trck                  0.154   XLXI_3/clkdiv<23>
                                                       XLXI_3/clkdiv_20
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.413ns logic, 2.414ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/clkdiv_21 (SLICE_X46Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/rst (FF)
  Destination:          XLXI_3/clkdiv_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.386ns (0.993 - 1.379)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/rst to XLXI_3/clkdiv_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.DQ     Tcko                  0.259   XLXN_274
                                                       XLXI_2/rst
    SLICE_X46Y61.SR      net (fanout=207)      2.414   XLXN_274
    SLICE_X46Y61.CLK     Trck                  0.154   XLXI_3/clkdiv<23>
                                                       XLXI_3/clkdiv_21
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.413ns logic, 2.414ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X40Y63.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_0 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_0 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.AQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_0
    SLICE_X40Y63.A5      net (fanout=5)        0.096   XLXI_6/P7SEG/Go<0>
    SLICE_X40Y63.CLK     Tah         (-Th)     0.059   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.041ns logic, 0.096ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/S_0 (SLICE_X41Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/S_0_1 (FF)
  Destination:          XLXI_6/P7SEG/S_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/S_0_1 to XLXI_6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y64.AMUX    Tshcko                0.129   XLXI_6/P7SEG/sh_clk_1
                                                       XLXI_6/P7SEG/S_0_1
    SLICE_X41Y64.A6      net (fanout=1)        0.052   XLXI_6/P7SEG/S_0_1
    SLICE_X41Y64.CLK     Tah         (-Th)     0.032   XLXI_6/P7SEG/sh_clk_1
                                                       XLXI_6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       XLXI_6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.097ns logic, 0.052ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P7SEG/EN (SLICE_X40Y63.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P7SEG/Go_1 (FF)
  Destination:          XLXI_6/P7SEG/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P7SEG/Go_1 to XLXI_6/P7SEG/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.BQ      Tcko                  0.100   XLXI_6/P7SEG/Go<1>
                                                       XLXI_6/P7SEG/Go_1
    SLICE_X40Y63.A4      net (fanout=4)        0.129   XLXI_6/P7SEG/Go<1>
    SLICE_X40Y63.CLK     Tah         (-Th)     0.059   SEGEN_OBUF
                                                       XLXI_6/P7SEG/state[1]_Go[1]_Select_16_o1
                                                       XLXI_6/P7SEG/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.041ns logic, 0.129ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.356|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5096 paths, 0 nets, and 645 connections

Design statistics:
   Minimum period:   3.356ns{1}   (Maximum frequency: 297.974MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 23 21:36:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 790 MB



