// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fully_connected_fprop_fully_connected_fprop,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu19p-fsvb3824-2-e,HLS_INPUT_CLOCK=3.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.983000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5268,HLS_SYN_LUT=5988,HLS_VERSION=2024_2}" *)

module fully_connected_fprop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_core,
        ap_part,
        ap_parent,
        c5_conv_layer1_map_w,
        c5_conv_layer1_map_h,
        c5_conv_layer1_map_count,
        c5_conv_layer1_kernel_w,
        c5_conv_layer1_kernel_h,
        c5_conv_layer1_kernel_count,
        c5_conv_layer2_data_address0,
        c5_conv_layer2_data_ce0,
        c5_conv_layer2_data_q0,
        c5_conv_layer2_error_address0,
        c5_conv_layer2_error_ce0,
        c5_conv_layer2_error_we0,
        c5_conv_layer2_error_d0,
        c5_conv_layer2_error_q0,
        c5_conv_layer2_error_address1,
        c5_conv_layer2_error_ce1,
        c5_conv_layer2_error_we1,
        c5_conv_layer2_error_d1,
        c5_conv_layer2_error_q1,
        c5_conv_layer2_b_address0,
        c5_conv_layer2_b_ce0,
        c5_conv_layer2_b_we0,
        c5_conv_layer2_b_d0,
        c5_conv_layer2_b_q0,
        c5_conv_layer2_b_address1,
        c5_conv_layer2_b_ce1,
        c5_conv_layer2_b_we1,
        c5_conv_layer2_b_d1,
        c5_conv_layer2_b_q1,
        c5_conv_layer2_db_address0,
        c5_conv_layer2_db_ce0,
        c5_conv_layer2_db_we0,
        c5_conv_layer2_db_d0,
        c5_conv_layer2_db_q0,
        c5_conv_layer2_db_address1,
        c5_conv_layer2_db_ce1,
        c5_conv_layer2_db_we1,
        c5_conv_layer2_db_d1,
        c5_conv_layer2_db_q1,
        c5_conv_layer2_W_address0,
        c5_conv_layer2_W_ce0,
        c5_conv_layer2_W_we0,
        c5_conv_layer2_W_d0,
        c5_conv_layer2_W_q0,
        c5_conv_layer2_W_address1,
        c5_conv_layer2_W_ce1,
        c5_conv_layer2_W_we1,
        c5_conv_layer2_W_d1,
        c5_conv_layer2_W_q1,
        c5_conv_layer2_dW_address0,
        c5_conv_layer2_dW_ce0,
        c5_conv_layer2_dW_we0,
        c5_conv_layer2_dW_d0,
        c5_conv_layer2_dW_q0,
        c5_conv_layer2_dW_address1,
        c5_conv_layer2_dW_ce1,
        c5_conv_layer2_dW_we1,
        c5_conv_layer2_dW_d1,
        c5_conv_layer2_dW_q1,
        c5_conv_layer2_map_common_address0,
        c5_conv_layer2_map_common_ce0,
        c5_conv_layer2_map_common_we0,
        c5_conv_layer2_map_common_d0,
        c5_conv_layer2_map_common_q0,
        c5_conv_layer2_map_common_address1,
        c5_conv_layer2_map_common_ce1,
        c5_conv_layer2_map_common_we1,
        c5_conv_layer2_map_common_d1,
        c5_conv_layer2_map_common_q1,
        output_layer1_map_w,
        output_layer1_map_h,
        output_layer1_map_count,
        output_layer1_kernel_w,
        output_layer1_kernel_h,
        output_layer1_kernel_count,
        output_layer2_data_address0,
        output_layer2_data_ce0,
        output_layer2_data_we0,
        output_layer2_data_d0,
        output_layer2_error_address0,
        output_layer2_error_ce0,
        output_layer2_error_we0,
        output_layer2_error_d0,
        output_layer2_error_q0,
        output_layer2_error_address1,
        output_layer2_error_ce1,
        output_layer2_error_we1,
        output_layer2_error_d1,
        output_layer2_error_q1,
        output_layer2_b_address0,
        output_layer2_b_ce0,
        output_layer2_b_q0,
        output_layer2_db_address0,
        output_layer2_db_ce0,
        output_layer2_db_we0,
        output_layer2_db_d0,
        output_layer2_db_q0,
        output_layer2_db_address1,
        output_layer2_db_ce1,
        output_layer2_db_we1,
        output_layer2_db_d1,
        output_layer2_db_q1,
        output_layer2_W_address0,
        output_layer2_W_ce0,
        output_layer2_W_q0,
        output_layer2_dW_address0,
        output_layer2_dW_ce0,
        output_layer2_dW_we0,
        output_layer2_dW_d0,
        output_layer2_dW_q0,
        output_layer2_dW_address1,
        output_layer2_dW_ce1,
        output_layer2_dW_we1,
        output_layer2_dW_d1,
        output_layer2_dW_q1,
        output_layer2_map_common_address0,
        output_layer2_map_common_ce0,
        output_layer2_map_common_we0,
        output_layer2_map_common_d0,
        output_layer2_map_common_q0,
        output_layer2_map_common_address1,
        output_layer2_map_common_ce1,
        output_layer2_map_common_we1,
        output_layer2_map_common_d1,
        output_layer2_map_common_q1,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 81'd1;
parameter    ap_ST_fsm_state2 = 81'd2;
parameter    ap_ST_fsm_state3 = 81'd4;
parameter    ap_ST_fsm_state4 = 81'd8;
parameter    ap_ST_fsm_state5 = 81'd16;
parameter    ap_ST_fsm_state6 = 81'd32;
parameter    ap_ST_fsm_state7 = 81'd64;
parameter    ap_ST_fsm_state8 = 81'd128;
parameter    ap_ST_fsm_state9 = 81'd256;
parameter    ap_ST_fsm_state10 = 81'd512;
parameter    ap_ST_fsm_state11 = 81'd1024;
parameter    ap_ST_fsm_state12 = 81'd2048;
parameter    ap_ST_fsm_state13 = 81'd4096;
parameter    ap_ST_fsm_state14 = 81'd8192;
parameter    ap_ST_fsm_state15 = 81'd16384;
parameter    ap_ST_fsm_state16 = 81'd32768;
parameter    ap_ST_fsm_state17 = 81'd65536;
parameter    ap_ST_fsm_state18 = 81'd131072;
parameter    ap_ST_fsm_state19 = 81'd262144;
parameter    ap_ST_fsm_state20 = 81'd524288;
parameter    ap_ST_fsm_state21 = 81'd1048576;
parameter    ap_ST_fsm_state22 = 81'd2097152;
parameter    ap_ST_fsm_state23 = 81'd4194304;
parameter    ap_ST_fsm_state24 = 81'd8388608;
parameter    ap_ST_fsm_state25 = 81'd16777216;
parameter    ap_ST_fsm_state26 = 81'd33554432;
parameter    ap_ST_fsm_state27 = 81'd67108864;
parameter    ap_ST_fsm_state28 = 81'd134217728;
parameter    ap_ST_fsm_state29 = 81'd268435456;
parameter    ap_ST_fsm_state30 = 81'd536870912;
parameter    ap_ST_fsm_state31 = 81'd1073741824;
parameter    ap_ST_fsm_state32 = 81'd2147483648;
parameter    ap_ST_fsm_state33 = 81'd4294967296;
parameter    ap_ST_fsm_state34 = 81'd8589934592;
parameter    ap_ST_fsm_state35 = 81'd17179869184;
parameter    ap_ST_fsm_state36 = 81'd34359738368;
parameter    ap_ST_fsm_state37 = 81'd68719476736;
parameter    ap_ST_fsm_state38 = 81'd137438953472;
parameter    ap_ST_fsm_state39 = 81'd274877906944;
parameter    ap_ST_fsm_state40 = 81'd549755813888;
parameter    ap_ST_fsm_state41 = 81'd1099511627776;
parameter    ap_ST_fsm_state42 = 81'd2199023255552;
parameter    ap_ST_fsm_state43 = 81'd4398046511104;
parameter    ap_ST_fsm_state44 = 81'd8796093022208;
parameter    ap_ST_fsm_state45 = 81'd17592186044416;
parameter    ap_ST_fsm_state46 = 81'd35184372088832;
parameter    ap_ST_fsm_state47 = 81'd70368744177664;
parameter    ap_ST_fsm_state48 = 81'd140737488355328;
parameter    ap_ST_fsm_state49 = 81'd281474976710656;
parameter    ap_ST_fsm_state50 = 81'd562949953421312;
parameter    ap_ST_fsm_state51 = 81'd1125899906842624;
parameter    ap_ST_fsm_state52 = 81'd2251799813685248;
parameter    ap_ST_fsm_state53 = 81'd4503599627370496;
parameter    ap_ST_fsm_state54 = 81'd9007199254740992;
parameter    ap_ST_fsm_state55 = 81'd18014398509481984;
parameter    ap_ST_fsm_state56 = 81'd36028797018963968;
parameter    ap_ST_fsm_state57 = 81'd72057594037927936;
parameter    ap_ST_fsm_state58 = 81'd144115188075855872;
parameter    ap_ST_fsm_state59 = 81'd288230376151711744;
parameter    ap_ST_fsm_state60 = 81'd576460752303423488;
parameter    ap_ST_fsm_state61 = 81'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 81'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 81'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 81'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 81'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 81'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 81'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 81'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 81'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 81'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 81'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 81'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 81'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 81'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 81'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 81'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 81'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 81'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 81'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 81'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 81'd1208925819614629174706176;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] ap_core;
input  [7:0] ap_part;
input  [7:0] ap_parent;
input  [31:0] c5_conv_layer1_map_w;
input  [31:0] c5_conv_layer1_map_h;
input  [31:0] c5_conv_layer1_map_count;
input  [31:0] c5_conv_layer1_kernel_w;
input  [31:0] c5_conv_layer1_kernel_h;
input  [31:0] c5_conv_layer1_kernel_count;
output  [16:0] c5_conv_layer2_data_address0;
output   c5_conv_layer2_data_ce0;
input  [63:0] c5_conv_layer2_data_q0;
output  [16:0] c5_conv_layer2_error_address0;
output   c5_conv_layer2_error_ce0;
output   c5_conv_layer2_error_we0;
output  [63:0] c5_conv_layer2_error_d0;
input  [63:0] c5_conv_layer2_error_q0;
output  [16:0] c5_conv_layer2_error_address1;
output   c5_conv_layer2_error_ce1;
output   c5_conv_layer2_error_we1;
output  [63:0] c5_conv_layer2_error_d1;
input  [63:0] c5_conv_layer2_error_q1;
output  [6:0] c5_conv_layer2_b_address0;
output   c5_conv_layer2_b_ce0;
output   c5_conv_layer2_b_we0;
output  [63:0] c5_conv_layer2_b_d0;
input  [63:0] c5_conv_layer2_b_q0;
output  [6:0] c5_conv_layer2_b_address1;
output   c5_conv_layer2_b_ce1;
output   c5_conv_layer2_b_we1;
output  [63:0] c5_conv_layer2_b_d1;
input  [63:0] c5_conv_layer2_b_q1;
output  [6:0] c5_conv_layer2_db_address0;
output   c5_conv_layer2_db_ce0;
output   c5_conv_layer2_db_we0;
output  [63:0] c5_conv_layer2_db_d0;
input  [63:0] c5_conv_layer2_db_q0;
output  [6:0] c5_conv_layer2_db_address1;
output   c5_conv_layer2_db_ce1;
output   c5_conv_layer2_db_we1;
output  [63:0] c5_conv_layer2_db_d1;
input  [63:0] c5_conv_layer2_db_q1;
output  [15:0] c5_conv_layer2_W_address0;
output   c5_conv_layer2_W_ce0;
output   c5_conv_layer2_W_we0;
output  [63:0] c5_conv_layer2_W_d0;
input  [63:0] c5_conv_layer2_W_q0;
output  [15:0] c5_conv_layer2_W_address1;
output   c5_conv_layer2_W_ce1;
output   c5_conv_layer2_W_we1;
output  [63:0] c5_conv_layer2_W_d1;
input  [63:0] c5_conv_layer2_W_q1;
output  [15:0] c5_conv_layer2_dW_address0;
output   c5_conv_layer2_dW_ce0;
output   c5_conv_layer2_dW_we0;
output  [63:0] c5_conv_layer2_dW_d0;
input  [63:0] c5_conv_layer2_dW_q0;
output  [15:0] c5_conv_layer2_dW_address1;
output   c5_conv_layer2_dW_ce1;
output   c5_conv_layer2_dW_we1;
output  [63:0] c5_conv_layer2_dW_d1;
input  [63:0] c5_conv_layer2_dW_q1;
output  [9:0] c5_conv_layer2_map_common_address0;
output   c5_conv_layer2_map_common_ce0;
output   c5_conv_layer2_map_common_we0;
output  [63:0] c5_conv_layer2_map_common_d0;
input  [63:0] c5_conv_layer2_map_common_q0;
output  [9:0] c5_conv_layer2_map_common_address1;
output   c5_conv_layer2_map_common_ce1;
output   c5_conv_layer2_map_common_we1;
output  [63:0] c5_conv_layer2_map_common_d1;
input  [63:0] c5_conv_layer2_map_common_q1;
input  [31:0] output_layer1_map_w;
input  [31:0] output_layer1_map_h;
input  [31:0] output_layer1_map_count;
input  [31:0] output_layer1_kernel_w;
input  [31:0] output_layer1_kernel_h;
input  [31:0] output_layer1_kernel_count;
output  [16:0] output_layer2_data_address0;
output   output_layer2_data_ce0;
output   output_layer2_data_we0;
output  [63:0] output_layer2_data_d0;
output  [16:0] output_layer2_error_address0;
output   output_layer2_error_ce0;
output   output_layer2_error_we0;
output  [63:0] output_layer2_error_d0;
input  [63:0] output_layer2_error_q0;
output  [16:0] output_layer2_error_address1;
output   output_layer2_error_ce1;
output   output_layer2_error_we1;
output  [63:0] output_layer2_error_d1;
input  [63:0] output_layer2_error_q1;
output  [6:0] output_layer2_b_address0;
output   output_layer2_b_ce0;
input  [63:0] output_layer2_b_q0;
output  [6:0] output_layer2_db_address0;
output   output_layer2_db_ce0;
output   output_layer2_db_we0;
output  [63:0] output_layer2_db_d0;
input  [63:0] output_layer2_db_q0;
output  [6:0] output_layer2_db_address1;
output   output_layer2_db_ce1;
output   output_layer2_db_we1;
output  [63:0] output_layer2_db_d1;
input  [63:0] output_layer2_db_q1;
output  [15:0] output_layer2_W_address0;
output   output_layer2_W_ce0;
input  [63:0] output_layer2_W_q0;
output  [15:0] output_layer2_dW_address0;
output   output_layer2_dW_ce0;
output   output_layer2_dW_we0;
output  [63:0] output_layer2_dW_d0;
input  [63:0] output_layer2_dW_q0;
output  [15:0] output_layer2_dW_address1;
output   output_layer2_dW_ce1;
output   output_layer2_dW_we1;
output  [63:0] output_layer2_dW_d1;
input  [63:0] output_layer2_dW_q1;
output  [9:0] output_layer2_map_common_address0;
output   output_layer2_map_common_ce0;
output   output_layer2_map_common_we0;
output  [63:0] output_layer2_map_common_d0;
input  [63:0] output_layer2_map_common_q0;
output  [9:0] output_layer2_map_common_address1;
output   output_layer2_map_common_ce1;
output   output_layer2_map_common_we1;
output  [63:0] output_layer2_map_common_d1;
input  [63:0] output_layer2_map_common_q1;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [80:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_164_p2;
reg   [63:0] reg_186;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state49;
reg   [31:0] output_layer1_map_count_read_reg_304;
reg   [31:0] c5_conv_layer1_map_count_read_reg_309;
wire   [10:0] trunc_ln259_fu_192_p1;
reg   [10:0] trunc_ln259_reg_314;
reg   [16:0] i_1_reg_319;
wire    ap_CS_fsm_state2;
wire   [10:0] trunc_ln259_1_fu_224_p1;
reg   [10:0] trunc_ln259_1_reg_327;
reg   [63:0] output_layer2_b_load_reg_337;
wire    ap_CS_fsm_state3;
wire   [63:0] bitcast_ln267_fu_238_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state12;
wire   [63:0] grp_fu_176_p2;
reg   [63:0] ep_reg_355;
wire    ap_CS_fsm_state41;
wire   [63:0] grp_fu_181_p2;
reg   [63:0] em_reg_361;
wire   [63:0] grp_fu_168_p2;
reg   [63:0] add_i_reg_367;
wire   [63:0] grp_fu_172_p2;
reg   [63:0] div_i_reg_372;
wire    ap_CS_fsm_state80;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_done;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_idle;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ready;
reg    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ce;
wire   [16:0] grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_c5_conv_layer2_data_address0;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_c5_conv_layer2_data_ce0;
wire   [15:0] grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_output_layer2_W_address0;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_output_layer2_W_ce0;
wire   [63:0] grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_sum_out;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_sum_out_ap_vld;
wire   [63:0] grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_din0;
wire   [63:0] grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_din1;
wire   [0:0] grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_opcode;
wire    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_ce;
wire   [0:0] icmp_ln259_fu_208_p2;
reg    grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg;
wire   [63:0] zext_ln259_fu_219_p1;
wire   [63:0] zext_ln268_fu_282_p1;
wire    ap_CS_fsm_state81;
reg   [16:0] i_fu_106;
wire   [16:0] add_ln259_fu_213_p2;
reg    output_layer2_b_ce0_local;
reg    output_layer2_data_we0_local;
wire   [63:0] bitcast_ln268_fu_287_p1;
reg    output_layer2_data_ce0_local;
reg   [63:0] grp_fu_164_p0;
reg   [63:0] grp_fu_164_p1;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state50;
wire   [63:0] grp_fu_181_p1;
wire   [31:0] zext_ln259_1_fu_204_p1;
wire   [63:0] bitcast_ln11_fu_242_p1;
wire   [0:0] bit_sel_fu_246_p3;
wire   [0:0] xor_ln11_fu_254_p2;
wire   [62:0] trunc_ln11_fu_260_p1;
wire   [63:0] xor_ln_fu_264_p3;
wire   [16:0] shl_ln268_fu_277_p2;
reg   [1:0] grp_fu_164_opcode;
reg    grp_fu_164_ce;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
reg    grp_fu_168_ce;
reg    grp_fu_172_ce;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state69;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state79;
reg    grp_fu_176_ce;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
reg    grp_fu_181_ce;
reg   [80:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
reg    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 81'd1;
#0 grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg = 1'b0;
#0 i_fu_106 = 17'd0;
end

fully_connected_fprop_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2 grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start),
    .ap_done(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_done),
    .ap_idle(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_idle),
    .ap_ready(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ready),
    .ap_ce(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ce),
    .c5_conv_layer1_map_count_load(c5_conv_layer1_map_count_read_reg_309),
    .c5_conv_layer2_data_address0(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_c5_conv_layer2_data_address0),
    .c5_conv_layer2_data_ce0(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_c5_conv_layer2_data_ce0),
    .c5_conv_layer2_data_q0(c5_conv_layer2_data_q0),
    .empty_8(trunc_ln259_reg_314),
    .empty(trunc_ln259_1_reg_327),
    .output_layer2_W_address0(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_output_layer2_W_address0),
    .output_layer2_W_ce0(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_output_layer2_W_ce0),
    .output_layer2_W_q0(output_layer2_W_q0),
    .sum_out(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_sum_out),
    .sum_out_ap_vld(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_sum_out_ap_vld),
    .grp_fu_164_p_din0(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_din0),
    .grp_fu_164_p_din1(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_din1),
    .grp_fu_164_p_opcode(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_opcode),
    .grp_fu_164_p_dout0(grp_fu_164_p2),
    .grp_fu_164_p_ce(grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_ce)
);

fully_connected_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_8_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_164_p0),
    .din1(grp_fu_164_p1),
    .opcode(grp_fu_164_opcode),
    .ce(grp_fu_164_ce),
    .dout(grp_fu_164_p2)
);

fully_connected_fprop_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ep_reg_355),
    .din1(em_reg_361),
    .ce(grp_fu_168_ce),
    .dout(grp_fu_168_p2)
);

fully_connected_fprop_ddiv_64ns_64ns_64_31_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_31_no_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_186),
    .din1(add_i_reg_367),
    .ce(grp_fu_172_ce),
    .dout(grp_fu_172_p2)
);

fully_connected_fprop_dexp_64ns_64ns_64_30_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dexp_64ns_64ns_64_30_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(reg_186),
    .ce(grp_fu_176_ce),
    .dout(grp_fu_176_p2)
);

fully_connected_fprop_dexp_64ns_64ns_64_30_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dexp_64ns_64ns_64_30_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd0),
    .din1(grp_fu_181_p1),
    .ce(grp_fu_181_ce),
    .dout(grp_fu_181_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        if ((1'b1 == ap_ce)) begin
            ap_CS_fsm <= ap_NS_fsm;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln259_fu_208_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_ce))) begin
            grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ready == 1'b1)) begin
            grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            i_fu_106 <= 17'd0;
        end else if (((icmp_ln259_fu_208_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            i_fu_106 <= add_ln259_fu_213_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        add_i_reg_367 <= grp_fu_168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        c5_conv_layer1_map_count_read_reg_309 <= c5_conv_layer1_map_count;
        output_layer1_map_count_read_reg_304 <= output_layer1_map_count;
        trunc_ln259_reg_314 <= trunc_ln259_fu_192_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        div_i_reg_372 <= grp_fu_172_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        em_reg_361 <= grp_fu_181_p2;
        ep_reg_355 <= grp_fu_176_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_319 <= i_fu_106;
        trunc_ln259_1_reg_327 <= trunc_ln259_1_fu_224_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        output_layer2_b_load_reg_337 <= output_layer2_b_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_186 <= grp_fu_164_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_done == 1'b0) | (1'b0 == ap_ce))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state60_blk = 1'b1;
    end else begin
        ap_ST_fsm_state60_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln259_fu_208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_ce))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln259_fu_208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_ce))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_164_ce = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_ce;
    end else if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state11)))) begin
        grp_fu_164_ce = 1'b1;
    end else begin
        grp_fu_164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_164_opcode = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_164_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_164_opcode = 2'd0;
    end else begin
        grp_fu_164_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_164_p0 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_164_p0 = ep_reg_355;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_164_p0 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_sum_out;
    end else begin
        grp_fu_164_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        grp_fu_164_p1 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_grp_fu_164_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_164_p1 = em_reg_361;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_164_p1 = bitcast_ln267_fu_238_p1;
    end else begin
        grp_fu_164_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state49)))) begin
        grp_fu_168_ce = 1'b1;
    end else begin
        grp_fu_168_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state80)))) begin
        grp_fu_172_ce = 1'b1;
    end else begin
        grp_fu_172_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state12)))) begin
        grp_fu_176_ce = 1'b1;
    end else begin
        grp_fu_176_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state12)))) begin
        grp_fu_181_ce = 1'b1;
    end else begin
        grp_fu_181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ce = 1'b1;
    end else begin
        grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_ce))) begin
        output_layer2_b_ce0_local = 1'b1;
    end else begin
        output_layer2_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'b1 == ap_ce))) begin
        output_layer2_data_ce0_local = 1'b1;
    end else begin
        output_layer2_data_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'b1 == ap_ce))) begin
        output_layer2_data_we0_local = 1'b1;
    end else begin
        output_layer2_data_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln259_fu_208_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3) & (1'b1 == ap_ce))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln259_fu_213_p2 = (i_fu_106 + 17'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bit_sel_fu_246_p3 = bitcast_ln11_fu_242_p1[64'd63];

assign bitcast_ln11_fu_242_p1 = reg_186;

assign bitcast_ln267_fu_238_p1 = output_layer2_b_load_reg_337;

assign bitcast_ln268_fu_287_p1 = div_i_reg_372;

assign c5_conv_layer2_W_address0 = 16'd0;

assign c5_conv_layer2_W_address1 = 16'd0;

assign c5_conv_layer2_W_ce0 = 1'b0;

assign c5_conv_layer2_W_ce1 = 1'b0;

assign c5_conv_layer2_W_d0 = 64'd0;

assign c5_conv_layer2_W_d1 = 64'd0;

assign c5_conv_layer2_W_we0 = 1'b0;

assign c5_conv_layer2_W_we1 = 1'b0;

assign c5_conv_layer2_b_address0 = 7'd0;

assign c5_conv_layer2_b_address1 = 7'd0;

assign c5_conv_layer2_b_ce0 = 1'b0;

assign c5_conv_layer2_b_ce1 = 1'b0;

assign c5_conv_layer2_b_d0 = 64'd0;

assign c5_conv_layer2_b_d1 = 64'd0;

assign c5_conv_layer2_b_we0 = 1'b0;

assign c5_conv_layer2_b_we1 = 1'b0;

assign c5_conv_layer2_dW_address0 = 16'd0;

assign c5_conv_layer2_dW_address1 = 16'd0;

assign c5_conv_layer2_dW_ce0 = 1'b0;

assign c5_conv_layer2_dW_ce1 = 1'b0;

assign c5_conv_layer2_dW_d0 = 64'd0;

assign c5_conv_layer2_dW_d1 = 64'd0;

assign c5_conv_layer2_dW_we0 = 1'b0;

assign c5_conv_layer2_dW_we1 = 1'b0;

assign c5_conv_layer2_data_address0 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_c5_conv_layer2_data_address0;

assign c5_conv_layer2_data_ce0 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_c5_conv_layer2_data_ce0;

assign c5_conv_layer2_db_address0 = 7'd0;

assign c5_conv_layer2_db_address1 = 7'd0;

assign c5_conv_layer2_db_ce0 = 1'b0;

assign c5_conv_layer2_db_ce1 = 1'b0;

assign c5_conv_layer2_db_d0 = 64'd0;

assign c5_conv_layer2_db_d1 = 64'd0;

assign c5_conv_layer2_db_we0 = 1'b0;

assign c5_conv_layer2_db_we1 = 1'b0;

assign c5_conv_layer2_error_address0 = 17'd0;

assign c5_conv_layer2_error_address1 = 17'd0;

assign c5_conv_layer2_error_ce0 = 1'b0;

assign c5_conv_layer2_error_ce1 = 1'b0;

assign c5_conv_layer2_error_d0 = 64'd0;

assign c5_conv_layer2_error_d1 = 64'd0;

assign c5_conv_layer2_error_we0 = 1'b0;

assign c5_conv_layer2_error_we1 = 1'b0;

assign c5_conv_layer2_map_common_address0 = 10'd0;

assign c5_conv_layer2_map_common_address1 = 10'd0;

assign c5_conv_layer2_map_common_ce0 = 1'b0;

assign c5_conv_layer2_map_common_ce1 = 1'b0;

assign c5_conv_layer2_map_common_d0 = 64'd0;

assign c5_conv_layer2_map_common_d1 = 64'd0;

assign c5_conv_layer2_map_common_we0 = 1'b0;

assign c5_conv_layer2_map_common_we1 = 1'b0;

assign grp_fu_181_p1 = xor_ln_fu_264_p3;

assign grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_ap_start_reg;

assign icmp_ln259_fu_208_p2 = (($signed(zext_ln259_1_fu_204_p1) < $signed(output_layer1_map_count_read_reg_304)) ? 1'b1 : 1'b0);

assign output_layer2_W_address0 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_output_layer2_W_address0;

assign output_layer2_W_ce0 = grp_fully_connected_fprop_Pipeline_VITIS_LOOP_262_2_fu_152_output_layer2_W_ce0;

assign output_layer2_b_address0 = zext_ln259_fu_219_p1;

assign output_layer2_b_ce0 = output_layer2_b_ce0_local;

assign output_layer2_dW_address0 = 16'd0;

assign output_layer2_dW_address1 = 16'd0;

assign output_layer2_dW_ce0 = 1'b0;

assign output_layer2_dW_ce1 = 1'b0;

assign output_layer2_dW_d0 = 64'd0;

assign output_layer2_dW_d1 = 64'd0;

assign output_layer2_dW_we0 = 1'b0;

assign output_layer2_dW_we1 = 1'b0;

assign output_layer2_data_address0 = zext_ln268_fu_282_p1;

assign output_layer2_data_ce0 = output_layer2_data_ce0_local;

assign output_layer2_data_d0 = bitcast_ln268_fu_287_p1;

assign output_layer2_data_we0 = output_layer2_data_we0_local;

assign output_layer2_db_address0 = 7'd0;

assign output_layer2_db_address1 = 7'd0;

assign output_layer2_db_ce0 = 1'b0;

assign output_layer2_db_ce1 = 1'b0;

assign output_layer2_db_d0 = 64'd0;

assign output_layer2_db_d1 = 64'd0;

assign output_layer2_db_we0 = 1'b0;

assign output_layer2_db_we1 = 1'b0;

assign output_layer2_error_address0 = 17'd0;

assign output_layer2_error_address1 = 17'd0;

assign output_layer2_error_ce0 = 1'b0;

assign output_layer2_error_ce1 = 1'b0;

assign output_layer2_error_d0 = 64'd0;

assign output_layer2_error_d1 = 64'd0;

assign output_layer2_error_we0 = 1'b0;

assign output_layer2_error_we1 = 1'b0;

assign output_layer2_map_common_address0 = 10'd0;

assign output_layer2_map_common_address1 = 10'd0;

assign output_layer2_map_common_ce0 = 1'b0;

assign output_layer2_map_common_ce1 = 1'b0;

assign output_layer2_map_common_d0 = 64'd0;

assign output_layer2_map_common_d1 = 64'd0;

assign output_layer2_map_common_we0 = 1'b0;

assign output_layer2_map_common_we1 = 1'b0;

assign shl_ln268_fu_277_p2 = i_1_reg_319 << 17'd10;

assign trunc_ln11_fu_260_p1 = bitcast_ln11_fu_242_p1[62:0];

assign trunc_ln259_1_fu_224_p1 = i_fu_106[10:0];

assign trunc_ln259_fu_192_p1 = output_layer1_map_count[10:0];

assign xor_ln11_fu_254_p2 = (bit_sel_fu_246_p3 ^ 1'd1);

assign xor_ln_fu_264_p3 = {{xor_ln11_fu_254_p2}, {trunc_ln11_fu_260_p1}};

assign zext_ln259_1_fu_204_p1 = i_fu_106;

assign zext_ln259_fu_219_p1 = i_fu_106;

assign zext_ln268_fu_282_p1 = shl_ln268_fu_277_p2;

endmodule //fully_connected_fprop
