// Seed: 974490445
module module_0 (
    input logic id_0,
    input logic id_1,
    input reg id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input id_8
);
  assign id_3 = id_2;
  reg id_9;
  type_15(
      1, id_1,, (id_7[1 : 1])
  );
  always @(1'd0 & (1) or posedge id_0)
    if (id_5) begin
      id_3 = 1'h0;
      id_9 <= #1 1;
    end else id_3 <= id_5;
  assign id_9 = 1;
endmodule
