Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0x44114fb8

Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'TXD' to bel 'X0/Y27/io0'
Info: constrained 'RXD' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'PINOUT[0]' (on line 13)
Warning: unmatched constraint 'PINOUT[1]' (on line 14)
Warning: unmatched constraint 'PINOUT[2]' (on line 15)
Warning: unmatched constraint 'PINOUT[3]' (on line 16)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Info: constrained 'SCK' to bel 'X31/Y0/io0'
Info: constrained 'MOSI' to bel 'X30/Y0/io0'
Info: constrained 'MISO' to bel 'X30/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2050 LCs used as LUT4 only
Info:      159 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      678 LCs used as DFF only
Info: Packing carries..
Info:       22 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting clk (fanout 869)
Info: promoting reset [reset] (fanout 65)
Info: promoting sys1.cpu.q0_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 34)
Info: promoting sys1.cpu.regs[8]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[6]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[4]_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting sys1.cpu.regs[10]_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       10 LCs used to legalise carry chains.
Info: Checksum: 0xe515ecc8

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xf204ea0c

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2922/ 7680    38%
Info: 	        ICESTORM_RAM:    16/   32    50%
Info: 	               SB_IO:     7/  256     2%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 9 cells based on constraints.
Info: Creating initial analytic placement for 2733 cells, random placement wirelen = 85180.
Info:     at initial placer iter 0, wirelen = 687
Info:     at initial placer iter 1, wirelen = 651
Info:     at initial placer iter 2, wirelen = 668
Info:     at initial placer iter 3, wirelen = 663
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 651, spread = 21198, legal = 24498; time = 0.22s
Info:     at iteration #2, type ALL: wirelen solved = 1196, spread = 14788, legal = 16964; time = 0.19s
Info:     at iteration #3, type ALL: wirelen solved = 1938, spread = 13912, legal = 15844; time = 0.18s
Info:     at iteration #4, type ALL: wirelen solved = 2919, spread = 13297, legal = 15738; time = 0.17s
Info:     at iteration #5, type ALL: wirelen solved = 4096, spread = 13577, legal = 15865; time = 0.17s
Info:     at iteration #6, type ALL: wirelen solved = 4984, spread = 13573, legal = 15747; time = 0.17s
Info:     at iteration #7, type ALL: wirelen solved = 5984, spread = 12656, legal = 14410; time = 0.16s
Info:     at iteration #8, type ALL: wirelen solved = 6281, spread = 12056, legal = 14321; time = 0.14s
Info:     at iteration #9, type ALL: wirelen solved = 6710, spread = 12145, legal = 14062; time = 0.15s
Info:     at iteration #10, type ALL: wirelen solved = 7164, spread = 12145, legal = 14417; time = 0.17s
Info:     at iteration #11, type ALL: wirelen solved = 7480, spread = 12103, legal = 14105; time = 0.15s
Info:     at iteration #12, type ALL: wirelen solved = 7793, spread = 12070, legal = 14270; time = 0.15s
Info:     at iteration #13, type ALL: wirelen solved = 7986, spread = 12122, legal = 14084; time = 0.14s
Info:     at iteration #14, type ALL: wirelen solved = 8167, spread = 12142, legal = 13915; time = 0.14s
Info:     at iteration #15, type ALL: wirelen solved = 8315, spread = 11935, legal = 13956; time = 0.15s
Info:     at iteration #16, type ALL: wirelen solved = 8352, spread = 11854, legal = 13724; time = 0.14s
Info:     at iteration #17, type ALL: wirelen solved = 8422, spread = 11923, legal = 13625; time = 0.14s
Info:     at iteration #18, type ALL: wirelen solved = 8527, spread = 11842, legal = 13939; time = 0.17s
Info:     at iteration #19, type ALL: wirelen solved = 8644, spread = 11651, legal = 13629; time = 0.15s
Info:     at iteration #20, type ALL: wirelen solved = 8534, spread = 11564, legal = 13605; time = 0.13s
Info:     at iteration #21, type ALL: wirelen solved = 8652, spread = 11583, legal = 13365; time = 0.14s
Info:     at iteration #22, type ALL: wirelen solved = 8651, spread = 11460, legal = 13418; time = 0.13s
Info:     at iteration #23, type ALL: wirelen solved = 8749, spread = 11531, legal = 13541; time = 0.15s
Info:     at iteration #24, type ALL: wirelen solved = 8758, spread = 11478, legal = 13344; time = 0.14s
Info:     at iteration #25, type ALL: wirelen solved = 8799, spread = 11425, legal = 13430; time = 0.14s
Info:     at iteration #26, type ALL: wirelen solved = 8920, spread = 11496, legal = 13598; time = 0.14s
Info:     at iteration #27, type ALL: wirelen solved = 8904, spread = 11564, legal = 13478; time = 0.13s
Info:     at iteration #28, type ALL: wirelen solved = 8900, spread = 11569, legal = 13296; time = 0.10s
Info:     at iteration #29, type ALL: wirelen solved = 8969, spread = 11527, legal = 13463; time = 0.06s
Info:     at iteration #30, type ALL: wirelen solved = 9073, spread = 11466, legal = 13383; time = 0.07s
Info:     at iteration #31, type ALL: wirelen solved = 9182, spread = 11559, legal = 13417; time = 0.07s
Info:     at iteration #32, type ALL: wirelen solved = 9058, spread = 11538, legal = 13361; time = 0.06s
Info:     at iteration #33, type ALL: wirelen solved = 9117, spread = 11558, legal = 13358; time = 0.06s
Info: HeAP Placer Time: 5.67s
Info:   of which solving equations: 3.11s
Info:   of which spreading cells: 0.57s
Info:   of which strict legalisation: 1.06s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1012, wirelen = 13296
Info:   at iteration #5: temp = 0.000000, timing cost = 1172, wirelen = 11925
Info:   at iteration #10: temp = 0.000000, timing cost = 1095, wirelen = 11456
Info:   at iteration #15: temp = 0.000000, timing cost = 1051, wirelen = 11012
Info:   at iteration #20: temp = 0.000000, timing cost = 1012, wirelen = 10845
Info:   at iteration #23: temp = 0.000000, timing cost = 1017, wirelen = 10798 
Info: SA placement time 2.19s

Info: Max frequency for clock 'clk_$glb_clk': 21.04 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 1.68 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 2.72 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 17901,  21100) |*+
Info: [ 21100,  24299) |***+
Info: [ 24299,  27498) |************************************************************ 
Info: [ 27498,  30697) |***************************+
Info: [ 30697,  33896) |+
Info: [ 33896,  37095) |***+
Info: [ 37095,  40294) | 
Info: [ 40294,  43493) | 
Info: [ 43493,  46692) |*+
Info: [ 46692,  49891) |***+
Info: [ 49891,  53090) |****************************+
Info: [ 53090,  56289) |**********************+
Info: [ 56289,  59488) |*************+
Info: [ 59488,  62687) |*********+
Info: [ 62687,  65886) |******************+
Info: [ 65886,  69085) |*****************+
Info: [ 69085,  72284) |******************************+
Info: [ 72284,  75483) |******************+
Info: [ 75483,  78682) |*************+
Info: [ 78682,  81881) |***************************+
Info: Checksum: 0xe826e46f

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9682 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        1        998 |    1   998 |      8684
Info:       2000 |       31       1968 |   30   970 |      7724
Info:       3000 |       78       2921 |   47   953 |      6781
Info:       4000 |      166       3833 |   88   912 |      5921
Info:       5000 |      282       4717 |  116   884 |      5074
Info:       6000 |      439       5560 |  157   843 |      4369
Info:       7000 |      652       6347 |  213   787 |      3712
Info:       8000 |      869       7130 |  217   783 |      3177
Info:       9000 |     1123       7876 |  254   746 |      2733
Info:      10000 |     1409       8590 |  286   714 |      2277
Info:      11000 |     1721       9278 |  312   688 |      1953
Info:      12000 |     2107       9892 |  386   614 |      1730
Info:      13000 |     2523      10476 |  416   584 |      1447
Info:      14000 |     2914      11085 |  391   609 |      1115
Info:      15000 |     3381      11618 |  467   533 |      1040
Info:      16000 |     3699      12300 |  318   682 |       636
Info:      16972 |     3869      13103 |  170   803 |         0
Info: Routing complete.
Info: Route time 10.51s
Info: Checksum: 0xfcd22d50

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.opvalid_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.6  2.1    Net sys1.cpu.opvalid budget 2.621000 ns (11,9) -> (16,13)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_3_LC.I2
Info:  0.4  2.5  Source sys1.cpu.rs1_SB_LUT4_O_3_LC.O
Info:  0.6  3.1    Net sys1.cpu.rs1[0] budget 2.079000 ns (16,13) -> (16,13)
Info:                Sink $nextpnr_ICESTORM_LC_4.I1
Info:  0.3  3.4  Source $nextpnr_ICESTORM_LC_4.COUT
Info:  0.0  3.4    Net $nextpnr_ICESTORM_LC_4$O budget 0.000000 ns (16,13) -> (16,13)
Info:                Sink sys1.cpu.rs1_SB_CARRY_CI$CARRY.CIN
Info:  0.1  3.5  Source sys1.cpu.rs1_SB_CARRY_CI$CARRY.COUT
Info:  0.3  3.7    Net sys1.cpu.rs1_SB_CARRY_CI_CO[2] budget 0.260000 ns (16,13) -> (16,13)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I3
Info:  0.3  4.1  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  2.3  6.3    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.733000 ns (16,13) -> (6,20)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  0.4  6.7  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  7.3    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.550000 ns (6,20) -> (6,19)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  0.4  7.7  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  8.3    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2 budget 1.424000 ns (6,19) -> (7,18)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I2
Info:  0.4  8.7  Source sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.6  9.2    Net sys1.cpu.regsQ1_SB_LUT4_O_1_I1 budget 1.565000 ns (7,18) -> (7,17)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_LC.I1
Info:  0.4  9.6  Source sys1.cpu.regsQ1_SB_LUT4_O_1_LC.O
Info:  1.6 11.2    Net sys1.cpu.regsQ1[0] budget 1.671000 ns (7,17) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27$CARRY.I1
Info:  0.3 11.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 11.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[1] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16$CARRY.CIN
Info:  0.1 11.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 11.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[2] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.CIN
Info:  0.1 11.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 11.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 11.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 11.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 12.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 12.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 12.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 12.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 12.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 12.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 12.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (9,13) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 13.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 13.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 13.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 13.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1 13.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 13.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 13.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (9,14) -> (9,14)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 13.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (9,14) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 14.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 14.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 14.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 14.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 14.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (9,15) -> (9,15)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 14.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (9,15) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 15.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 15.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 15.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 15.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.0 15.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.000000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.COUT
Info:  0.3 16.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31] budget 0.260000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.I3
Info:  0.3 16.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_7_LC.O
Info:  1.3 17.7    Net sys1.cpu.ldstaddr[31] budget 2.223000 ns (9,16) -> (7,13)
Info:                Sink sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3 18.0  Source sys1.iramcs_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 18.6    Net sys1.iramcs_SB_LUT4_O_I1 budget 1.569000 ns (7,13) -> (7,13)
Info:                Sink sys1.iramcs_SB_LUT4_O_LC.I1
Info:  0.4 19.0  Source sys1.iramcs_SB_LUT4_O_LC.O
Info:  1.1 20.1    Net sys1.iramcs budget 1.423000 ns (7,13) -> (7,7)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:  0.3 20.5  Source sys1.ram0.wrlanes_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6 21.0    Net sys1.ram0.wrlanes_SB_LUT4_O_I0 budget 1.580000 ns (7,7) -> (7,8)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_LC.I0
Info:  0.4 21.5  Source sys1.ram0.wrlanes_SB_LUT4_O_LC.O
Info:  3.2 24.7    Net sys1.ram0.wrlanes[3] budget 1.979000 ns (7,8) -> (25,11)
Info:                Sink sys1.ram0.ram_array.14.0.0_RAM.WCLKE
Info:  0.1 24.8  Setup sys1.ram0.ram_array.14.0.0_RAM.WCLKE
Info: 9.1 ns logic, 15.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RXD$sb_io.D_IN_0
Info:  1.3  1.3    Net RXD$SB_IO_IN budget 82.864998 ns (0,25) -> (1,23)
Info:                Sink sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info:  0.5  1.7  Setup sys1.uart0.rrxd_SB_DFF_Q_1_DFFLC.I0
Info: 0.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source TXD_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.1  1.7    Net TXD_SB_LUT4_O_I3 budget 40.792000 ns (1,23) -> (1,27)
Info:                Sink TXD_SB_LUT4_O_LC.I3
Info:  0.3  2.0  Source TXD_SB_LUT4_O_LC.O
Info:  0.6  2.6    Net TXD$SB_IO_OUT budget 40.893002 ns (1,27) -> (0,27)
Info:                Sink TXD$sb_io.D_OUT_0
Info: 0.9 ns logic, 1.7 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 20.17 MHz (PASS at 12.00 MHz)

Info: Max delay <async>              -> posedge clk_$glb_clk: 1.75 ns
Info: Max delay posedge clk_$glb_clk -> <async>             : 2.57 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 16881,  20131) |**+
Info: [ 20131,  23381) |***+
Info: [ 23381,  26631) |*******************************************+
Info: [ 26631,  29881) |************************************************************ 
Info: [ 29881,  33131) |+
Info: [ 33131,  36381) |**+
Info: [ 36381,  39631) |*+
Info: [ 39631,  42881) | 
Info: [ 42881,  46131) |+
Info: [ 46131,  49381) |****+
Info: [ 49381,  52631) |**************************+
Info: [ 52631,  55881) |***********************************+
Info: [ 55881,  59131) |**************+
Info: [ 59131,  62381) |**********+
Info: [ 62381,  65631) |************ 
Info: [ 65631,  68881) |****************************+
Info: [ 68881,  72131) |***************************************+
Info: [ 72131,  75381) |*************+
Info: [ 75381,  78631) |***********************+
Info: [ 78631,  81881) |********************************+
4 warnings, 0 errors
