Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_0/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_0.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_0
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4444
Number of terminals:      128
Number of snets:          2
Number of nets:           1158

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 338.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 58267.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 13510.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 697.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 665.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1302 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0084]   Complete 1177 groups.
#scanned instances     = 4444
#unique  instances     = 338
#stdCellGenAp          = 10236
#stdCellValidPlanarAp  = 296
#stdCellValidViaAp     = 7701
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:04, memory = 133.70 (MB), peak = 133.70 (MB)

Number of guides:     15711

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4842.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4394.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2553.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 313.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 83.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7478 vertical wires in 1 frboxes and 4707 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 675 vertical wires in 1 frboxes and 1730 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.56 (MB), peak = 159.38 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 148.70 (MB), peak = 159.38 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 184.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 221.97 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 262.11 (MB).
    Completing 40% with 266 violations.
    elapsed time = 00:00:01, memory = 283.02 (MB).
    Completing 50% with 266 violations.
    elapsed time = 00:00:01, memory = 308.30 (MB).
    Completing 60% with 515 violations.
    elapsed time = 00:00:02, memory = 317.75 (MB).
    Completing 70% with 515 violations.
    elapsed time = 00:00:03, memory = 332.86 (MB).
    Completing 80% with 515 violations.
    elapsed time = 00:00:05, memory = 339.80 (MB).
    Completing 90% with 847 violations.
    elapsed time = 00:00:05, memory = 365.88 (MB).
    Completing 100% with 1131 violations.
    elapsed time = 00:00:06, memory = 364.56 (MB).
[INFO DRT-0199]   Number of violations = 1674.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        4    161     37      9      0
Min Hole             0      2      0      0      0
Recheck              2    350    170     19      2
Short                0    789    129      0      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:06, memory = 385.86 (MB), peak = 620.47 (MB)
Total wire length = 99321 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43708 um.
Total wire length on LAYER met2 = 43286 um.
Total wire length on LAYER met3 = 8526 um.
Total wire length on LAYER met4 = 3799 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14584.
Up-via summary (total 14584):.

------------------------
 FR_MASTERSLICE        0
            li1     6138
           met1     7743
           met2      554
           met3      149
           met4        0
------------------------
                   14584


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1674 violations.
    elapsed time = 00:00:00, memory = 398.14 (MB).
    Completing 20% with 1674 violations.
    elapsed time = 00:00:00, memory = 412.66 (MB).
    Completing 30% with 1674 violations.
    elapsed time = 00:00:01, memory = 418.81 (MB).
    Completing 40% with 1323 violations.
    elapsed time = 00:00:01, memory = 416.75 (MB).
    Completing 50% with 1323 violations.
    elapsed time = 00:00:02, memory = 420.91 (MB).
    Completing 60% with 983 violations.
    elapsed time = 00:00:03, memory = 421.31 (MB).
    Completing 70% with 983 violations.
    elapsed time = 00:00:03, memory = 421.73 (MB).
    Completing 80% with 983 violations.
    elapsed time = 00:00:04, memory = 423.78 (MB).
    Completing 90% with 795 violations.
    elapsed time = 00:00:05, memory = 424.41 (MB).
    Completing 100% with 596 violations.
    elapsed time = 00:00:05, memory = 424.45 (MB).
[INFO DRT-0199]   Number of violations = 616.
Viol/Layer        met1   met2   met3
Metal Spacing       87     31      0
Min Hole             1      0      0
Recheck             11      8      1
Short              446     31      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:06, memory = 432.05 (MB), peak = 662.52 (MB)
Total wire length = 98629 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43364 um.
Total wire length on LAYER met2 = 42821 um.
Total wire length on LAYER met3 = 8638 um.
Total wire length on LAYER met4 = 3805 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14603.
Up-via summary (total 14603):.

------------------------
 FR_MASTERSLICE        0
            li1     6136
           met1     7739
           met2      582
           met3      146
           met4        0
------------------------
                   14603


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 616 violations.
    elapsed time = 00:00:00, memory = 432.05 (MB).
    Completing 20% with 616 violations.
    elapsed time = 00:00:00, memory = 432.05 (MB).
    Completing 30% with 616 violations.
    elapsed time = 00:00:01, memory = 436.17 (MB).
    Completing 40% with 638 violations.
    elapsed time = 00:00:01, memory = 436.27 (MB).
    Completing 50% with 638 violations.
    elapsed time = 00:00:02, memory = 436.59 (MB).
    Completing 60% with 627 violations.
    elapsed time = 00:00:03, memory = 436.59 (MB).
    Completing 70% with 627 violations.
    elapsed time = 00:00:03, memory = 436.59 (MB).
    Completing 80% with 627 violations.
    elapsed time = 00:00:04, memory = 437.28 (MB).
    Completing 90% with 573 violations.
    elapsed time = 00:00:05, memory = 452.23 (MB).
    Completing 100% with 571 violations.
    elapsed time = 00:00:05, memory = 452.41 (MB).
[INFO DRT-0199]   Number of violations = 577.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     76     25      2
Min Hole             0      1      0      0
Recheck              0      6      0      0
Short                0    437     29      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:06, memory = 452.97 (MB), peak = 683.97 (MB)
Total wire length = 98328 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 43366 um.
Total wire length on LAYER met2 = 42670 um.
Total wire length on LAYER met3 = 8488 um.
Total wire length on LAYER met4 = 3803 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14425.
Up-via summary (total 14425):.

------------------------
 FR_MASTERSLICE        0
            li1     6136
           met1     7572
           met2      574
           met3      143
           met4        0
------------------------
                   14425


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 577 violations.
    elapsed time = 00:00:00, memory = 452.97 (MB).
    Completing 20% with 577 violations.
    elapsed time = 00:00:00, memory = 452.97 (MB).
    Completing 30% with 577 violations.
    elapsed time = 00:00:00, memory = 453.14 (MB).
    Completing 40% with 470 violations.
    elapsed time = 00:00:01, memory = 453.14 (MB).
    Completing 50% with 470 violations.
    elapsed time = 00:00:01, memory = 453.14 (MB).
    Completing 60% with 338 violations.
    elapsed time = 00:00:02, memory = 456.72 (MB).
    Completing 70% with 338 violations.
    elapsed time = 00:00:03, memory = 457.28 (MB).
    Completing 80% with 338 violations.
    elapsed time = 00:00:03, memory = 457.47 (MB).
    Completing 90% with 130 violations.
    elapsed time = 00:00:04, memory = 457.64 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:04, memory = 457.64 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        met1   met2   met3
Metal Spacing       14      0      0
Recheck              1      3      1
Short               22      0      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 458.03 (MB), peak = 688.36 (MB)
Total wire length = 98183 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41331 um.
Total wire length on LAYER met2 = 42607 um.
Total wire length on LAYER met3 = 10306 um.
Total wire length on LAYER met4 = 3937 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14821.
Up-via summary (total 14821):.

------------------------
 FR_MASTERSLICE        0
            li1     6136
           met1     7661
           met2      872
           met3      152
           met4        0
------------------------
                   14821


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 458.03 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 458.03 (MB), peak = 689.62 (MB)
Total wire length = 98184 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41229 um.
Total wire length on LAYER met2 = 42625 um.
Total wire length on LAYER met3 = 10392 um.
Total wire length on LAYER met4 = 3937 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14839.
Up-via summary (total 14839):.

------------------------
 FR_MASTERSLICE        0
            li1     6136
           met1     7668
           met2      883
           met3      152
           met4        0
------------------------
                   14839


[INFO DRT-0198] Complete detail routing.
Total wire length = 98184 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41229 um.
Total wire length on LAYER met2 = 42625 um.
Total wire length on LAYER met3 = 10392 um.
Total wire length on LAYER met4 = 3937 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14839.
Up-via summary (total 14839):.

------------------------
 FR_MASTERSLICE        0
            li1     6136
           met1     7668
           met2      883
           met3      152
           met4        0
------------------------
                   14839


[INFO DRT-0267] cpu time = 00:01:13, elapsed time = 00:00:25, memory = 458.03 (MB), peak = 689.62 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_0/runs/physical_design/36-openroad-detailedrouting/netlist_0.sdc'…
