// Code your testbench here
// or browse Examples

`include "uvm_macros.svh"
import uvm_pkg::*;
class first extends uvm_object;
  rand bit[3:0]data;
  function new(string path="first");
    super.new(path);
  endfunction
  `uvm_object_utils_begin(first)
  `uvm_field_int(data,UVM_DEFAULT); //since data is an int we use field_int
  `uvm_object_utils_end
endclass

module tb;
  first f1,f2;
  bit status;
  initial begin
    f1=new("f1");
    f2=new("f2");
    f1.randomize();
    f2.randomize();
    //f2.copy(f1); // to make status as 1 without removing randomisation
    status=f2.compare(f1);
    $display("status=%0d",status);
  end
endmodule
//output:
# KERNEL: status=1
