begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2012 Oleksandr Tymoshenko<gonzo@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmc.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmckern.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/pmc_mdep.h>
end_include

begin_include
include|#
directive|include
file|<contrib/octeon-sdk/cvmx.h>
end_include

begin_include
include|#
directive|include
file|<contrib/octeon-sdk/cvmx-core.h>
end_include

begin_define
define|#
directive|define
name|OCTEON_PMC_CAPS
value|(PMC_CAP_INTERRUPT | PMC_CAP_USER |     \ 				 PMC_CAP_SYSTEM | PMC_CAP_EDGE |	\ 				 PMC_CAP_THRESHOLD | PMC_CAP_READ |	\ 				 PMC_CAP_WRITE | PMC_CAP_INVERT |	\ 				 PMC_CAP_QUALIFIER)
end_define

begin_decl_stmt
specifier|const
name|struct
name|mips_event_code_map
name|mips_event_codes
index|[]
init|=
block|{
block|{
name|PMC_EV_OCTEON_CLK
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_CLK
block|}
block|,
block|{
name|PMC_EV_OCTEON_ISSUE
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_ISSUE
block|}
block|,
block|{
name|PMC_EV_OCTEON_RET
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_RET
block|}
block|,
block|{
name|PMC_EV_OCTEON_NISSUE
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_NISSUE
block|}
block|,
block|{
name|PMC_EV_OCTEON_SISSUE
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_SISSUE
block|}
block|,
block|{
name|PMC_EV_OCTEON_DISSUE
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_DISSUE
block|}
block|,
block|{
name|PMC_EV_OCTEON_IFI
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IFI
block|}
block|,
block|{
name|PMC_EV_OCTEON_BR
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_BR
block|}
block|,
block|{
name|PMC_EV_OCTEON_BRMIS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_BRMIS
block|}
block|,
block|{
name|PMC_EV_OCTEON_J
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_J
block|}
block|,
block|{
name|PMC_EV_OCTEON_JMIS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_JMIS
block|}
block|,
block|{
name|PMC_EV_OCTEON_REPLAY
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_REPLAY
block|}
block|,
block|{
name|PMC_EV_OCTEON_IUNA
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IUNA
block|}
block|,
block|{
name|PMC_EV_OCTEON_TRAP
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_TRAP
block|}
block|,
block|{
name|PMC_EV_OCTEON_UULOAD
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_UULOAD
block|}
block|,
block|{
name|PMC_EV_OCTEON_UUSTORE
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_UUSTORE
block|}
block|,
block|{
name|PMC_EV_OCTEON_ULOAD
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_ULOAD
block|}
block|,
block|{
name|PMC_EV_OCTEON_USTORE
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_USTORE
block|}
block|,
block|{
name|PMC_EV_OCTEON_EC
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_EC
block|}
block|,
block|{
name|PMC_EV_OCTEON_MC
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_MC
block|}
block|,
block|{
name|PMC_EV_OCTEON_CC
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_CC
block|}
block|,
block|{
name|PMC_EV_OCTEON_CSRC
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_CSRC
block|}
block|,
block|{
name|PMC_EV_OCTEON_CFETCH
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_CFETCH
block|}
block|,
block|{
name|PMC_EV_OCTEON_CPREF
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_CPREF
block|}
block|,
block|{
name|PMC_EV_OCTEON_ICA
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_ICA
block|}
block|,
block|{
name|PMC_EV_OCTEON_II
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_II
block|}
block|,
block|{
name|PMC_EV_OCTEON_IP
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IP
block|}
block|,
block|{
name|PMC_EV_OCTEON_CIMISS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_CIMISS
block|}
block|,
block|{
name|PMC_EV_OCTEON_WBUF
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_WBUF
block|}
block|,
block|{
name|PMC_EV_OCTEON_WDAT
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_WDAT
block|}
block|,
block|{
name|PMC_EV_OCTEON_WBUFLD
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_WBUFLD
block|}
block|,
block|{
name|PMC_EV_OCTEON_WBUFFL
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_WBUFFL
block|}
block|,
block|{
name|PMC_EV_OCTEON_WBUFTR
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_WBUFTR
block|}
block|,
block|{
name|PMC_EV_OCTEON_BADD
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_BADD
block|}
block|,
block|{
name|PMC_EV_OCTEON_BADDL2
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_BADDL2
block|}
block|,
block|{
name|PMC_EV_OCTEON_BFILL
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_BFILL
block|}
block|,
block|{
name|PMC_EV_OCTEON_DDIDS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_DDIDS
block|}
block|,
block|{
name|PMC_EV_OCTEON_IDIDS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IDIDS
block|}
block|,
block|{
name|PMC_EV_OCTEON_DIDNA
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_DIDNA
block|}
block|,
block|{
name|PMC_EV_OCTEON_LDS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_LDS
block|}
block|,
block|{
name|PMC_EV_OCTEON_LMLDS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_LMLDS
block|}
block|,
block|{
name|PMC_EV_OCTEON_IOLDS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IOLDS
block|}
block|,
block|{
name|PMC_EV_OCTEON_DMLDS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_DMLDS
block|}
block|,
block|{
name|PMC_EV_OCTEON_STS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_STS
block|}
block|,
block|{
name|PMC_EV_OCTEON_LMSTS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_LMSTS
block|}
block|,
block|{
name|PMC_EV_OCTEON_IOSTS
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IOSTS
block|}
block|,
block|{
name|PMC_EV_OCTEON_IOBDMA
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_IOBDMA
block|}
block|,
block|{
name|PMC_EV_OCTEON_DTLB
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_DTLB
block|}
block|,
block|{
name|PMC_EV_OCTEON_DTLBAD
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_DTLBAD
block|}
block|,
block|{
name|PMC_EV_OCTEON_ITLB
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_ITLB
block|}
block|,
block|{
name|PMC_EV_OCTEON_SYNC
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_SYNC
block|}
block|,
block|{
name|PMC_EV_OCTEON_SYNCIOB
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_SYNCIOB
block|}
block|,
block|{
name|PMC_EV_OCTEON_SYNCW
block|,
name|MIPS_CTR_ALL
block|,
name|CVMX_CORE_PERF_SYNCW
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|mips_event_codes_size
init|=
sizeof|sizeof
argument_list|(
name|mips_event_codes
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|mips_event_codes
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|mips_pmc_spec
name|mips_pmc_spec
init|=
block|{
operator|.
name|ps_cpuclass
operator|=
name|PMC_CLASS_OCTEON
block|,
operator|.
name|ps_cputype
operator|=
name|PMC_CPU_MIPS_OCTEON
block|,
operator|.
name|ps_capabilities
operator|=
name|OCTEON_PMC_CAPS
block|,
operator|.
name|ps_counter_width
operator|=
literal|64
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Performance Count Register N  */
end_comment

begin_function
name|uint64_t
name|mips_pmcn_read
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|)
block|{
name|uint64_t
name|reg
init|=
literal|0
decl_stmt|;
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
comment|/* The counter value is the next value after the control register. */
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|CVMX_MF_COP0
argument_list|(
name|reg
argument_list|,
name|COP0_PERFVALUE0
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|CVMX_MF_COP0
argument_list|(
name|reg
argument_list|,
name|COP0_PERFVALUE1
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
name|uint64_t
name|mips_pmcn_write
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|,
name|uint64_t
name|reg
parameter_list|)
block|{
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|CVMX_MT_COP0
argument_list|(
name|reg
argument_list|,
name|COP0_PERFVALUE0
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|CVMX_MT_COP0
argument_list|(
name|reg
argument_list|,
name|COP0_PERFVALUE1
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|mips_get_perfctl
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|uint32_t
name|event
parameter_list|,
name|uint32_t
name|caps
parameter_list|)
block|{
name|cvmx_core_perf_control_t
name|control
decl_stmt|;
name|KASSERT
argument_list|(
name|cpu
operator|>=
literal|0
operator|&&
name|cpu
operator|<
name|pmc_cpu_max
argument_list|()
argument_list|,
operator|(
literal|"[mips,%d] illegal CPU value %d"
operator|,
name|__LINE__
operator|,
name|cpu
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|ri
operator|>=
literal|0
operator|&&
name|ri
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips,%d] illegal row index %d"
operator|,
name|__LINE__
operator|,
name|ri
operator|)
argument_list|)
expr_stmt|;
name|control
operator|.
name|s
operator|.
name|event
operator|=
name|event
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_SYSTEM
condition|)
block|{
name|control
operator|.
name|s
operator|.
name|k
operator|=
literal|1
expr_stmt|;
name|control
operator|.
name|s
operator|.
name|s
operator|=
literal|1
expr_stmt|;
name|control
operator|.
name|s
operator|.
name|ex
operator|=
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_USER
condition|)
name|control
operator|.
name|s
operator|.
name|u
operator|=
literal|1
expr_stmt|;
if|if
condition|(
operator|(
name|caps
operator|&
operator|(
name|PMC_CAP_USER
operator||
name|PMC_CAP_SYSTEM
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|control
operator|.
name|s
operator|.
name|k
operator|=
literal|1
expr_stmt|;
name|control
operator|.
name|s
operator|.
name|s
operator|=
literal|1
expr_stmt|;
name|control
operator|.
name|s
operator|.
name|u
operator|=
literal|1
expr_stmt|;
name|control
operator|.
name|s
operator|.
name|ex
operator|=
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_INTERRUPT
condition|)
name|control
operator|.
name|s
operator|.
name|ie
operator|=
literal|1
expr_stmt|;
name|PMCDBG2
argument_list|(
name|MDP
argument_list|,
name|ALL
argument_list|,
literal|2
argument_list|,
literal|"mips-allocate ri=%d -> config=0x%x"
argument_list|,
name|ri
argument_list|,
name|control
operator|.
name|u32
argument_list|)
expr_stmt|;
return|return
operator|(
name|control
operator|.
name|u32
operator|)
return|;
block|}
end_function

end_unit

