<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>system Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>system.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>New</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>system</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/platgen.log'>Platgen Log File</A></TD><TD>Thu Jul 24 19:09:41 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>7 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>19 Infos (3 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>BitInit Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/system.log'>System Log File</A></TD><TD>Thu Jul 24 19:10:03 2014</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_xst.srp'>system</A></TD><TD>Thu Jul 24 19:10:03 2014</TD><TD ALIGN=RIGHT>5778</TD><TD ALIGN=RIGHT>6307</TD><TD ALIGN=RIGHT>3</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi_i2s_adi_0_wrapper_xst.srp'>system_axi_i2s_adi_0_wrapper</A></TD><TD>Thu Jul 24 19:09:22 2014</TD><TD ALIGN=RIGHT>214</TD><TD ALIGN=RIGHT>246</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_hdmi_tx_0_wrapper_xst.srp'>system_hdmi_tx_0_wrapper</A></TD><TD>Thu Jul 24 19:09:12 2014</TD><TD ALIGN=RIGHT>127</TD><TD ALIGN=RIGHT>283</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_leds_4bits_wrapper_xst.srp'>system_leds_4bits_wrapper</A></TD><TD>Thu Jul 24 19:09:02 2014</TD><TD ALIGN=RIGHT>38</TD><TD ALIGN=RIGHT>50</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi_dispctrl_1_wrapper_xst.srp'>system_axi_dispctrl_1_wrapper</A></TD><TD>Thu Jul 24 19:08:53 2014</TD><TD ALIGN=RIGHT>675</TD><TD ALIGN=RIGHT>761</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi_vdma_1_wrapper_xst.srp'>system_axi_vdma_1_wrapper</A></TD><TD>Thu Jul 24 19:08:39 2014</TD><TD ALIGN=RIGHT>1619</TD><TD ALIGN=RIGHT>1570</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi_dispctrl_0_wrapper_xst.srp'>system_axi_dispctrl_0_wrapper</A></TD><TD>Thu Jul 24 19:05:54 2014</TD><TD ALIGN=RIGHT>675</TD><TD ALIGN=RIGHT>761</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi_interconnect_1_wrapper_xst.srp'>system_axi_interconnect_1_wrapper</A></TD><TD>Thu Jul 24 19:05:40 2014</TD><TD ALIGN=RIGHT>521</TD><TD ALIGN=RIGHT>442</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi_vdma_0_wrapper_xst.srp'>system_axi_vdma_0_wrapper</A></TD><TD>Thu Jul 24 19:03:12 2014</TD><TD ALIGN=RIGHT>1619</TD><TD ALIGN=RIGHT>1570</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_processing_system7_0_wrapper_xst.srp'>system_processing_system7_0_wrapper</A></TD><TD>Thu Jul 24 19:00:22 2014</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>89</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_btns_4bits_wrapper_xst.srp'>system_btns_4bits_wrapper</A></TD><TD>Thu Jul 24 19:00:10 2014</TD><TD ALIGN=RIGHT>38</TD><TD ALIGN=RIGHT>50</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_sws_4bits_wrapper_xst.srp'>system_sws_4bits_wrapper</A></TD><TD>Thu Jul 24 19:00:00 2014</TD><TD ALIGN=RIGHT>38</TD><TD ALIGN=RIGHT>50</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/system_axi4lite_0_wrapper_xst.srp'>system_axi4lite_0_wrapper</A></TD><TD>Thu Jul 24 18:59:51 2014</TD><TD ALIGN=RIGHT>214</TD><TD ALIGN=RIGHT>435</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 07/24/2014 - 19:10:04</center>
</BODY></HTML>