0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-1/1-1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-1/Lab1_111062109_Dmux_1x4_4bit.v,1695646715,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-1/Lab1_111062109_Dmux_1x4_4bit_t.v,,Dmux_1x2_4bit;Dmux_1x4_4bit,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-1/Lab1_111062109_Dmux_1x4_4bit_t.v,1695650159,verilog,,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-1/Lab1_111062109_Dmux_1x4_4bit.v,Dmux_1x4_4bit_t,,,,,,,,
