// Seed: 90945677
module module_0 ();
  tri0 id_1;
  wand id_2, id_3;
  logic [7:0] id_4;
  parameter id_5 = 1;
  uwire id_6;
  assign id_1 = -1'b0;
  wire id_7;
  supply1 id_8;
  assign id_1 = id_5;
  wor id_9, id_10 = id_8, id_11;
  assign id_9 = -1 == id_6;
  assign module_1.id_8 = 0;
  assign id_6.id_11 = id_9;
  wire id_12;
  assign id_9 = 1;
  initial @(posedge id_10 - id_4[-1][-1'b0] ** id_5);
  initial id_3 = 1'b0;
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wor id_8
);
  wire id_10;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
