.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* QD_bQuadDec */
.set QD_bQuadDec_Stsreg__0__MASK, 0x01
.set QD_bQuadDec_Stsreg__0__POS, 0
.set QD_bQuadDec_Stsreg__1__MASK, 0x02
.set QD_bQuadDec_Stsreg__1__POS, 1
.set QD_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QD_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set QD_bQuadDec_Stsreg__2__MASK, 0x04
.set QD_bQuadDec_Stsreg__2__POS, 2
.set QD_bQuadDec_Stsreg__3__MASK, 0x08
.set QD_bQuadDec_Stsreg__3__POS, 3
.set QD_bQuadDec_Stsreg__MASK, 0x0F
.set QD_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set QD_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QD_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB12_ST

/* QD_Cnt16_CounterUDB */
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QD_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QD_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set QD_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MISO__0__MASK, 0x10
.set MISO__0__PC, CYREG_PRT0_PC4
.set MISO__0__PORT, 0
.set MISO__0__SHIFT, 4
.set MISO__AG, CYREG_PRT0_AG
.set MISO__AMUX, CYREG_PRT0_AMUX
.set MISO__BIE, CYREG_PRT0_BIE
.set MISO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MISO__BYP, CYREG_PRT0_BYP
.set MISO__CTL, CYREG_PRT0_CTL
.set MISO__DM0, CYREG_PRT0_DM0
.set MISO__DM1, CYREG_PRT0_DM1
.set MISO__DM2, CYREG_PRT0_DM2
.set MISO__DR, CYREG_PRT0_DR
.set MISO__INP_DIS, CYREG_PRT0_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT0_LCD_EN
.set MISO__MASK, 0x10
.set MISO__PORT, 0
.set MISO__PRT, CYREG_PRT0_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MISO__PS, CYREG_PRT0_PS
.set MISO__SHIFT, 4
.set MISO__SLW, CYREG_PRT0_SLW

/* Push */
.set Push__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Push__0__MASK, 0x01
.set Push__0__PC, CYREG_PRT12_PC0
.set Push__0__PORT, 12
.set Push__0__SHIFT, 0
.set Push__AG, CYREG_PRT12_AG
.set Push__BIE, CYREG_PRT12_BIE
.set Push__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Push__BYP, CYREG_PRT12_BYP
.set Push__DM0, CYREG_PRT12_DM0
.set Push__DM1, CYREG_PRT12_DM1
.set Push__DM2, CYREG_PRT12_DM2
.set Push__DR, CYREG_PRT12_DR
.set Push__INP_DIS, CYREG_PRT12_INP_DIS
.set Push__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Push__MASK, 0x01
.set Push__PORT, 12
.set Push__PRT, CYREG_PRT12_PRT
.set Push__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Push__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Push__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Push__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Push__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Push__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Push__PS, CYREG_PRT12_PS
.set Push__SHIFT, 0
.set Push__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Push__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Push__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Push__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Push__SLW, CYREG_PRT12_SLW

/* Push_Reg */
.set Push_Reg_sts_sts_reg__0__MASK, 0x01
.set Push_Reg_sts_sts_reg__0__POS, 0
.set Push_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Push_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Push_Reg_sts_sts_reg__MASK, 0x01
.set Push_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set Push_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Push_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB11_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB08_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB08_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB08_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB08_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB08_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB08_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* SPIM_IntClock */
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x02
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x04
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x04

/* LEM_A */
.set LEM_A__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set LEM_A__0__MASK, 0x20
.set LEM_A__0__PC, CYREG_IO_PC_PRT15_PC5
.set LEM_A__0__PORT, 15
.set LEM_A__0__SHIFT, 5
.set LEM_A__AG, CYREG_PRT15_AG
.set LEM_A__AMUX, CYREG_PRT15_AMUX
.set LEM_A__BIE, CYREG_PRT15_BIE
.set LEM_A__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LEM_A__BYP, CYREG_PRT15_BYP
.set LEM_A__CTL, CYREG_PRT15_CTL
.set LEM_A__DM0, CYREG_PRT15_DM0
.set LEM_A__DM1, CYREG_PRT15_DM1
.set LEM_A__DM2, CYREG_PRT15_DM2
.set LEM_A__DR, CYREG_PRT15_DR
.set LEM_A__INP_DIS, CYREG_PRT15_INP_DIS
.set LEM_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LEM_A__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LEM_A__LCD_EN, CYREG_PRT15_LCD_EN
.set LEM_A__MASK, 0x20
.set LEM_A__PORT, 15
.set LEM_A__PRT, CYREG_PRT15_PRT
.set LEM_A__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LEM_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LEM_A__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LEM_A__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LEM_A__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LEM_A__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LEM_A__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LEM_A__PS, CYREG_PRT15_PS
.set LEM_A__SHIFT, 5
.set LEM_A__SLW, CYREG_PRT15_SLW

/* LEM_B */
.set LEM_B__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set LEM_B__0__MASK, 0x01
.set LEM_B__0__PC, CYREG_PRT0_PC0
.set LEM_B__0__PORT, 0
.set LEM_B__0__SHIFT, 0
.set LEM_B__AG, CYREG_PRT0_AG
.set LEM_B__AMUX, CYREG_PRT0_AMUX
.set LEM_B__BIE, CYREG_PRT0_BIE
.set LEM_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LEM_B__BYP, CYREG_PRT0_BYP
.set LEM_B__CTL, CYREG_PRT0_CTL
.set LEM_B__DM0, CYREG_PRT0_DM0
.set LEM_B__DM1, CYREG_PRT0_DM1
.set LEM_B__DM2, CYREG_PRT0_DM2
.set LEM_B__DR, CYREG_PRT0_DR
.set LEM_B__INP_DIS, CYREG_PRT0_INP_DIS
.set LEM_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LEM_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LEM_B__LCD_EN, CYREG_PRT0_LCD_EN
.set LEM_B__MASK, 0x01
.set LEM_B__PORT, 0
.set LEM_B__PRT, CYREG_PRT0_PRT
.set LEM_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LEM_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LEM_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LEM_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LEM_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LEM_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LEM_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LEM_B__PS, CYREG_PRT0_PS
.set LEM_B__SHIFT, 0
.set LEM_B__SLW, CYREG_PRT0_SLW

/* RELAY */
.set RELAY__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set RELAY__0__MASK, 0x08
.set RELAY__0__PC, CYREG_PRT0_PC3
.set RELAY__0__PORT, 0
.set RELAY__0__SHIFT, 3
.set RELAY__AG, CYREG_PRT0_AG
.set RELAY__AMUX, CYREG_PRT0_AMUX
.set RELAY__BIE, CYREG_PRT0_BIE
.set RELAY__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RELAY__BYP, CYREG_PRT0_BYP
.set RELAY__CTL, CYREG_PRT0_CTL
.set RELAY__DM0, CYREG_PRT0_DM0
.set RELAY__DM1, CYREG_PRT0_DM1
.set RELAY__DM2, CYREG_PRT0_DM2
.set RELAY__DR, CYREG_PRT0_DR
.set RELAY__INP_DIS, CYREG_PRT0_INP_DIS
.set RELAY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RELAY__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RELAY__LCD_EN, CYREG_PRT0_LCD_EN
.set RELAY__MASK, 0x08
.set RELAY__PORT, 0
.set RELAY__PRT, CYREG_PRT0_PRT
.set RELAY__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RELAY__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RELAY__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RELAY__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RELAY__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RELAY__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RELAY__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RELAY__PS, CYREG_PRT0_PS
.set RELAY__SHIFT, 3
.set RELAY__SLW, CYREG_PRT0_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set SCL_1__0__MASK, 0x08
.set SCL_1__0__PC, CYREG_IO_PC_PRT15_PC3
.set SCL_1__0__PORT, 15
.set SCL_1__0__SHIFT, 3
.set SCL_1__AG, CYREG_PRT15_AG
.set SCL_1__AMUX, CYREG_PRT15_AMUX
.set SCL_1__BIE, CYREG_PRT15_BIE
.set SCL_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SCL_1__BYP, CYREG_PRT15_BYP
.set SCL_1__CTL, CYREG_PRT15_CTL
.set SCL_1__DM0, CYREG_PRT15_DM0
.set SCL_1__DM1, CYREG_PRT15_DM1
.set SCL_1__DM2, CYREG_PRT15_DM2
.set SCL_1__DR, CYREG_PRT15_DR
.set SCL_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SCL_1__MASK, 0x08
.set SCL_1__PORT, 15
.set SCL_1__PRT, CYREG_PRT15_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SCL_1__PS, CYREG_PRT15_PS
.set SCL_1__SHIFT, 3
.set SCL_1__SLW, CYREG_PRT15_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set SDA_1__0__MASK, 0x10
.set SDA_1__0__PC, CYREG_IO_PC_PRT15_PC4
.set SDA_1__0__PORT, 15
.set SDA_1__0__SHIFT, 4
.set SDA_1__AG, CYREG_PRT15_AG
.set SDA_1__AMUX, CYREG_PRT15_AMUX
.set SDA_1__BIE, CYREG_PRT15_BIE
.set SDA_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SDA_1__BYP, CYREG_PRT15_BYP
.set SDA_1__CTL, CYREG_PRT15_CTL
.set SDA_1__DM0, CYREG_PRT15_DM0
.set SDA_1__DM1, CYREG_PRT15_DM1
.set SDA_1__DM2, CYREG_PRT15_DM2
.set SDA_1__DR, CYREG_PRT15_DR
.set SDA_1__INP_DIS, CYREG_PRT15_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT15_LCD_EN
.set SDA_1__MASK, 0x10
.set SDA_1__PORT, 15
.set SDA_1__PRT, CYREG_PRT15_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SDA_1__PS, CYREG_PRT15_PS
.set SDA_1__SHIFT, 4
.set SDA_1__SLW, CYREG_PRT15_SLW

/* CAP_EN */
.set CAP_EN__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set CAP_EN__0__MASK, 0x04
.set CAP_EN__0__PC, CYREG_PRT2_PC2
.set CAP_EN__0__PORT, 2
.set CAP_EN__0__SHIFT, 2
.set CAP_EN__AG, CYREG_PRT2_AG
.set CAP_EN__AMUX, CYREG_PRT2_AMUX
.set CAP_EN__BIE, CYREG_PRT2_BIE
.set CAP_EN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CAP_EN__BYP, CYREG_PRT2_BYP
.set CAP_EN__CTL, CYREG_PRT2_CTL
.set CAP_EN__DM0, CYREG_PRT2_DM0
.set CAP_EN__DM1, CYREG_PRT2_DM1
.set CAP_EN__DM2, CYREG_PRT2_DM2
.set CAP_EN__DR, CYREG_PRT2_DR
.set CAP_EN__INP_DIS, CYREG_PRT2_INP_DIS
.set CAP_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CAP_EN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CAP_EN__LCD_EN, CYREG_PRT2_LCD_EN
.set CAP_EN__MASK, 0x04
.set CAP_EN__PORT, 2
.set CAP_EN__PRT, CYREG_PRT2_PRT
.set CAP_EN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CAP_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CAP_EN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CAP_EN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CAP_EN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CAP_EN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CAP_EN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CAP_EN__PS, CYREG_PRT2_PS
.set CAP_EN__SHIFT, 2
.set CAP_EN__SLW, CYREG_PRT2_SLW

/* LCD_A0 */
.set LCD_A0__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set LCD_A0__0__MASK, 0x04
.set LCD_A0__0__PC, CYREG_PRT3_PC2
.set LCD_A0__0__PORT, 3
.set LCD_A0__0__SHIFT, 2
.set LCD_A0__AG, CYREG_PRT3_AG
.set LCD_A0__AMUX, CYREG_PRT3_AMUX
.set LCD_A0__BIE, CYREG_PRT3_BIE
.set LCD_A0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_A0__BYP, CYREG_PRT3_BYP
.set LCD_A0__CTL, CYREG_PRT3_CTL
.set LCD_A0__DM0, CYREG_PRT3_DM0
.set LCD_A0__DM1, CYREG_PRT3_DM1
.set LCD_A0__DM2, CYREG_PRT3_DM2
.set LCD_A0__DR, CYREG_PRT3_DR
.set LCD_A0__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_A0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_A0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_A0__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_A0__MASK, 0x04
.set LCD_A0__PORT, 3
.set LCD_A0__PRT, CYREG_PRT3_PRT
.set LCD_A0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_A0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_A0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_A0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_A0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_A0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_A0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_A0__PS, CYREG_PRT3_PS
.set LCD_A0__SHIFT, 2
.set LCD_A0__SLW, CYREG_PRT3_SLW

/* LCD_CS */
.set LCD_CS__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set LCD_CS__0__MASK, 0x10
.set LCD_CS__0__PC, CYREG_PRT3_PC4
.set LCD_CS__0__PORT, 3
.set LCD_CS__0__SHIFT, 4
.set LCD_CS__AG, CYREG_PRT3_AG
.set LCD_CS__AMUX, CYREG_PRT3_AMUX
.set LCD_CS__BIE, CYREG_PRT3_BIE
.set LCD_CS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_CS__BYP, CYREG_PRT3_BYP
.set LCD_CS__CTL, CYREG_PRT3_CTL
.set LCD_CS__DM0, CYREG_PRT3_DM0
.set LCD_CS__DM1, CYREG_PRT3_DM1
.set LCD_CS__DM2, CYREG_PRT3_DM2
.set LCD_CS__DR, CYREG_PRT3_DR
.set LCD_CS__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_CS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_CS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_CS__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_CS__MASK, 0x10
.set LCD_CS__PORT, 3
.set LCD_CS__PRT, CYREG_PRT3_PRT
.set LCD_CS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_CS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_CS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_CS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_CS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_CS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_CS__PS, CYREG_PRT3_PS
.set LCD_CS__SHIFT, 4
.set LCD_CS__SLW, CYREG_PRT3_SLW

/* LCD_SS */
.set LCD_SS__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LCD_SS__0__MASK, 0x20
.set LCD_SS__0__PC, CYREG_PRT0_PC5
.set LCD_SS__0__PORT, 0
.set LCD_SS__0__SHIFT, 5
.set LCD_SS__AG, CYREG_PRT0_AG
.set LCD_SS__AMUX, CYREG_PRT0_AMUX
.set LCD_SS__BIE, CYREG_PRT0_BIE
.set LCD_SS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LCD_SS__BYP, CYREG_PRT0_BYP
.set LCD_SS__CTL, CYREG_PRT0_CTL
.set LCD_SS__DM0, CYREG_PRT0_DM0
.set LCD_SS__DM1, CYREG_PRT0_DM1
.set LCD_SS__DM2, CYREG_PRT0_DM2
.set LCD_SS__DR, CYREG_PRT0_DR
.set LCD_SS__INP_DIS, CYREG_PRT0_INP_DIS
.set LCD_SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LCD_SS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LCD_SS__LCD_EN, CYREG_PRT0_LCD_EN
.set LCD_SS__MASK, 0x20
.set LCD_SS__PORT, 0
.set LCD_SS__PRT, CYREG_PRT0_PRT
.set LCD_SS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LCD_SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LCD_SS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LCD_SS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LCD_SS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LCD_SS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LCD_SS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LCD_SS__PS, CYREG_PRT0_PS
.set LCD_SS__SHIFT, 5
.set LCD_SS__SLW, CYREG_PRT0_SLW

/* SW_CLK */
.set SW_CLK__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set SW_CLK__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set SW_CLK__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set SW_CLK__CFG2_SRC_SEL_MASK, 0x07
.set SW_CLK__INDEX, 0x07
.set SW_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SW_CLK__PM_ACT_MSK, 0x80
.set SW_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SW_CLK__PM_STBY_MSK, 0x80

/* isr_QD */
.set isr_QD__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_QD__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_QD__INTC_MASK, 0x04
.set isr_QD__INTC_NUMBER, 2
.set isr_QD__INTC_PRIOR_NUM, 7
.set isr_QD__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_QD__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_QD__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Button1 */
.set Button1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Button1__0__MASK, 0x40
.set Button1__0__PC, CYREG_PRT0_PC6
.set Button1__0__PORT, 0
.set Button1__0__SHIFT, 6
.set Button1__AG, CYREG_PRT0_AG
.set Button1__AMUX, CYREG_PRT0_AMUX
.set Button1__BIE, CYREG_PRT0_BIE
.set Button1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Button1__BYP, CYREG_PRT0_BYP
.set Button1__CTL, CYREG_PRT0_CTL
.set Button1__DM0, CYREG_PRT0_DM0
.set Button1__DM1, CYREG_PRT0_DM1
.set Button1__DM2, CYREG_PRT0_DM2
.set Button1__DR, CYREG_PRT0_DR
.set Button1__INP_DIS, CYREG_PRT0_INP_DIS
.set Button1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Button1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Button1__LCD_EN, CYREG_PRT0_LCD_EN
.set Button1__MASK, 0x40
.set Button1__PORT, 0
.set Button1__PRT, CYREG_PRT0_PRT
.set Button1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Button1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Button1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Button1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Button1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Button1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Button1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Button1__PS, CYREG_PRT0_PS
.set Button1__SHIFT, 6
.set Button1__SLW, CYREG_PRT0_SLW

/* Button1_Reg */
.set Button1_Reg_sts_sts_reg__0__MASK, 0x01
.set Button1_Reg_sts_sts_reg__0__POS, 0
.set Button1_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Button1_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Button1_Reg_sts_sts_reg__MASK, 0x01
.set Button1_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set Button1_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Button1_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Button1_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Button1_Reg_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Button1_Reg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Button1_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* Button2 */
.set Button2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Button2__0__MASK, 0x80
.set Button2__0__PC, CYREG_PRT0_PC7
.set Button2__0__PORT, 0
.set Button2__0__SHIFT, 7
.set Button2__AG, CYREG_PRT0_AG
.set Button2__AMUX, CYREG_PRT0_AMUX
.set Button2__BIE, CYREG_PRT0_BIE
.set Button2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Button2__BYP, CYREG_PRT0_BYP
.set Button2__CTL, CYREG_PRT0_CTL
.set Button2__DM0, CYREG_PRT0_DM0
.set Button2__DM1, CYREG_PRT0_DM1
.set Button2__DM2, CYREG_PRT0_DM2
.set Button2__DR, CYREG_PRT0_DR
.set Button2__INP_DIS, CYREG_PRT0_INP_DIS
.set Button2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Button2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Button2__LCD_EN, CYREG_PRT0_LCD_EN
.set Button2__MASK, 0x80
.set Button2__PORT, 0
.set Button2__PRT, CYREG_PRT0_PRT
.set Button2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Button2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Button2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Button2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Button2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Button2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Button2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Button2__PS, CYREG_PRT0_PS
.set Button2__SHIFT, 7
.set Button2__SLW, CYREG_PRT0_SLW

/* Button2_Reg */
.set Button2_Reg_sts_sts_reg__0__MASK, 0x01
.set Button2_Reg_sts_sts_reg__0__POS, 0
.set Button2_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Button2_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set Button2_Reg_sts_sts_reg__MASK, 0x01
.set Button2_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB00_MSK
.set Button2_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Button2_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB00_ST

/* Button3 */
.set Button3__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Button3__0__MASK, 0x20
.set Button3__0__PC, CYREG_PRT2_PC5
.set Button3__0__PORT, 2
.set Button3__0__SHIFT, 5
.set Button3__AG, CYREG_PRT2_AG
.set Button3__AMUX, CYREG_PRT2_AMUX
.set Button3__BIE, CYREG_PRT2_BIE
.set Button3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Button3__BYP, CYREG_PRT2_BYP
.set Button3__CTL, CYREG_PRT2_CTL
.set Button3__DM0, CYREG_PRT2_DM0
.set Button3__DM1, CYREG_PRT2_DM1
.set Button3__DM2, CYREG_PRT2_DM2
.set Button3__DR, CYREG_PRT2_DR
.set Button3__INP_DIS, CYREG_PRT2_INP_DIS
.set Button3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Button3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Button3__LCD_EN, CYREG_PRT2_LCD_EN
.set Button3__MASK, 0x20
.set Button3__PORT, 2
.set Button3__PRT, CYREG_PRT2_PRT
.set Button3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Button3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Button3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Button3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Button3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Button3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Button3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Button3__PS, CYREG_PRT2_PS
.set Button3__SHIFT, 5
.set Button3__SLW, CYREG_PRT2_SLW

/* Button3_Reg */
.set Button3_Reg_sts_sts_reg__0__MASK, 0x01
.set Button3_Reg_sts_sts_reg__0__POS, 0
.set Button3_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Button3_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Button3_Reg_sts_sts_reg__MASK, 0x01
.set Button3_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB11_MSK
.set Button3_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Button3_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB11_ST

/* Button4 */
.set Button4__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Button4__0__MASK, 0x10
.set Button4__0__PC, CYREG_PRT2_PC4
.set Button4__0__PORT, 2
.set Button4__0__SHIFT, 4
.set Button4__AG, CYREG_PRT2_AG
.set Button4__AMUX, CYREG_PRT2_AMUX
.set Button4__BIE, CYREG_PRT2_BIE
.set Button4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Button4__BYP, CYREG_PRT2_BYP
.set Button4__CTL, CYREG_PRT2_CTL
.set Button4__DM0, CYREG_PRT2_DM0
.set Button4__DM1, CYREG_PRT2_DM1
.set Button4__DM2, CYREG_PRT2_DM2
.set Button4__DR, CYREG_PRT2_DR
.set Button4__INP_DIS, CYREG_PRT2_INP_DIS
.set Button4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Button4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Button4__LCD_EN, CYREG_PRT2_LCD_EN
.set Button4__MASK, 0x10
.set Button4__PORT, 2
.set Button4__PRT, CYREG_PRT2_PRT
.set Button4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Button4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Button4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Button4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Button4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Button4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Button4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Button4__PS, CYREG_PRT2_PS
.set Button4__SHIFT, 4
.set Button4__SLW, CYREG_PRT2_SLW

/* Button4_Reg */
.set Button4_Reg_sts_sts_reg__0__MASK, 0x01
.set Button4_Reg_sts_sts_reg__0__POS, 0
.set Button4_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Button4_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Button4_Reg_sts_sts_reg__MASK, 0x01
.set Button4_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB09_MSK
.set Button4_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Button4_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB09_ST

/* Button5 */
.set Button5__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Button5__0__MASK, 0x02
.set Button5__0__PC, CYREG_IO_PC_PRT15_PC1
.set Button5__0__PORT, 15
.set Button5__0__SHIFT, 1
.set Button5__AG, CYREG_PRT15_AG
.set Button5__AMUX, CYREG_PRT15_AMUX
.set Button5__BIE, CYREG_PRT15_BIE
.set Button5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Button5__BYP, CYREG_PRT15_BYP
.set Button5__CTL, CYREG_PRT15_CTL
.set Button5__DM0, CYREG_PRT15_DM0
.set Button5__DM1, CYREG_PRT15_DM1
.set Button5__DM2, CYREG_PRT15_DM2
.set Button5__DR, CYREG_PRT15_DR
.set Button5__INP_DIS, CYREG_PRT15_INP_DIS
.set Button5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Button5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Button5__LCD_EN, CYREG_PRT15_LCD_EN
.set Button5__MASK, 0x02
.set Button5__PORT, 15
.set Button5__PRT, CYREG_PRT15_PRT
.set Button5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Button5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Button5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Button5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Button5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Button5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Button5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Button5__PS, CYREG_PRT15_PS
.set Button5__SHIFT, 1
.set Button5__SLW, CYREG_PRT15_SLW

/* Button5_Reg */
.set Button5_Reg_sts_sts_reg__0__MASK, 0x01
.set Button5_Reg_sts_sts_reg__0__POS, 0
.set Button5_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Button5_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Button5_Reg_sts_sts_reg__MASK, 0x01
.set Button5_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB10_MSK
.set Button5_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Button5_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB10_ST

/* Button6 */
.set Button6__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Button6__0__MASK, 0x10
.set Button6__0__PC, CYREG_PRT12_PC4
.set Button6__0__PORT, 12
.set Button6__0__SHIFT, 4
.set Button6__AG, CYREG_PRT12_AG
.set Button6__BIE, CYREG_PRT12_BIE
.set Button6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Button6__BYP, CYREG_PRT12_BYP
.set Button6__DM0, CYREG_PRT12_DM0
.set Button6__DM1, CYREG_PRT12_DM1
.set Button6__DM2, CYREG_PRT12_DM2
.set Button6__DR, CYREG_PRT12_DR
.set Button6__INP_DIS, CYREG_PRT12_INP_DIS
.set Button6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Button6__MASK, 0x10
.set Button6__PORT, 12
.set Button6__PRT, CYREG_PRT12_PRT
.set Button6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Button6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Button6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Button6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Button6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Button6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Button6__PS, CYREG_PRT12_PS
.set Button6__SHIFT, 4
.set Button6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Button6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Button6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Button6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Button6__SLW, CYREG_PRT12_SLW

/* Button6_Reg */
.set Button6_Reg_sts_sts_reg__0__MASK, 0x01
.set Button6_Reg_sts_sts_reg__0__POS, 0
.set Button6_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Button6_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Button6_Reg_sts_sts_reg__MASK, 0x01
.set Button6_Reg_sts_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set Button6_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Button6_Reg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* PWM_Fan_PWMUDB */
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Fan_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PWM_Fan_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Clock_QD */
.set Clock_QD__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_QD__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_QD__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_QD__CFG2_SRC_SEL_MASK, 0x07
.set Clock_QD__INDEX, 0x05
.set Clock_QD__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_QD__PM_ACT_MSK, 0x20
.set Clock_QD__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_QD__PM_STBY_MSK, 0x20

/* Clock_QD_1 */
.set Clock_QD_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_QD_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_QD_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_QD_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_QD_1__INDEX, 0x01
.set Clock_QD_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_QD_1__PM_ACT_MSK, 0x02
.set Clock_QD_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_QD_1__PM_STBY_MSK, 0x02

/* Clock_QD_2 */
.set Clock_QD_2__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_QD_2__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_QD_2__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_QD_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_QD_2__INDEX, 0x03
.set Clock_QD_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_QD_2__PM_ACT_MSK, 0x08
.set Clock_QD_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_QD_2__PM_STBY_MSK, 0x08

/* Clock_QD_3 */
.set Clock_QD_3__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set Clock_QD_3__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set Clock_QD_3__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set Clock_QD_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_QD_3__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set Clock_QD_3__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_QD_3__INDEX, 0x01
.set Clock_QD_3__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_QD_3__PM_ACT_MSK, 0x02
.set Clock_QD_3__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_QD_3__PM_STBY_MSK, 0x02

/* Clock_QD_4 */
.set Clock_QD_4__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_QD_4__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_QD_4__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_QD_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_QD_4__INDEX, 0x04
.set Clock_QD_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_QD_4__PM_ACT_MSK, 0x10
.set Clock_QD_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_QD_4__PM_STBY_MSK, 0x10

/* DVDAC8_1_DMA */
.set DVDAC8_1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DVDAC8_1_DMA__DRQ_NUMBER, 0
.set DVDAC8_1_DMA__NUMBEROF_TDS, 0
.set DVDAC8_1_DMA__PRIORITY, 2
.set DVDAC8_1_DMA__TERMIN_EN, 0
.set DVDAC8_1_DMA__TERMIN_SEL, 0
.set DVDAC8_1_DMA__TERMOUT0_EN, 0
.set DVDAC8_1_DMA__TERMOUT0_SEL, 0
.set DVDAC8_1_DMA__TERMOUT1_EN, 0
.set DVDAC8_1_DMA__TERMOUT1_SEL, 0

/* DVDAC8_1_VDAC8_viDAC8 */
.set DVDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC1_CR0
.set DVDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC1_CR1
.set DVDAC8_1_VDAC8_viDAC8__D, CYREG_DAC1_D
.set DVDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DVDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x02
.set DVDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DVDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x02
.set DVDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC1_STROBE
.set DVDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC1_SW0
.set DVDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC1_SW2
.set DVDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC1_SW3
.set DVDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC1_SW4
.set DVDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC1_TR
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set DVDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set DVDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC1_TST

/* FAN_TACH */
.set FAN_TACH__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set FAN_TACH__0__MASK, 0x04
.set FAN_TACH__0__PC, CYREG_IO_PC_PRT15_PC2
.set FAN_TACH__0__PORT, 15
.set FAN_TACH__0__SHIFT, 2
.set FAN_TACH__AG, CYREG_PRT15_AG
.set FAN_TACH__AMUX, CYREG_PRT15_AMUX
.set FAN_TACH__BIE, CYREG_PRT15_BIE
.set FAN_TACH__BIT_MASK, CYREG_PRT15_BIT_MASK
.set FAN_TACH__BYP, CYREG_PRT15_BYP
.set FAN_TACH__CTL, CYREG_PRT15_CTL
.set FAN_TACH__DM0, CYREG_PRT15_DM0
.set FAN_TACH__DM1, CYREG_PRT15_DM1
.set FAN_TACH__DM2, CYREG_PRT15_DM2
.set FAN_TACH__DR, CYREG_PRT15_DR
.set FAN_TACH__INP_DIS, CYREG_PRT15_INP_DIS
.set FAN_TACH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set FAN_TACH__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set FAN_TACH__LCD_EN, CYREG_PRT15_LCD_EN
.set FAN_TACH__MASK, 0x04
.set FAN_TACH__PORT, 15
.set FAN_TACH__PRT, CYREG_PRT15_PRT
.set FAN_TACH__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set FAN_TACH__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set FAN_TACH__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set FAN_TACH__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set FAN_TACH__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set FAN_TACH__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set FAN_TACH__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set FAN_TACH__PS, CYREG_PRT15_PS
.set FAN_TACH__SHIFT, 2
.set FAN_TACH__SLW, CYREG_PRT15_SLW

/* INPUT_OK */
.set INPUT_OK__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set INPUT_OK__0__MASK, 0x04
.set INPUT_OK__0__PC, CYREG_PRT0_PC2
.set INPUT_OK__0__PORT, 0
.set INPUT_OK__0__SHIFT, 2
.set INPUT_OK__AG, CYREG_PRT0_AG
.set INPUT_OK__AMUX, CYREG_PRT0_AMUX
.set INPUT_OK__BIE, CYREG_PRT0_BIE
.set INPUT_OK__BIT_MASK, CYREG_PRT0_BIT_MASK
.set INPUT_OK__BYP, CYREG_PRT0_BYP
.set INPUT_OK__CTL, CYREG_PRT0_CTL
.set INPUT_OK__DM0, CYREG_PRT0_DM0
.set INPUT_OK__DM1, CYREG_PRT0_DM1
.set INPUT_OK__DM2, CYREG_PRT0_DM2
.set INPUT_OK__DR, CYREG_PRT0_DR
.set INPUT_OK__INP_DIS, CYREG_PRT0_INP_DIS
.set INPUT_OK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set INPUT_OK__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set INPUT_OK__LCD_EN, CYREG_PRT0_LCD_EN
.set INPUT_OK__MASK, 0x04
.set INPUT_OK__PORT, 0
.set INPUT_OK__PRT, CYREG_PRT0_PRT
.set INPUT_OK__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set INPUT_OK__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set INPUT_OK__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set INPUT_OK__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set INPUT_OK__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set INPUT_OK__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set INPUT_OK__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set INPUT_OK__PS, CYREG_PRT0_PS
.set INPUT_OK__SHIFT, 2
.set INPUT_OK__SLW, CYREG_PRT0_SLW

/* LCD_MOSI */
.set LCD_MOSI__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set LCD_MOSI__0__MASK, 0x01
.set LCD_MOSI__0__PC, CYREG_PRT3_PC0
.set LCD_MOSI__0__PORT, 3
.set LCD_MOSI__0__SHIFT, 0
.set LCD_MOSI__AG, CYREG_PRT3_AG
.set LCD_MOSI__AMUX, CYREG_PRT3_AMUX
.set LCD_MOSI__BIE, CYREG_PRT3_BIE
.set LCD_MOSI__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_MOSI__BYP, CYREG_PRT3_BYP
.set LCD_MOSI__CTL, CYREG_PRT3_CTL
.set LCD_MOSI__DM0, CYREG_PRT3_DM0
.set LCD_MOSI__DM1, CYREG_PRT3_DM1
.set LCD_MOSI__DM2, CYREG_PRT3_DM2
.set LCD_MOSI__DR, CYREG_PRT3_DR
.set LCD_MOSI__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_MOSI__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_MOSI__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_MOSI__MASK, 0x01
.set LCD_MOSI__PORT, 3
.set LCD_MOSI__PRT, CYREG_PRT3_PRT
.set LCD_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_MOSI__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_MOSI__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_MOSI__PS, CYREG_PRT3_PS
.set LCD_MOSI__SHIFT, 0
.set LCD_MOSI__SLW, CYREG_PRT3_SLW

/* LCD_SCLK */
.set LCD_SCLK__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set LCD_SCLK__0__MASK, 0x02
.set LCD_SCLK__0__PC, CYREG_PRT3_PC1
.set LCD_SCLK__0__PORT, 3
.set LCD_SCLK__0__SHIFT, 1
.set LCD_SCLK__AG, CYREG_PRT3_AG
.set LCD_SCLK__AMUX, CYREG_PRT3_AMUX
.set LCD_SCLK__BIE, CYREG_PRT3_BIE
.set LCD_SCLK__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_SCLK__BYP, CYREG_PRT3_BYP
.set LCD_SCLK__CTL, CYREG_PRT3_CTL
.set LCD_SCLK__DM0, CYREG_PRT3_DM0
.set LCD_SCLK__DM1, CYREG_PRT3_DM1
.set LCD_SCLK__DM2, CYREG_PRT3_DM2
.set LCD_SCLK__DR, CYREG_PRT3_DR
.set LCD_SCLK__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_SCLK__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_SCLK__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_SCLK__MASK, 0x02
.set LCD_SCLK__PORT, 3
.set LCD_SCLK__PRT, CYREG_PRT3_PRT
.set LCD_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_SCLK__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_SCLK__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_SCLK__PS, CYREG_PRT3_PS
.set LCD_SCLK__SHIFT, 1
.set LCD_SCLK__SLW, CYREG_PRT3_SLW

/* PWM_Back_PWMUDB */
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_Back_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Back_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Back_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Back_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_Back_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Back_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set PWM_Back_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Back_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Back_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Back_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Back_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Back_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set PWM_Back_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_Back_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Back_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL

/* PWM_Buzz_PWMUDB */
.set PWM_Buzz_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Buzz_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Buzz_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Buzz_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_Buzz_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Buzz_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Buzz_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Buzz_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Buzz_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Buzz_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_Buzz_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Buzz_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_Buzz_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1

/* Wave_Reg */
.set Wave_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Wave_Reg_Sync_ctrl_reg__0__POS, 0
.set Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Wave_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Wave_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Wave_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Wave_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Wave_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Wave_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Wave_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Wave_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Wave_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Wave_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Wave_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Wave_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Wave_Reg_Sync_ctrl_reg__MASK, 0x01
.set Wave_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Wave_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Wave_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_FAN */
.set Clock_FAN__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_FAN__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_FAN__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_FAN__CFG2_SRC_SEL_MASK, 0x07
.set Clock_FAN__INDEX, 0x06
.set Clock_FAN__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_FAN__PM_ACT_MSK, 0x40
.set Clock_FAN__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_FAN__PM_STBY_MSK, 0x40

/* Encoder_A */
.set Encoder_A__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Encoder_A__0__MASK, 0x04
.set Encoder_A__0__PC, CYREG_PRT12_PC2
.set Encoder_A__0__PORT, 12
.set Encoder_A__0__SHIFT, 2
.set Encoder_A__AG, CYREG_PRT12_AG
.set Encoder_A__BIE, CYREG_PRT12_BIE
.set Encoder_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_A__BYP, CYREG_PRT12_BYP
.set Encoder_A__DM0, CYREG_PRT12_DM0
.set Encoder_A__DM1, CYREG_PRT12_DM1
.set Encoder_A__DM2, CYREG_PRT12_DM2
.set Encoder_A__DR, CYREG_PRT12_DR
.set Encoder_A__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Encoder_A__MASK, 0x04
.set Encoder_A__PORT, 12
.set Encoder_A__PRT, CYREG_PRT12_PRT
.set Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_A__PS, CYREG_PRT12_PS
.set Encoder_A__SHIFT, 2
.set Encoder_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_A__SLW, CYREG_PRT12_SLW

/* Encoder_B */
.set Encoder_B__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Encoder_B__0__MASK, 0x02
.set Encoder_B__0__PC, CYREG_PRT12_PC1
.set Encoder_B__0__PORT, 12
.set Encoder_B__0__SHIFT, 1
.set Encoder_B__AG, CYREG_PRT12_AG
.set Encoder_B__BIE, CYREG_PRT12_BIE
.set Encoder_B__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_B__BYP, CYREG_PRT12_BYP
.set Encoder_B__DM0, CYREG_PRT12_DM0
.set Encoder_B__DM1, CYREG_PRT12_DM1
.set Encoder_B__DM2, CYREG_PRT12_DM2
.set Encoder_B__DR, CYREG_PRT12_DR
.set Encoder_B__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Encoder_B__MASK, 0x02
.set Encoder_B__PORT, 12
.set Encoder_B__PRT, CYREG_PRT12_PRT
.set Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_B__PS, CYREG_PRT12_PS
.set Encoder_B__SHIFT, 1
.set Encoder_B__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_B__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_B__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_B__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_B__SLW, CYREG_PRT12_SLW

/* FAN_DRIVE */
.set FAN_DRIVE__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set FAN_DRIVE__0__MASK, 0x01
.set FAN_DRIVE__0__PC, CYREG_IO_PC_PRT15_PC0
.set FAN_DRIVE__0__PORT, 15
.set FAN_DRIVE__0__SHIFT, 0
.set FAN_DRIVE__AG, CYREG_PRT15_AG
.set FAN_DRIVE__AMUX, CYREG_PRT15_AMUX
.set FAN_DRIVE__BIE, CYREG_PRT15_BIE
.set FAN_DRIVE__BIT_MASK, CYREG_PRT15_BIT_MASK
.set FAN_DRIVE__BYP, CYREG_PRT15_BYP
.set FAN_DRIVE__CTL, CYREG_PRT15_CTL
.set FAN_DRIVE__DM0, CYREG_PRT15_DM0
.set FAN_DRIVE__DM1, CYREG_PRT15_DM1
.set FAN_DRIVE__DM2, CYREG_PRT15_DM2
.set FAN_DRIVE__DR, CYREG_PRT15_DR
.set FAN_DRIVE__INP_DIS, CYREG_PRT15_INP_DIS
.set FAN_DRIVE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set FAN_DRIVE__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set FAN_DRIVE__LCD_EN, CYREG_PRT15_LCD_EN
.set FAN_DRIVE__MASK, 0x01
.set FAN_DRIVE__PORT, 15
.set FAN_DRIVE__PRT, CYREG_PRT15_PRT
.set FAN_DRIVE__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set FAN_DRIVE__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set FAN_DRIVE__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set FAN_DRIVE__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set FAN_DRIVE__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set FAN_DRIVE__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set FAN_DRIVE__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set FAN_DRIVE__PS, CYREG_PRT15_PS
.set FAN_DRIVE__SHIFT, 0
.set FAN_DRIVE__SLW, CYREG_PRT15_SLW

/* Input_Reg */
.set Input_Reg_sts_sts_reg__0__MASK, 0x01
.set Input_Reg_sts_sts_reg__0__POS, 0
.set Input_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Input_Reg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Input_Reg_sts_sts_reg__MASK, 0x01
.set Input_Reg_sts_sts_reg__MASK_REG, CYREG_B0_UDB06_MSK
.set Input_Reg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Input_Reg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB06_ST

/* LCD_RESET */
.set LCD_RESET__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set LCD_RESET__0__MASK, 0x08
.set LCD_RESET__0__PC, CYREG_PRT3_PC3
.set LCD_RESET__0__PORT, 3
.set LCD_RESET__0__SHIFT, 3
.set LCD_RESET__AG, CYREG_PRT3_AG
.set LCD_RESET__AMUX, CYREG_PRT3_AMUX
.set LCD_RESET__BIE, CYREG_PRT3_BIE
.set LCD_RESET__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LCD_RESET__BYP, CYREG_PRT3_BYP
.set LCD_RESET__CTL, CYREG_PRT3_CTL
.set LCD_RESET__DM0, CYREG_PRT3_DM0
.set LCD_RESET__DM1, CYREG_PRT3_DM1
.set LCD_RESET__DM2, CYREG_PRT3_DM2
.set LCD_RESET__DR, CYREG_PRT3_DR
.set LCD_RESET__INP_DIS, CYREG_PRT3_INP_DIS
.set LCD_RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LCD_RESET__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LCD_RESET__LCD_EN, CYREG_PRT3_LCD_EN
.set LCD_RESET__MASK, 0x08
.set LCD_RESET__PORT, 3
.set LCD_RESET__PRT, CYREG_PRT3_PRT
.set LCD_RESET__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LCD_RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LCD_RESET__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LCD_RESET__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LCD_RESET__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LCD_RESET__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LCD_RESET__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LCD_RESET__PS, CYREG_PRT3_PS
.set LCD_RESET__SHIFT, 3
.set LCD_RESET__SLW, CYREG_PRT3_SLW

/* PWM_DRIVE */
.set PWM_DRIVE__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set PWM_DRIVE__0__MASK, 0x02
.set PWM_DRIVE__0__PC, CYREG_PRT2_PC1
.set PWM_DRIVE__0__PORT, 2
.set PWM_DRIVE__0__SHIFT, 1
.set PWM_DRIVE__AG, CYREG_PRT2_AG
.set PWM_DRIVE__AMUX, CYREG_PRT2_AMUX
.set PWM_DRIVE__BIE, CYREG_PRT2_BIE
.set PWM_DRIVE__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PWM_DRIVE__BYP, CYREG_PRT2_BYP
.set PWM_DRIVE__CTL, CYREG_PRT2_CTL
.set PWM_DRIVE__DM0, CYREG_PRT2_DM0
.set PWM_DRIVE__DM1, CYREG_PRT2_DM1
.set PWM_DRIVE__DM2, CYREG_PRT2_DM2
.set PWM_DRIVE__DR, CYREG_PRT2_DR
.set PWM_DRIVE__INP_DIS, CYREG_PRT2_INP_DIS
.set PWM_DRIVE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PWM_DRIVE__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PWM_DRIVE__LCD_EN, CYREG_PRT2_LCD_EN
.set PWM_DRIVE__MASK, 0x02
.set PWM_DRIVE__PORT, 2
.set PWM_DRIVE__PRT, CYREG_PRT2_PRT
.set PWM_DRIVE__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PWM_DRIVE__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PWM_DRIVE__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PWM_DRIVE__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PWM_DRIVE__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PWM_DRIVE__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PWM_DRIVE__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PWM_DRIVE__PS, CYREG_PRT2_PS
.set PWM_DRIVE__SHIFT, 1
.set PWM_DRIVE__SLW, CYREG_PRT2_SLW

/* Pin_Drive */
.set Pin_Drive__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_Drive__0__MASK, 0x08
.set Pin_Drive__0__PC, CYREG_PRT2_PC3
.set Pin_Drive__0__PORT, 2
.set Pin_Drive__0__SHIFT, 3
.set Pin_Drive__AG, CYREG_PRT2_AG
.set Pin_Drive__AMUX, CYREG_PRT2_AMUX
.set Pin_Drive__BIE, CYREG_PRT2_BIE
.set Pin_Drive__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Drive__BYP, CYREG_PRT2_BYP
.set Pin_Drive__CTL, CYREG_PRT2_CTL
.set Pin_Drive__DM0, CYREG_PRT2_DM0
.set Pin_Drive__DM1, CYREG_PRT2_DM1
.set Pin_Drive__DM2, CYREG_PRT2_DM2
.set Pin_Drive__DR, CYREG_PRT2_DR
.set Pin_Drive__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Drive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Drive__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Drive__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Drive__MASK, 0x08
.set Pin_Drive__PORT, 2
.set Pin_Drive__PRT, CYREG_PRT2_PRT
.set Pin_Drive__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Drive__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Drive__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Drive__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Drive__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Drive__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Drive__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Drive__PS, CYREG_PRT2_PS
.set Pin_Drive__SHIFT, 3
.set Pin_Drive__SLW, CYREG_PRT2_SLW

/* PWM_BUZZER */
.set PWM_BUZZER__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set PWM_BUZZER__0__MASK, 0x04
.set PWM_BUZZER__0__PC, CYREG_PRT1_PC2
.set PWM_BUZZER__0__PORT, 1
.set PWM_BUZZER__0__SHIFT, 2
.set PWM_BUZZER__AG, CYREG_PRT1_AG
.set PWM_BUZZER__AMUX, CYREG_PRT1_AMUX
.set PWM_BUZZER__BIE, CYREG_PRT1_BIE
.set PWM_BUZZER__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWM_BUZZER__BYP, CYREG_PRT1_BYP
.set PWM_BUZZER__CTL, CYREG_PRT1_CTL
.set PWM_BUZZER__DM0, CYREG_PRT1_DM0
.set PWM_BUZZER__DM1, CYREG_PRT1_DM1
.set PWM_BUZZER__DM2, CYREG_PRT1_DM2
.set PWM_BUZZER__DR, CYREG_PRT1_DR
.set PWM_BUZZER__INP_DIS, CYREG_PRT1_INP_DIS
.set PWM_BUZZER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWM_BUZZER__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWM_BUZZER__LCD_EN, CYREG_PRT1_LCD_EN
.set PWM_BUZZER__MASK, 0x04
.set PWM_BUZZER__PORT, 1
.set PWM_BUZZER__PRT, CYREG_PRT1_PRT
.set PWM_BUZZER__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWM_BUZZER__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWM_BUZZER__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWM_BUZZER__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWM_BUZZER__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWM_BUZZER__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWM_BUZZER__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWM_BUZZER__PS, CYREG_PRT1_PS
.set PWM_BUZZER__SHIFT, 2
.set PWM_BUZZER__SLW, CYREG_PRT1_SLW

/* PWM_Driver_PWMUDB */
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_Driver_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_Driver_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Driver_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_Driver_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set PWM_Driver_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Driver_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Driver_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Driver_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Driver_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Driver_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set PWM_Driver_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_Driver_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_Driver_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB10_A0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB10_A1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB10_D0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB10_D1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB10_F0
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB10_F1
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_Driver_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL

/* WaveDAC8_1_BuffAmp_ABuf */
.set WaveDAC8_1_BuffAmp_ABuf__CR, CYREG_OPAMP3_CR
.set WaveDAC8_1_BuffAmp_ABuf__MX, CYREG_OPAMP3_MX
.set WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK, 0x08
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK, 0x08
.set WaveDAC8_1_BuffAmp_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set WaveDAC8_1_BuffAmp_ABuf__SW, CYREG_OPAMP3_SW
.set WaveDAC8_1_BuffAmp_ABuf__TR0, CYREG_OPAMP3_TR0
.set WaveDAC8_1_BuffAmp_ABuf__TR1, CYREG_OPAMP3_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC3_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC3_TST

/* WaveDAC8_1_Wave1_DMA */
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 1
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_1_Wave2_DMA */
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 2
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* Pin_Current */
.set Pin_Current__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_Current__0__MASK, 0x40
.set Pin_Current__0__PC, CYREG_PRT2_PC6
.set Pin_Current__0__PORT, 2
.set Pin_Current__0__SHIFT, 6
.set Pin_Current__AG, CYREG_PRT2_AG
.set Pin_Current__AMUX, CYREG_PRT2_AMUX
.set Pin_Current__BIE, CYREG_PRT2_BIE
.set Pin_Current__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Current__BYP, CYREG_PRT2_BYP
.set Pin_Current__CTL, CYREG_PRT2_CTL
.set Pin_Current__DM0, CYREG_PRT2_DM0
.set Pin_Current__DM1, CYREG_PRT2_DM1
.set Pin_Current__DM2, CYREG_PRT2_DM2
.set Pin_Current__DR, CYREG_PRT2_DR
.set Pin_Current__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Current__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Current__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Current__MASK, 0x40
.set Pin_Current__PORT, 2
.set Pin_Current__PRT, CYREG_PRT2_PRT
.set Pin_Current__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Current__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Current__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Current__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Current__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Current__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Current__PS, CYREG_PRT2_PS
.set Pin_Current__SHIFT, 6
.set Pin_Current__SLW, CYREG_PRT2_SLW

/* Pin_Voltage */
.set Pin_Voltage__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_Voltage__0__MASK, 0x80
.set Pin_Voltage__0__PC, CYREG_PRT2_PC7
.set Pin_Voltage__0__PORT, 2
.set Pin_Voltage__0__SHIFT, 7
.set Pin_Voltage__AG, CYREG_PRT2_AG
.set Pin_Voltage__AMUX, CYREG_PRT2_AMUX
.set Pin_Voltage__BIE, CYREG_PRT2_BIE
.set Pin_Voltage__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_Voltage__BYP, CYREG_PRT2_BYP
.set Pin_Voltage__CTL, CYREG_PRT2_CTL
.set Pin_Voltage__DM0, CYREG_PRT2_DM0
.set Pin_Voltage__DM1, CYREG_PRT2_DM1
.set Pin_Voltage__DM2, CYREG_PRT2_DM2
.set Pin_Voltage__DR, CYREG_PRT2_DR
.set Pin_Voltage__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_Voltage__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_Voltage__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_Voltage__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_Voltage__MASK, 0x80
.set Pin_Voltage__PORT, 2
.set Pin_Voltage__PRT, CYREG_PRT2_PRT
.set Pin_Voltage__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_Voltage__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_Voltage__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_Voltage__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_Voltage__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_Voltage__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_Voltage__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_Voltage__PS, CYREG_PRT2_PS
.set Pin_Voltage__SHIFT, 7
.set Pin_Voltage__SLW, CYREG_PRT2_SLW

/* Counter_Buzz_CounterUDB */
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Counter_Buzz_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_Buzz_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_Buzz_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* DRIVE_SELECT */
.set DRIVE_SELECT__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set DRIVE_SELECT__0__MASK, 0x01
.set DRIVE_SELECT__0__PC, CYREG_PRT2_PC0
.set DRIVE_SELECT__0__PORT, 2
.set DRIVE_SELECT__0__SHIFT, 0
.set DRIVE_SELECT__AG, CYREG_PRT2_AG
.set DRIVE_SELECT__AMUX, CYREG_PRT2_AMUX
.set DRIVE_SELECT__BIE, CYREG_PRT2_BIE
.set DRIVE_SELECT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set DRIVE_SELECT__BYP, CYREG_PRT2_BYP
.set DRIVE_SELECT__CTL, CYREG_PRT2_CTL
.set DRIVE_SELECT__DM0, CYREG_PRT2_DM0
.set DRIVE_SELECT__DM1, CYREG_PRT2_DM1
.set DRIVE_SELECT__DM2, CYREG_PRT2_DM2
.set DRIVE_SELECT__DR, CYREG_PRT2_DR
.set DRIVE_SELECT__INP_DIS, CYREG_PRT2_INP_DIS
.set DRIVE_SELECT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set DRIVE_SELECT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set DRIVE_SELECT__LCD_EN, CYREG_PRT2_LCD_EN
.set DRIVE_SELECT__MASK, 0x01
.set DRIVE_SELECT__PORT, 2
.set DRIVE_SELECT__PRT, CYREG_PRT2_PRT
.set DRIVE_SELECT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set DRIVE_SELECT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set DRIVE_SELECT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set DRIVE_SELECT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set DRIVE_SELECT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set DRIVE_SELECT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set DRIVE_SELECT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set DRIVE_SELECT__PS, CYREG_PRT2_PS
.set DRIVE_SELECT__SHIFT, 0
.set DRIVE_SELECT__SLW, CYREG_PRT2_SLW

/* REV_POLARITY */
.set REV_POLARITY__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set REV_POLARITY__0__MASK, 0x02
.set REV_POLARITY__0__PC, CYREG_PRT0_PC1
.set REV_POLARITY__0__PORT, 0
.set REV_POLARITY__0__SHIFT, 1
.set REV_POLARITY__AG, CYREG_PRT0_AG
.set REV_POLARITY__AMUX, CYREG_PRT0_AMUX
.set REV_POLARITY__BIE, CYREG_PRT0_BIE
.set REV_POLARITY__BIT_MASK, CYREG_PRT0_BIT_MASK
.set REV_POLARITY__BYP, CYREG_PRT0_BYP
.set REV_POLARITY__CTL, CYREG_PRT0_CTL
.set REV_POLARITY__DM0, CYREG_PRT0_DM0
.set REV_POLARITY__DM1, CYREG_PRT0_DM1
.set REV_POLARITY__DM2, CYREG_PRT0_DM2
.set REV_POLARITY__DR, CYREG_PRT0_DR
.set REV_POLARITY__INP_DIS, CYREG_PRT0_INP_DIS
.set REV_POLARITY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set REV_POLARITY__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set REV_POLARITY__LCD_EN, CYREG_PRT0_LCD_EN
.set REV_POLARITY__MASK, 0x02
.set REV_POLARITY__PORT, 0
.set REV_POLARITY__PRT, CYREG_PRT0_PRT
.set REV_POLARITY__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set REV_POLARITY__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set REV_POLARITY__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set REV_POLARITY__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set REV_POLARITY__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set REV_POLARITY__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set REV_POLARITY__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set REV_POLARITY__PS, CYREG_PRT0_PS
.set REV_POLARITY__SHIFT, 1
.set REV_POLARITY__SLW, CYREG_PRT0_SLW

/* PWM_BACKLIGHT */
.set PWM_BACKLIGHT__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set PWM_BACKLIGHT__0__MASK, 0x20
.set PWM_BACKLIGHT__0__PC, CYREG_PRT3_PC5
.set PWM_BACKLIGHT__0__PORT, 3
.set PWM_BACKLIGHT__0__SHIFT, 5
.set PWM_BACKLIGHT__AG, CYREG_PRT3_AG
.set PWM_BACKLIGHT__AMUX, CYREG_PRT3_AMUX
.set PWM_BACKLIGHT__BIE, CYREG_PRT3_BIE
.set PWM_BACKLIGHT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PWM_BACKLIGHT__BYP, CYREG_PRT3_BYP
.set PWM_BACKLIGHT__CTL, CYREG_PRT3_CTL
.set PWM_BACKLIGHT__DM0, CYREG_PRT3_DM0
.set PWM_BACKLIGHT__DM1, CYREG_PRT3_DM1
.set PWM_BACKLIGHT__DM2, CYREG_PRT3_DM2
.set PWM_BACKLIGHT__DR, CYREG_PRT3_DR
.set PWM_BACKLIGHT__INP_DIS, CYREG_PRT3_INP_DIS
.set PWM_BACKLIGHT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PWM_BACKLIGHT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PWM_BACKLIGHT__LCD_EN, CYREG_PRT3_LCD_EN
.set PWM_BACKLIGHT__MASK, 0x20
.set PWM_BACKLIGHT__PORT, 3
.set PWM_BACKLIGHT__PRT, CYREG_PRT3_PRT
.set PWM_BACKLIGHT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PWM_BACKLIGHT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PWM_BACKLIGHT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PWM_BACKLIGHT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PWM_BACKLIGHT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PWM_BACKLIGHT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PWM_BACKLIGHT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PWM_BACKLIGHT__PS, CYREG_PRT3_PS
.set PWM_BACKLIGHT__SHIFT, 5
.set PWM_BACKLIGHT__SLW, CYREG_PRT3_SLW

/* VOLTAGE_SELECT */
.set VOLTAGE_SELECT__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set VOLTAGE_SELECT__0__MASK, 0x80
.set VOLTAGE_SELECT__0__PC, CYREG_PRT12_PC7
.set VOLTAGE_SELECT__0__PORT, 12
.set VOLTAGE_SELECT__0__SHIFT, 7
.set VOLTAGE_SELECT__AG, CYREG_PRT12_AG
.set VOLTAGE_SELECT__BIE, CYREG_PRT12_BIE
.set VOLTAGE_SELECT__BIT_MASK, CYREG_PRT12_BIT_MASK
.set VOLTAGE_SELECT__BYP, CYREG_PRT12_BYP
.set VOLTAGE_SELECT__DM0, CYREG_PRT12_DM0
.set VOLTAGE_SELECT__DM1, CYREG_PRT12_DM1
.set VOLTAGE_SELECT__DM2, CYREG_PRT12_DM2
.set VOLTAGE_SELECT__DR, CYREG_PRT12_DR
.set VOLTAGE_SELECT__INP_DIS, CYREG_PRT12_INP_DIS
.set VOLTAGE_SELECT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set VOLTAGE_SELECT__MASK, 0x80
.set VOLTAGE_SELECT__PORT, 12
.set VOLTAGE_SELECT__PRT, CYREG_PRT12_PRT
.set VOLTAGE_SELECT__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set VOLTAGE_SELECT__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set VOLTAGE_SELECT__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set VOLTAGE_SELECT__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set VOLTAGE_SELECT__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set VOLTAGE_SELECT__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set VOLTAGE_SELECT__PS, CYREG_PRT12_PS
.set VOLTAGE_SELECT__SHIFT, 7
.set VOLTAGE_SELECT__SIO_CFG, CYREG_PRT12_SIO_CFG
.set VOLTAGE_SELECT__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set VOLTAGE_SELECT__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set VOLTAGE_SELECT__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set VOLTAGE_SELECT__SLW, CYREG_PRT12_SLW

/* ResistiveTouch_1_ADC_DEC */
.set ResistiveTouch_1_ADC_DEC__COHER, CYREG_DEC_COHER
.set ResistiveTouch_1_ADC_DEC__CR, CYREG_DEC_CR
.set ResistiveTouch_1_ADC_DEC__DR1, CYREG_DEC_DR1
.set ResistiveTouch_1_ADC_DEC__DR2, CYREG_DEC_DR2
.set ResistiveTouch_1_ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ResistiveTouch_1_ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ResistiveTouch_1_ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ResistiveTouch_1_ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ResistiveTouch_1_ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ResistiveTouch_1_ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ResistiveTouch_1_ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ResistiveTouch_1_ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ResistiveTouch_1_ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ResistiveTouch_1_ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ResistiveTouch_1_ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ResistiveTouch_1_ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ResistiveTouch_1_ADC_DEC__PM_ACT_MSK, 0x01
.set ResistiveTouch_1_ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ResistiveTouch_1_ADC_DEC__PM_STBY_MSK, 0x01
.set ResistiveTouch_1_ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ResistiveTouch_1_ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ResistiveTouch_1_ADC_DEC__SR, CYREG_DEC_SR
.set ResistiveTouch_1_ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ResistiveTouch_1_ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ResistiveTouch_1_ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ResistiveTouch_1_ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ResistiveTouch_1_ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ResistiveTouch_1_ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ResistiveTouch_1_ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ResistiveTouch_1_ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ResistiveTouch_1_ADC_DSM */
.set ResistiveTouch_1_ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ResistiveTouch_1_ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ResistiveTouch_1_ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ResistiveTouch_1_ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ResistiveTouch_1_ADC_DSM__CLK, CYREG_DSM0_CLK
.set ResistiveTouch_1_ADC_DSM__CR0, CYREG_DSM0_CR0
.set ResistiveTouch_1_ADC_DSM__CR1, CYREG_DSM0_CR1
.set ResistiveTouch_1_ADC_DSM__CR10, CYREG_DSM0_CR10
.set ResistiveTouch_1_ADC_DSM__CR11, CYREG_DSM0_CR11
.set ResistiveTouch_1_ADC_DSM__CR12, CYREG_DSM0_CR12
.set ResistiveTouch_1_ADC_DSM__CR13, CYREG_DSM0_CR13
.set ResistiveTouch_1_ADC_DSM__CR14, CYREG_DSM0_CR14
.set ResistiveTouch_1_ADC_DSM__CR15, CYREG_DSM0_CR15
.set ResistiveTouch_1_ADC_DSM__CR16, CYREG_DSM0_CR16
.set ResistiveTouch_1_ADC_DSM__CR17, CYREG_DSM0_CR17
.set ResistiveTouch_1_ADC_DSM__CR2, CYREG_DSM0_CR2
.set ResistiveTouch_1_ADC_DSM__CR3, CYREG_DSM0_CR3
.set ResistiveTouch_1_ADC_DSM__CR4, CYREG_DSM0_CR4
.set ResistiveTouch_1_ADC_DSM__CR5, CYREG_DSM0_CR5
.set ResistiveTouch_1_ADC_DSM__CR6, CYREG_DSM0_CR6
.set ResistiveTouch_1_ADC_DSM__CR7, CYREG_DSM0_CR7
.set ResistiveTouch_1_ADC_DSM__CR8, CYREG_DSM0_CR8
.set ResistiveTouch_1_ADC_DSM__CR9, CYREG_DSM0_CR9
.set ResistiveTouch_1_ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ResistiveTouch_1_ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ResistiveTouch_1_ADC_DSM__MISC, CYREG_DSM0_MISC
.set ResistiveTouch_1_ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ResistiveTouch_1_ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ResistiveTouch_1_ADC_DSM__REF0, CYREG_DSM0_REF0
.set ResistiveTouch_1_ADC_DSM__REF1, CYREG_DSM0_REF1
.set ResistiveTouch_1_ADC_DSM__REF2, CYREG_DSM0_REF2
.set ResistiveTouch_1_ADC_DSM__REF3, CYREG_DSM0_REF3
.set ResistiveTouch_1_ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ResistiveTouch_1_ADC_DSM__SW0, CYREG_DSM0_SW0
.set ResistiveTouch_1_ADC_DSM__SW2, CYREG_DSM0_SW2
.set ResistiveTouch_1_ADC_DSM__SW3, CYREG_DSM0_SW3
.set ResistiveTouch_1_ADC_DSM__SW4, CYREG_DSM0_SW4
.set ResistiveTouch_1_ADC_DSM__SW6, CYREG_DSM0_SW6
.set ResistiveTouch_1_ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ResistiveTouch_1_ADC_DSM__TST0, CYREG_DSM0_TST0
.set ResistiveTouch_1_ADC_DSM__TST1, CYREG_DSM0_TST1

/* ResistiveTouch_1_ADC_Ext_CP_Clk */
.set ResistiveTouch_1_ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ResistiveTouch_1_ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ResistiveTouch_1_ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ResistiveTouch_1_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ResistiveTouch_1_ADC_Ext_CP_Clk__INDEX, 0x00
.set ResistiveTouch_1_ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ResistiveTouch_1_ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ResistiveTouch_1_ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ResistiveTouch_1_ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ResistiveTouch_1_ADC_IRQ */
.set ResistiveTouch_1_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ResistiveTouch_1_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ResistiveTouch_1_ADC_IRQ__INTC_MASK, 0x20000000
.set ResistiveTouch_1_ADC_IRQ__INTC_NUMBER, 29
.set ResistiveTouch_1_ADC_IRQ__INTC_PRIOR_NUM, 7
.set ResistiveTouch_1_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ResistiveTouch_1_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ResistiveTouch_1_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ResistiveTouch_1_ADC_theACLK */
.set ResistiveTouch_1_ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ResistiveTouch_1_ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ResistiveTouch_1_ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ResistiveTouch_1_ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ResistiveTouch_1_ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ResistiveTouch_1_ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ResistiveTouch_1_ADC_theACLK__INDEX, 0x00
.set ResistiveTouch_1_ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ResistiveTouch_1_ADC_theACLK__PM_ACT_MSK, 0x01
.set ResistiveTouch_1_ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ResistiveTouch_1_ADC_theACLK__PM_STBY_MSK, 0x01

/* ResistiveTouch_1_xm */
.set ResistiveTouch_1_xm__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set ResistiveTouch_1_xm__0__MASK, 0x80
.set ResistiveTouch_1_xm__0__PC, CYREG_PRT1_PC7
.set ResistiveTouch_1_xm__0__PORT, 1
.set ResistiveTouch_1_xm__0__SHIFT, 7
.set ResistiveTouch_1_xm__AG, CYREG_PRT1_AG
.set ResistiveTouch_1_xm__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_1_xm__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_1_xm__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_1_xm__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_1_xm__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_1_xm__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_1_xm__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_1_xm__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_1_xm__DR, CYREG_PRT1_DR
.set ResistiveTouch_1_xm__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_1_xm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_1_xm__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_1_xm__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_1_xm__MASK, 0x80
.set ResistiveTouch_1_xm__PORT, 1
.set ResistiveTouch_1_xm__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_1_xm__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_1_xm__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_1_xm__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_1_xm__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_1_xm__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_1_xm__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_1_xm__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_1_xm__PS, CYREG_PRT1_PS
.set ResistiveTouch_1_xm__SHIFT, 7
.set ResistiveTouch_1_xm__SLW, CYREG_PRT1_SLW

/* ResistiveTouch_1_xp */
.set ResistiveTouch_1_xp__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set ResistiveTouch_1_xp__0__MASK, 0x40
.set ResistiveTouch_1_xp__0__PC, CYREG_PRT1_PC6
.set ResistiveTouch_1_xp__0__PORT, 1
.set ResistiveTouch_1_xp__0__SHIFT, 6
.set ResistiveTouch_1_xp__AG, CYREG_PRT1_AG
.set ResistiveTouch_1_xp__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_1_xp__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_1_xp__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_1_xp__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_1_xp__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_1_xp__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_1_xp__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_1_xp__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_1_xp__DR, CYREG_PRT1_DR
.set ResistiveTouch_1_xp__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_1_xp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_1_xp__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_1_xp__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_1_xp__MASK, 0x40
.set ResistiveTouch_1_xp__PORT, 1
.set ResistiveTouch_1_xp__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_1_xp__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_1_xp__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_1_xp__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_1_xp__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_1_xp__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_1_xp__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_1_xp__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_1_xp__PS, CYREG_PRT1_PS
.set ResistiveTouch_1_xp__SHIFT, 6
.set ResistiveTouch_1_xp__SLW, CYREG_PRT1_SLW

/* ResistiveTouch_1_ym */
.set ResistiveTouch_1_ym__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set ResistiveTouch_1_ym__0__MASK, 0x20
.set ResistiveTouch_1_ym__0__PC, CYREG_PRT1_PC5
.set ResistiveTouch_1_ym__0__PORT, 1
.set ResistiveTouch_1_ym__0__SHIFT, 5
.set ResistiveTouch_1_ym__AG, CYREG_PRT1_AG
.set ResistiveTouch_1_ym__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_1_ym__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_1_ym__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_1_ym__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_1_ym__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_1_ym__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_1_ym__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_1_ym__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_1_ym__DR, CYREG_PRT1_DR
.set ResistiveTouch_1_ym__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_1_ym__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_1_ym__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_1_ym__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_1_ym__MASK, 0x20
.set ResistiveTouch_1_ym__PORT, 1
.set ResistiveTouch_1_ym__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_1_ym__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_1_ym__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_1_ym__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_1_ym__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_1_ym__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_1_ym__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_1_ym__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_1_ym__PS, CYREG_PRT1_PS
.set ResistiveTouch_1_ym__SHIFT, 5
.set ResistiveTouch_1_ym__SLW, CYREG_PRT1_SLW

/* ResistiveTouch_1_yp */
.set ResistiveTouch_1_yp__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set ResistiveTouch_1_yp__0__MASK, 0x10
.set ResistiveTouch_1_yp__0__PC, CYREG_PRT1_PC4
.set ResistiveTouch_1_yp__0__PORT, 1
.set ResistiveTouch_1_yp__0__SHIFT, 4
.set ResistiveTouch_1_yp__AG, CYREG_PRT1_AG
.set ResistiveTouch_1_yp__AMUX, CYREG_PRT1_AMUX
.set ResistiveTouch_1_yp__BIE, CYREG_PRT1_BIE
.set ResistiveTouch_1_yp__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ResistiveTouch_1_yp__BYP, CYREG_PRT1_BYP
.set ResistiveTouch_1_yp__CTL, CYREG_PRT1_CTL
.set ResistiveTouch_1_yp__DM0, CYREG_PRT1_DM0
.set ResistiveTouch_1_yp__DM1, CYREG_PRT1_DM1
.set ResistiveTouch_1_yp__DM2, CYREG_PRT1_DM2
.set ResistiveTouch_1_yp__DR, CYREG_PRT1_DR
.set ResistiveTouch_1_yp__INP_DIS, CYREG_PRT1_INP_DIS
.set ResistiveTouch_1_yp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ResistiveTouch_1_yp__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ResistiveTouch_1_yp__LCD_EN, CYREG_PRT1_LCD_EN
.set ResistiveTouch_1_yp__MASK, 0x10
.set ResistiveTouch_1_yp__PORT, 1
.set ResistiveTouch_1_yp__PRT, CYREG_PRT1_PRT
.set ResistiveTouch_1_yp__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ResistiveTouch_1_yp__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ResistiveTouch_1_yp__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ResistiveTouch_1_yp__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ResistiveTouch_1_yp__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ResistiveTouch_1_yp__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ResistiveTouch_1_yp__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ResistiveTouch_1_yp__PS, CYREG_PRT1_PS
.set ResistiveTouch_1_yp__SHIFT, 4
.set ResistiveTouch_1_yp__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 75000000
.set BCLK__BUS_CLK__KHZ, 75000
.set BCLK__BUS_CLK__MHZ, 75
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x00000007
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
