Id,Autor,Titel,Jahr,Typ,Zeitschrift,Thema1,Cluster,Gamification,Abstraktion,Institution,Zugriff,Preis,Dokumentation,Zitationen
1,"P. W. C. Prasad, A. Alsadoon, A. Beg, A. Chan ",Using Simulators for Teaching Computer Organization And Architecture,2016,Journal Article,Computer Applications in Engineering Education,Assembler,Programmierung,0,1,1,3,0,0,41
2,"Z. Radivojevic, Z. Stanisavljevic, M. Punt",Configurable Simulator For Computer Architecture And Organization,2018,Journal Article,Computer Applications in Engineering Education,Prozessor,Prozessoren und Architekturen,0,1,1,2,2,2,9
3,"D. Camarmas-Alonso,  F. Garcia-Carballeira,  A. Calderon-Mateos,  E. del-Pozo-Punal",CREATOR: An Educational Integrated Development Environment for RISC-V Programming,2024,Journal Article,IEEE Access,RISC,Prozessoren und Architekturen,0,1,1,0,0,0,4
4,"M. Dogan, K. Ötzoprak, M. Resit Tolun",Teaching Computer Architecture by Designing and Simulating Processors from their Bits and Bytes,2024,Journal Article,PeerJ Computer Science,MIPS,Prozessoren und Architekturen,0,1,1,1,0,0,2
5,"P. Fuentes, C. Camarero, D. Herreros, V. Mateev, F. Vallejo, C. Martinez",Addressing Student Fatigue in Computer Architecture Courses,2022,Journal Article,IEEE Transactions on Learning Technologies,Einsatz echter Hardware,Hardware und Logik,0,0,1,1,2,0,5
6,"L. Moreno, C. Gonzalez, I. Castilla, E. Gonzalez, J. Sigue",Applying a Constructivist and Collaborative Methodological Approach in Engineering Education,2007,Journal Article,Computers and Education,Superskalarität,Prozessoren und Architekturen,0,1,1,3,0,0,172
7,"B. Garcia Fernandez, X. Del Toro, M. J. Santofimia, J. Dorado, F. J. Villanueva, D. Villa",Robotics vs. Game-Console-Based Platforms to Learn Computer Architecture,2020,Journal Article,IEEE Access,Einsatz echter Hardware,Hardware und Logik,0,0,1,2,1,2,9
8,"D. Patti, A. Spadaccini, M. Palesi, F. Fazzino, V. Catania",Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator,2012,Journal Article,IEEE Transactions on Education,MIPS,Prozessoren und Architekturen,0,1,1,3,0,0,39
9,"J. Michelic, T Dobravec",SicSim: A Simulator of the Educational SIC/XE Computer for a System Software Course,2015,Journal Article,Computer Applications in Engineering Education,Prozessor,Prozessoren und Architekturen,0,1,1,0,0,0,17
10,"J. H. Lee, S. S. Lee, H. Chang Yu, T. Su",Pipelined CPU Design With FPGA in Teaching Computer Architecture,2012,Journal Article,IEEE Transactions on Education,Pipelining,Prozessoren und Architekturen,0,1,1,0,1,0,56
11,"S. Z. Sweidan, K. A. Darabkh",A new Efficient Assembly Language Teaching Aid for Intel Processors,2015,Journal Article,Computer Applications in Engineering Education,Assembler,Programmierung,0,1,1,2,2,1,18
12,L. Ribas-Xirgo,Yet Another Simple Processor (YASP) for Introductory Courses on Computer Architecture,2010,Journal Article,IEEE Transactions on Industrial Electronics,Prozessor,Prozessoren und Architekturen,0,1,1,3,0,0,11
13,"J. Djordjevic, B. Nikolic, A. Milenkovic",Flexible Web-Based Educational System form Teaching Computer Architecture and Organization,2005,Journal Article,IEEE Transactions on Education,Rechnerarchitektur,Grundlagen und Theorien,0,1,1,0,0,0,117
14,"S. N. Soares, F. R. Wagner",T\&D-Bench-Innovative Combined Support for Education and Research in Computer Architecture and Embedded Systems,2011,Journal Article,IEEE Transactions on Education,ADL,Grundlagen und Theorien,0,1,1,2,2,2,15
15,"C. Gomez, M. E. Gomez, J. Sahuquillo",Bringing Real Processors to Labs,2015,Journal Article,Computer Applications in Engineering Education,Prozessor,Prozessoren und Architekturen,0,1,1,1,0,0,4
16,"L. Moreno, E. J. Gonzales, B. Popescu, J. Toledo, J. Torres, C. Gonzales",MNEME: A Memory Hierarchy Simulator for an Engineering Computer Architecture Course,2011,Journal Article,Computer Applications in Engineering Education,Speicherhierarchie,Speicher und Performance,0,1,1,1,0,0,10
17,"L. Jingmei, W. Yanxia, Z. Guoyin, M. Chaoguang, L. Xiang, S. Changting",Application of WINDLX Simulator in Teaching Practice to Solve the Structural and Control Related in the Pipeline,2018,Book Section,"E-Learning, e-Education and Online Training",Pipelining,Prozessoren und Architekturen,0,1,1,1,2,0,0
18,"L. Moreno, C. Gonzalez, I. Castilla, E. Gonzalez, J. Sigue",Use of Constructivism and Collaborative Teaching in an ILP Processors Course,2007,Journal Article,IEEE Transactions on Education,Superskalarität,Prozessoren und Architekturen,0,1,1,3,0,0,56
19,"N. Gbanovic, J. Djordjevic, B. Nikolic",Software Package for an Educational Computer System,2003,Journal Article,International Journal of Electrical Engineering an Education,Prozessor,Prozessoren und Architekturen,0,1,1,2,2,2,3
20,"C. Yehezkel, W. Yurcik, M. Pearson, D. Armstrong","Three Simulator Tools for Teaching Computer Architecture: EasyCPU, Little Man Computer, and RTLSim",2001,Journal Article,Journal on Educational Resources in Computing,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,95
21,"L. Null, J. Lobur",MarieSim: The MARIE Computer Simulator,2003,Journal Article,Journal on Educational Resources in Computing,Assembler,Programmierung,0,1,1,1,0,0,51
22,D. Skrien,CPU Sim 3.1: A Tool for Simulating Computer Architectures for Computer Organization Classes,2001,Journal Article,Journal on Educational Resources in Computing,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,72
23,B. J. Shelburne,A PDP-8 Emulator Program,2002,Journal Article,Journal on Educational Resources in Computing,Assembler,Programmierung,0,1,1,0,0,0,5
24,"B. Dugan, J. Zahorjan",The Sloop ISA and the SMOK Toolkit,2002,Journal Article,Journal on Educational Resources in Computing,Prozessor,Prozessoren und Architekturen,0,1,1,2,2,0,3
25,F. Menczer,OAMulator: A Teaching Resource to Introduce Computer Architecture Concepts,2001,Journal Article,Journal on Educational Resources in Computing,Assembler,Programmierung,0,1,1,0,0,0,10
26,H. Osborne,The Postroom Computer,2001,Journal Article,Journal on Educational Resources in Computing,CPU,Prozessoren und Architekturen,0,1,1,2,2,2,11
27,P. M. Papazoglou,A Hybrid Simulation Platform for Learning Microprozessors,2018,Journal Article,Computer Applications in Engineering Education,Mikroprozessor,Prozessoren und Architekturen,0,1,1,1,2,0,6
28,"M. A. V. Rodriguez, J. M. S. Perez, J. A. G. Pulido",An Educational Tool for Testing Caches on Symmetric Multiprocessors,2001,Journal Article,Microprocessors and Microsystems,Cache,Speicher und Performance,0,1,1,1,0,0,26
29,"A. Stojkovic, J. Djordjevic, B. Nikolic",WASP: A Web-Based Simulator for an Educational Pipelined Processor,2007,Journal Article,International Journal of Electrical Engineering and Education,Pipelining,Prozessoren und Architekturen,0,1,1,0,2,0,9
30,"P. Paczula, R. Tutajewicz, R. Brzeski, H. Zghidi, A. Momot, E. Pluciennik, A. Duszenki, S. Kozielski, D. Mrozek",Cloud as a Platform for W-Machine Didactic Computer Simulator,2022,Conference Paper,ICCS 2022 Lecture Notes in Computer Science,Mikroprozessor,Prozessoren und Architekturen,0,1,1,0,2,0,0
31,"M. Brox, A. Gernoviez, M. A. Montijano, E. Herruzo, C. D. Moreno",SICOME 2.0: A teaching Simulator for Computer Architecture,2018,Conference Paper,Technologies Applied to Electronics Teaching Conference,CPU,Prozessoren und Architekturen,0,1,1,1,2,1,3
32,"B. Liang, T. Wang, X. Bai, H. Zhao",Sparrow: A Teaching CPU Simulator Based on Windows with Graphical User Interface,2023,Conference Paper,International Symposium on Computer Science and Intelligent Control,Prozessor,Prozessoren und Architekturen,0,1,1,1,2,0,0
33,"B. Nova, J. C. Ferreira, A. Araujo",Tool to Support Computer Architecture Teaching and Learning,2013,Conference Paper,International Conference of the Portuguese Society for Engineering Education,MIPS,Prozessoren und Architekturen,0,1,1,3,0,0,32
34,M. B. Petersen,Ripes: A Visual Computer Architecture Simulator,2021,Conference Paper,Workshop on Computer Architecture Education,RISC,Prozessoren und Architekturen,0,1,1,3,0,0,2
35,"B. Atanasovski, S. Ristov, M. Gusev, N. Anchev",EDUCache Simulator for Teaching Computer Architecture and Organization,2013,Conference Paper,Global Engineering Education Conference,Cache,Speicher und Performance,0,1,1,1,0,0,17
36,H. Grunbacher,Teaching Computer Architecture/Organisation Using Simulators,1998,Conference Paper,Annual Frontiers in Education Conference,Pipelining,Prozessoren und Architekturen,0,1,1,1,0,0,44
37,"H. Oztekin, F. Termurtas, A. Gulbag",BZK.SAU: Implementing a hardware and software-based Computer Architecture Simulator for Educational Purpose,2010,Conference Paper,International Conference On Computer Design and Applications,Mikroprozessor,Prozessoren und Architekturen,0,1,1,1,2,0,26
38,"H. Osborne, W. Yurcik",The Educational Range of Vital Simulations of the Little Man Computer Architecture Paradigm,2002,Conference Paper,Global Engineering Education Conference,Von-Neumann-Architektur,Grundlagen und Theorien,0,1,1,2,0,0,11
39,"M. A. Lusco, C. E. Stroud",PSIM: A Processor SIMulator for Basic Computer Architecture and Operation Education,2010,Conference Paper,IEEE SoutheastCon ,Prozessor,Prozessoren und Architekturen,0,1,1,1,2,0,7
40,J. D. Carpinelli,The Very Simple CPU Simulator,2002,Conference Paper,Annual Frontiers in Education,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,20
41,"N. U. Sadad, A. Afrin, Md. N. Islam Mondal",SP-1: Design and Simulation of 4-bit Simple CPU on Logisim for Computer Architecture Education,2022,Conference Paper,"International Conference on Electrical, Computer and Telecommunication Engineering",CPU,Prozessoren und Architekturen,0,1,1,1,0,0,2
42,"A. Mosallaei, K. E. Isaacs, Y. Sun",Looking into the Black Box: Monitoring Computer Architecture Simulations in Real-Time with AkitaRTM,2024,Conference Paper,International Symposium on Microarchitecture,Monitoring,Monitoring,0,0,1,1,0,0,1
43,"L. Gyu-Hyeon, M. Dongmoon, B. Ilkwon, K. Jangwoo",Cryogenic Computer Architecture Modeling with Memory-Side Case Studies,2019,Conference Paper,Annual International Symposium on Computer Architecture,Temperatur,Speicher und Performance,0,0,1,1,0,0,53
44,"S. L. Harris, D. Chaver, L. Pinuel, J. I. Gomez-Perez, M. H. Liaqat, Z. L. Kakakhel",Rvfpga: Using a RISC-V Core Targeted to an FPGA in Computer Architecture Education,2021,Conference Paper,International Conference on Field-Programmable Logic and Applications,RISC,Prozessoren und Architekturen,0,1,1,1,0,0,30
45,"H. Sarjoughian, Y. Chen, K. Burger",A Component-Based Visual Simulator for MIPS32 Processors,2008,Conference Paper,Annual Frontiers in Education Conference,MIPS,Prozessoren und Architekturen,0,1,1,1,2,0,18
46,"Y. Ruey-Fong, K. Yongmin",Development and Implementation of an Educational Simulator Software Package for a Specific Microprogramming Architecture,1986,Journal Article,IEEE Transactions on Education,Mikroprogrammierung,Prozessoren und Architekturen,0,1,1,1,2,0,21
47,"M. Cutler, R. R. Eckert",A Microprogrammed Computer Simulator,1987,Journal Article,IEEE Transactions on Education,Mikroprogrammierung,Prozessoren und Architekturen,0,1,1,2,2,0,25
48,L. Xuejun,Computer Architecture Simulators for Different Instruction Formats,2019,Conference Paper,International Conference on Computational Science and Computational Intelligence,Assembler,Programmierung,0,1,1,1,2,0,4
49,L. Xuejun,More on Computer Architecture Simulators for Different Instruction Formats,2020,Conference Paper,International Conference on Computational Science and Computational Intelligence,Assembler,Programmierung,0,1,1,1,0,1,2
50,"Y. Xiaohang, S. Aboughalyoun, D. Williamson, A. Nixon",Cache Memory Simulators: A Comparative Study,2004,Conference Paper,IEEE SoutheastCon,Cache,Speicher und Performance,0,1,1,1,2,0,3
51,M. Besim,Modern Computer Architecture Teaching and Learning Support: An Experience in Evaluation,2011,Journal Article,IEEE Xplore,CPU,Prozessoren und Architekturen,0,1,1,3,0,0,12
52,"M. Asri, A. Pedram, L. K. John, A. Gerstlauer",Simulator Calibration for Accelerator Rich Architecture Studies,2016,Conference Paper,"International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation",CPU,Prozessoren und Architekturen,0,0,1,1,0,0,11
53,"L. Wen-jie, S. Li, Z. Wang",A lightweight instruction-set simulator for teaching of dynamic instruction scheduling,2016,Conference Paper,International Conference on Computer Science and Education,Pipelining,Prozessoren und Architekturen,0,1,1,2,2,2,2
54,"R. Desikan, D. Burger, S. W. Keckler",Measuring Experimental Error in Microprocessor simulation,2001,Conference Paper,Annual International Symposium on Computer Architecture,Mikroprozessor,Prozessoren und Architekturen,0,1,2,1,2,0,327
55,"F. Garcia-Caballeira, A. Calderon-Mateos, S. Alonso-Monsalve, J. Prieto-Cepeda","WepSIM: An Online Interactive Educational Simulator Integrating Microdesign, Microprogramming, and A",2020,Journal Article,IEEE Transactions on Learning Technologies,Mikroprozessor,Prozessoren und Architekturen,0,1,1,3,0,0,13
56,"B. Hatfield, M. Rieker, Lan Jin",Incorporating Simulation and Implementation into Teaching Computer Organization and Architecture,2005,Conference Paper,Frontiers in Education,FPGA,Hardware und Logik,0,1,1,1,1,1,16
57,"M. Cutler, R. R. Eckert",Microprogrammed Computer Simulator Tools,1990,Journal Article,IEEE Transactions on Education,Assembler,Programmierung,0,0,2,1,0,0,7
58,"J. Klein, I. Boybat, Y. M. Qureshi, M. Dazzi, A. Levisse, G. Ansaloni",ALPINE: Analog In-Memory Acceleration With Tight Processor Integration for Deep Learning,2003,Journal Article,IEEE Transactions on Computers,AIMC,Grundlagen und Theorien,0,0,2,1,0,0,20
59,"A. Florea, A. F. Klein, V. Badea, M. Stefanescu, A. Gellert",Using FOCAP Tool for Teaching Microarchitecture Simulation and Optimization,2013,Conference Paper,International Conference on System Theory,Superskalarität,Prozessoren und Architekturen,0,1,1,3,0,0,1
60,"L. Eeckhout, R. H. Bell, B. Stougie, K. De Bosschere, L. K. John",Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies,2004,Conference Paper,Annual International Symposium on Computer Architecture,Mikroprozessor,Prozessoren und Architekturen,0,0,2,1,2,0,162
61,"J. D. Carpinelli, F. Jaramillo",Simulation Tools for Digital Design and Computer Organization and Architecture,2001,Conference Paper,Annual Frontiers in Education Conference,Mikroprozessor,Prozessoren und Architekturen,0,1,1,3,0,0,21
62,"E. Larraza-Mendiluze, O. A. Gallego, O. A. Uriarte, J. I. M. Aramburu, J. F. L. Mugika",Basic Concepts of Computer Architecture Through Games and Game Development,2024,Journal Article,IEEE Revista Iberoamericana De Technologias Del Aprendizaje,Grundkenntnisse,Grundlagen und Theorien,1,1,1,2,2,0,1
63,"G. P. Silva, J. A. dos S. Borges",A Didactic Processor and Simulator for IoT,2018,Conference Paper,International Conference of the Portuguese Society for Engineering Educatio,IoT,Systeme und Anwendungen,0,1,1,1,2,0,3
64,"A. Borg, J. B. Chen, N. P. Jouppi",A Simulation Based Study of TLB Performance,1992,Conference Paper,Annual International Symposium on Computer Architecture,TLB,Speicher und Performance,0,0,2,1,2,0,205
65,"D. Castellis-Rufas, D. Novo, X. Martorell",An Educational Tool to Analyze the Hardware/Software Integration in RISC-V Systems,2024,Conference Paper,Conference on Design of Circuits and Integrated Systems,HDL,Hardware und Logik,0,1,1,1,0,0,1
66,"M. Khairy, Z. Shen, T. M. Aamodt, T. G. Rogers",Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling,2020,Conference Paper,Annual International Symposium on Computer Architecture,GPU,GPU,0,0,2,1,0,0,397
67,"P. M. Papazoglou, A. Moschos",OpenHardSim: An Open Source Hardware Based Simulator For Learning Microprocessors,2017,Conference Paper,IEEE Global Engineering Education Conference ,Mikroprozessor,Prozessoren und Architekturen,0,1,1,2,0,1,4
68,O. Ozturk,Multicore Education Through Simulation,2011,Journal Article,IEEE Transactions on Education,Prozessor,Prozessoren und Architekturen,0,1,1,1,1,0,17
69,"C. Curtsinger, Jerod Weinman",PIPS: An Instruction Set Architecture for Teaching Computer Organization,2021,Conference Paper,IEEE Workshop on Computer Architecture Eduction,RISC,Prozessoren und Architekturen,0,1,1,1,1,0,4
70,"J. Mendes, Rajesh C. Panicker","RISCALAR: A Cycle-Approximate, Parametrisable RISC-V Microarchitecture Explorer \& Simulator",2024,Conference Paper,IEEE International Symposium on Circuits and Systems ,RISC,Prozessoren und Architekturen,0,1,1,1,0,0,1
71,"O. A. Siddiqui, S. Mahmood, R. Hasan, A. R. Khan",Simulators as a Teaching Aid for Computer Architecture and Organization,2012,Conference Paper,International Conference on Intelligent Human-Machine Systems and Cybernetics,Digitale Logik,Hardware und Logik,0,1,1,1,0,0,15
72,"H. Grünbacher, M. Khosravipour",WinDLX and MIPSim Pipeline Simulators for Teaching Computer Architecture,1996,Journal Article,IEEE Symposium and Workshop on Engineering of Computer-Based Systems,Pipelining,Prozessoren und Architekturen,0,1,1,1,2,0,26
73,"L. M. N. Coutinho, J. L. D. Mendes, C. A. P. S. Martins",MSCSim - Multilevel and Split Cache Simulator,2006,Conference Paper,Frontiers in Education,Cache,Speicher und Performance,0,1,1,1,2,0,29
74,"I. Almasri, G. Abandon, A. Shhadeh, A. Shahrour",Universal ISA Simulator with soft Processor FPGA Implementation,2011,Conference Paper,IEEE Jordan Conference on Applied Electrical Engineering and Computing Technologies,FPGA,Hardware und Logik,0,0,2,1,1,0,7
75,"D. Camarmas-Alonso,  F. Garcia-Carballeira,  A. Calderon-Mateos",A New Generic Simulator for the Teaching of Assembly Programming,2021,Conference Paper,Latin American Computing Conference,Assembler,Programmierung,0,1,1,0,0,0,3
76,"E. S. Cordeiro, I. G. A. Stefani, T. C. A. P. Soares,  C. A. P. S. Martins",DCMSIM: Didactic Cache Memory Simulator,2003,Conference Paper,Annual Frontiers in Education,Cache,Speicher und Performance,0,1,1,1,2,0,18
77,"M. H. H. Ichsan, W. Kurniawan",Design and Implementation 8 bit CPU Architecture on Logisim for Undergraduate Learning Support,2017,Conference Paper,International Conference on Sustainable Information Engineering and Technology ,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,14
78,"J. Tian Chia, Smitha K. G.",Educational Simulator for Analyzing Pipelined LEGv8 (subset of ARMv8) Architecture,2023,Conference Paper,IEEE Region 10 Conference,Assembler,Programmierung,0,1,1,0,0,0,1
79,"Md T. Kabir, M. Tahmid Bari, A. L. Haque",ViSiMIPS: Visual simulator of MIPS32 pipelined processor,2011,Conference Paper,International Conference on Computer Science and Education,MIPS,Prozessoren und Architekturen,0,1,1,1,0,0,25
80,"D. Xiang Lim, K. G. Smitha",Pipelined MIPS Simulation: A plug-in to MARS simulator for supporting pipeline simulation and branch prediction,2019,Conference Paper,IEEE International Conference on Engineering,MIPS,Prozessoren und Architekturen,0,1,1,1,0,0,6
81,"D. Neebel, C. Augeri, G. MacMillan, L. Baird, A. de-Freitas",Work in Progress - A Visual Cache Memory Simulator,2005,Conference Paper,Frontiers in Education,Cache,Speicher und Performance,0,1,1,1,2,0,3
82,"R. Poss, M. Lankamp, Q. Yang, J. Fu, I. Uddin, C. R. Jesshope",MGSim - A Simulation Environment for Multi-Core Research and Education,2013,Journal Article,"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation",Grundkenntnisse,Grundlagen und Theorien,0,1,1,1,0,0,19
83,A. Clements,Practical Computer Architecture with Python and ARM: An introductory guide for enthusiasts and students to learn how computers work and program their own,2023,Book,Packt Publishing,Grundkenntnisse,Grundlagen und Theorien,0,1,1,1,0,0,0
84,M. Yang,To What Extent Virtual Simulation Technology Can Aid Education?,2021,Conference Paper,International Workshop on Artificial Intelligence and Education ,VR,Systeme und Anwendungen,0,1,1,2,2,0,2
85,"Y. Sun, T. Baruah, S. A. Mojumber, S. Dong, X. Gong, S. Treadway",MGPUSim: Enabling Multi-GPU Performance Modeling and Optimization,2019,Conference Paper,Annual International Symposium on Computer Architecture ,GPU,GPU,0,0,2,1,0,0,146
86,"J. Whangbo, C. L. Zhang, K. Anderson, A. Gonzalez, R. Gupta",FireAxe: Partitioned FPGA-Accelerated Simulation of Large-Scale RTL Designs,2024,Conference Paper,International Symposium on Computer Architecture,FPGA,Hardware und Logik,0,0,2,1,0,0,1
87,"J. Viera, N. Roma, G. Falcao, P. Tomas",gem5-ndp: Near-Data Processing Architecture Simulation From Low Level Caches to DRAM,2022,Conference Paper,International Symposium on Computer Architecture and High Performance Computing,Cache,Speicher und Performance,0,0,2,1,0,0,8
88,"N. Krim, J. Porquet-Lupine",VRV: A Versatile RISC-V Simulator for Education,2025,Conference Paper,ACM Technical Symposium on Computer Science Education,RISC,Prozessoren und Architekturen,0,1,1,1,0,0,0
89,N. Manjikain,Enhancements and applications of the SimpleScalar simulator for undergraduate and graduate computer architecture education,2000,Conference Paper,Computer Architecture Education,Cache,Speicher und Performance,0,1,1,1,2,0,8
90,B. P. Railing,CADSS: Computer Architecture Design Simulator for Students,2024,Conference Paper,Workshop on Computer Architecture Education,Grundkenntnisse,Grundlagen und Theorien,0,1,1,1,0,0,1
91,"E. Miller, J. Squire",esim: A Structural Design Language and Simulator for Computer Architecture Education,2000,Conference Paper,Workshop on Computer Architecture Education,VHDL,Hardware und Logik,0,1,1,1,0,0,8
92,Z. Ahmed,Roro8: A Fantasy Computer for Computer Architecture and Organization Education,2024,Conference Paper,ACM Technical Symposium on Computer Science Education,Mikroprozessor,Prozessoren und Architekturen,0,1,1,2,2,0,0
93,"R. Koitz-Hritov, F. Mandl, F. Wotawa",VisOpt - Visualization of Compiler Optimizations for Computer Science Education,2025,Conference Paper,ACM Technical Symposium on Computer Science Education,Compiler,Programmierung,0,0,1,1,0,0,1
94,"P. K. Wintz, Y. Sonmez, P. Griffioen, M. Xu, S. Oh, H. Litz, R. H Sanfelice, M. Arcak",Sharc: Simulator for Hardware Architecture and Real-time Control,2025,Conference Paper,ACM International Conference on Hybrid Systems: Computation and Control,Mikroprozessor,Prozessoren und Architekturen,0,1,1,1,0,0,0
95,D. K. Houngninou,FLIP: A RISC-V Visual Computer Architecture Simulator for K-12,2023,Conference Paper,ACM Technical Symposium on Computer Science Education,RISC,Prozessoren und Architekturen,0,1,1,1,1,0,0
96,"B. Siever, M. J. Hall, J. Feher, R. D. Chamberlain",Teaching Digital Logic and Computer Architecture Using Open Source Tools,2025,Conference Paper,ACM International Conference on Computing Frontiers,FPGA,Hardware und Logik,0,1,1,2,0,0,0
97,"C. Qian, S. Chen, A. Goodney",Bridging Simulation and Hardware: A Holistic Platform for Teaching in Computer Architecture and Operating Systems,2025,Conference Paper,ACM Technical Symposium on Computer Science Education,CPU,Prozessoren und Architekturen,0,1,1,3,2,0,0
98,"J. Jaros, M. Majer, J. Horky, J. Vavra",Web-Based Simulator of Superscalar RISC-V Processor,2025,Conference Paper,Workshops of the International Conference on High Performance Computing,RISC,Prozessoren und Architekturen,0,1,1,3,1,0,1
99,X. Hu,SWSS-FS: An Enhanced Sunway Full-System Architecture Simulator,2024,Conference Paper,International Conference on Computational Modeling,Mikroprozessor,Prozessoren und Architekturen,0,1,1,0,0,0,0
100,"A. C. Harris, H. Jack",An Approach for a Project-Based Digital Logic Design Course Using an Innovative Simulator,2024,Conference Paper,Workshop on Computer Architecture Education,Digitale Logik,Hardware und Logik,0,1,1,1,2,0,2
101,"R. Agrawal, S. Bandara, A. Ehret, M. Isakov, M. Mark, M. A. Kinsy",The BRISC-V Platform: A Practical Teaching Approach for Computer Architecture,2019,Conference Paper,Workshop on Computer Architecture Education,RISC,Prozessoren und Architekturen,0,1,1,3,0,0,36
102,"A. Underwood, J. E. Stine",An Emphasis on Memory and Processor Interactions in Undergraduate Computer Architecture Education,2019,Conference Paper,Workshop on Computer Architecture Education,FPGA,Hardware und Logik,0,1,1,1,2,0,0
103,"S. Engels, M. Badr, T. Whatley",Enhancing MIPS Assembly Language Education with Saturn,2025,Conference Paper,ACM Conference on Innovation and Technology in Computer Science Education,MIPS,Prozessoren und Architekturen,0,1,1,3,0,0,0
104,"C. Bao Ly, C. Norris",LY86-64: A Web-based Simulator for the Y86-64 PIPE Architecture,2022,Conference Paper,ACM Southeast Conference,Pipelining,Prozessoren und Architekturen,0,1,1,0,0,0,1
105,"R. Liu, C. Zenke, C. Liu, A. Holmes, P. Thornton, D. J. Malan",Teaching CS50 with AI: Leveraging Generative Artificial Intelligence in Computer Science Education,2024,Conference Paper,ACM Technical Symposium on Computer Science Education,AI,AI,0,1,1,0,0,0,211
106,"Mahdu Zahedi, Muah Abu Lebdeh, Christopher Bengel, Dirk Wouters, Stephan Mentaal, Manuel Le Gallo, Abu Sebastian, Stephan Wong, Said Hamdioui",MNEMOSENE: Tile Architecture and Simulator for Memristor-based Computation-in-memory,2022,Journal Article,ACM Journal on Emerging Technologies in Computing Systems,Cache,Speicher und Performance,0,0,1,1,0,0,24
107,"J. Zhang, C. Zhang, L. Ma, J. Zhang",Construction and Research of IT Education Platform Based on Virtual Simulation Technology,2025,Conference Paper,Guangdong-Hong Kong-Macao Greater Bay Area Education Digitalization and Computer Science International Conference,VR,Systeme und Anwendungen,0,1,1,2,2,2,0
108,"L. O. L. Caminha, A. B. Marques",D-LEARN: A digital game for Software Architecture education,2024,Conference Paper,Brazilian Symposium on Information Systems,VR,Systeme und Anwendungen,1,1,1,1,0,0,1
109,"L. Höper, C. Schulte",New Perspectives on the Future of Computing Education: Teaching and Learning Explanatory Models,2024,Conference Paper,Koli Calling International Conference on Computing Education Research,AI,AI,0,1,1,2,2,2,1
110,"T. Y. Yeh, M. Sterner, C. Bell, A. Chalize Cowe",Visualization with Experiential Learning to Encourage Participation and Research in Computer Architecture,2024,Conference Paper,Workshop on Computer Architecture Education,Grundkenntnisse,Grundlagen und Theorien,0,1,1,1,0,0,0
111,"J. Guo, D. Wu, C. Ma, H. Yu, G. Su, L. Luo, Y. Xu, N. Zhang",Poster: A Hybrid Virtual-Real Emulation Platform for Computer Network Education,2024,Conference Paper,ACM SIGCOMM 2024 Conference: Posters and Demos,VR,Systeme und Anwendungen,0,1,1,2,2,2,0
112,"S. Xu, H. Wen, H. Pan, D. Dominguez, D. Hu, X. Zhang",Classroom Simulacra: Building Contextual Student Generative Agents in Online Education for Learning Behavioral Simulation,2024,Conference Paper,CHI Conference on Human Factors in Computing Systems,AI,AI,0,0,1,1,2,0,5
113,"L. Wang, X. Du",Design and Implementation of a Higher Vocational Education Resource Sharing Platform Based on Cloud Computing,2025,Conference Paper,International Conference on Big Data and Informatization Education,Cloud Computing,Systeme und Anwendungen,0,0,3,1,2,0,0
114,"Y. Li, Y. Bao, G. Wang, X. Mei, P. Vaid, A. Ghosh, A. Jog, D. Bunander, A. Joshi, Y. Sun",TrioSim: A Lightweight Simulator for Large-Scale DNN Workloads on Multi-GPU Systems,2025,Conference Paper,Annual International Symposium on Computer Architecture,AI,AI,0,0,2,1,2,0,0
115,K. L. Porkony,Creating a Computer Simulator as a CS1 Student Project,2015,Conference Paper,ACM Technical Symposium on Computer Science Education,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,4
116,"M. Saed, Y. H. Chou, L. Liu, T. Nowicki, T. M. Aamodt",Vulkan-Sim: A GPU Architecture Simulator for Ray Tracing,2023,Conference Paper,Annual IEEE/ACM International Symposium on Microarchitectur,GPU,GPU,0,0,2,1,0,0,27
117,"V. Giannou, B. Mamalis",An Indicative Demanding Teaching Scenario for Primary Education with the Support of a Multi-layer Fog  Computing Architecture,2023,Conference Paper,Pan-Hellenic Conference on Informatics,Allgemein,Grundlagen und Theorien,0,0,0,1,0,0,0
118,"L. Steiner, T. Psota, M. Mórz, D. Christ, M. Jung, N. Wehn",DRAMPower 5: An Open-Source Power Simulator for Current Generation DRAM Standards,2025,Conference Paper,Rapid Simulation and Performance Evaluation for Design,Cache,Speicher und Performance,0,0,2,1,0,0,0
119,"F. G. Sue, M. Caesar",Towards Immersive Cloud-Based IoT Education,2025,Journal Article,ACM SIGCOMM Computer Communication Review,VR,Systeme und Anwendungen,0,1,1,1,0,0,0
120,"Z. Cheng, X. Xiang, C. Hu",Teaching Research and Practice for Computer Composition and Structure Based on Network-on-Chip,2025,Conference Paper,International Conference on Big Data and Informatization Education,NoC,Prozessoren und Architekturen,0,1,1,1,0,0,0
121,"M. Lütke Dreimann, B. Friesel, O. Spinczyk",HetSim: A Simulator for Task-based Scheduling on Heterogeneous Hardware,2024,Conference Paper,International Conference on Performance Engineering,GPU,GPU,0,0,2,1,0,0,7
122,"J. Priker, A. Dengel, M. Holly, S. Safikani",Virtual Reality in Computer Science Education: A Systematic Review,2020,Conference Paper,ACM Symposium on Virtual Reality Software and Technology,VR,Systeme und Anwendungen,0,1,1,1,0,0,139
123,M. Hesson,Computer Simulator: An Educational Tool for Computer Architecture,2023,Journal Article,American Journal of Applied Sciences,Cache,Speicher und Performance,0,1,1,1,2,2,10
124,F. Tangorra,A Multi-Level Computer Architecture Simulator,1999,Journal Article,Systems Communications,Mikroprogrammierung,Prozessoren und Architekturen,0,1,1,1,2,0,0
125,M. Gusev,Simulators for courses in advance computer architecture,2005,Journal Article,Electronics and Energetics,Mikroprogrammierung,Prozessoren und Architekturen,0,1,1,3,0,0,1
126,"I. Branovic, R. Giorgi, E. Martinelli",WebMIPS: A New Web-Based MIPS Simulation Environment for Computer Architecture Education,2004,Conference Paper,Workshop on Computer Architecture Education,MIPS,Prozessoren und Architekturen,0,1,1,1,2,0,76
127,"M. Isabel Garcia, S. Rodriguer, A. Perez, A. Garcia",p88110: A Graphical Simulator for Computer Architecture and Organization Course,2009,Journal Article,IEEE Transactions on Education,RISC,Prozessoren und Architekturen,0,1,1,1,2,0,35
128,F. Tangorra,The role of the computer architecture simulator in the laboratory,1990,Journal Article,SSIGCSE Bulletin,Assembler,Programmierung,0,1,1,1,2,1,14
129,"W. Kurniawan, M. H. H. Ichsan",Teaching and learning support for computer architecture and organization courses design on computer engineering and computer science for undergraduate: A review,2017,Conference Paper,"International Conference on Electrical Engineering, Computer Science and Informatics",CPU,Prozessoren und Architekturen,0,1,1,1,0,0,17
130,"T. Stanley, V. Chetty, M. Styles, S. Jung, F. Duarte, T. J. Lee, M. Gunter, L. Fife",Teaching Computer Architecture Through Simulation (A Brief Evaluation of CPU Simulators),2012,Journal Article,Journal of Computing Sciences in Colleges,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,17
131,"Y. Imai, I. Masatoshi, Y. Moritoh",Evaluation of Visual Computer Simulator for Computer Architecture,2013,Journal Article,International Association for Development of the Information Society ,Assembler,Programmierung,0,1,1,3,0,0,2
132,M. Besim,YASS: A System Simulator for Operationg System and Computer Architecture Teaching and Learning,2013,Journal Article,European Journal of Science and Mathematics Education,Grundkenntnisse,Grundlagen und Theorien,0,1,1,1,2,0,16
133,"T. Kurihara, J. F. Maxnuck Soares, L. T. M. Rainheitte",The Use of MARIE CPU Simulator in the Computer Architecture (CA) Course: An Exploratoy Analysis to Assess the Students' Percepton of Learning,2016,Journal Article,Journal of Literature and Art Studies,CPU,Prozessoren und Architekturen,0,1,1,1,0,0,1
134,R. N. Ibbett,Computer architecture visualisation techniques,1999,Journal Article,Microprocessors and Microsystems,Prozessor,Prozessoren und Architekturen,0,1,1,1,0,0,13
135,"M. Holland, J. Harris, S. Hauck",Harnessing FPGAs for computer architecture education,2003,Conference Paper,IEEE International Conference on Microelectronic Systems Education,FPGA,Hardware und Logik,0,1,1,1,1,0,46
136,"R. Hasan, S. Mahmood",Survey and Evaluation of Simulators Suitable for Teaching for Computer Architecture and Organization,2012,Conference Paper,UKACC International Conference on Control,MIPS,Prozessoren und Architekturen,0,1,1,1,0,0,25
137,"S. Rigo, M. Juliato, R. Azevedo, G. Araujo, P. Centoducatto",Teaching computer architecture using an architecture description language,2004,Conference Paper,Computer architecture education,HDL,Hardware und Logik,0,1,1,1,1,0,16
138,"W. Yurcik, J. Vila, L. Brumbaugh",An Interactive Web-Based Simulation of a General Computer Architecture,2000,Conference Paper,IEEE International Conference on Engineering and Computer Education,Assembler,Programmierung,0,1,1,0,2,0,26
139,"L. Ang, K. P. Kah",Simulator Building as a Problem-Based Learning Approach for Teaching Students in a Computer Architecture Course,2008,Journal Article,Journal of Educational Technology,Grundkenntnisse,Grundlagen und Theorien,0,1,1,1,0,1,1
140,"S. Ristov, M. Gusev, B. Atanasovski, N. Anchev",Using EDUCache simulator for the computer architecture and organization course,2013,Journal Article,International Journal of Engineering Pedagogy,Cache,Speicher und Performance,0,1,1,1,2,0,9
141,"A. M. DeNardo, A. S. Pyzdrowski",A study of the effectiveness of computer-based simulations in teaching computer architecture,2020,Book,Multimedia and Megachange,Grundkenntnisse,Grundlagen und Theorien,1,1,1,1,2,1,5
142,P. Bose,Use of architectural simulation tools in education,1995,Conference Paper,Computer Architecture Education,Cache,Speicher und Performance,0,1,1,1,0,0,1
143,"M. D. Theys, P. A. Troy",Lessons learned from teaching computer architecture to computer science students,2003,Conference Paper,Annual Frontiers in Education,MIPS,Prozessoren und Architekturen,1,1,1,2,2,2,11
144,E. Z. Bem. L. Petelczyc,MiniMIPS: A simulation project for the computer architecture laboratory,2003,Journal Article,ACM SIGCSE Bulleting,MIPS,Prozessoren und Architekturen,1,1,1,1,0,0,30
145,"R. N. Ibbet, F. Mallat",Computer architecture simulation applets for use in teaching,2003,Conference Paper,Annual Frontiers in Education Conference,Speicherhierarchie,Speicher und Performance,0,1,1,0,0,0,8
146,"Y. Imai, K. Kaneko, M. Nakagawa",A Web-based Visual Simulator with Communication Support and its Application to Computer Architecture Education,2007,Conference Paper,IEEE International Conference on Advanced Learning Technologies,Grundkenntnisse,Grundlagen und Theorien,1,1,1,1,0,0,6
147,K. M. Al-Aubidy,Teaching Computer Organization and Architecture Using Simulation and FPGA Applications,2007,Journal Article,Journal of Computer Science,FPGA,Hardware und Logik,0,1,1,1,1,0,13
148,M. Brorsson,MipsIt - A Simulation and Development Environment Using Animation for Computer Architecture Education,2002,Conference Paper,Computer architecture education,MIPS,Prozessoren und Architekturen,0,1,1,1,2,0,56
149,R. Giorgi,FREESS: An Educational Simulator of a RISC‑V‑Inspired Superscalar Processor Based on Tomasulo’s Algorithm,2025,Conference Paper,WCAE,RISC,Prozessoren und Architekturen,0,1,1,1,0,0,0
150,"R. Giorgi, G. Mariotti",WebRISC‑V: A 64‑bit RISC‑V Pipeline Simulator for Computer Architecture Classes,2025,Conference Paper,RISC-V Summit Europe,RISC,Prozessoren und Architekturen,0,1,1,0,0,0,0
151,"A. Mokhtari, D. Rawls, T. Huynh, J. Green, M. A. Salehi",E2C: A Visual Simulator to Reinforce Education of Heterogeneous Computing Systems,2023,Conference Paper,IEEE International Parallel and Distributed Processing Symposium Workshops,FPGA,Hardware und Logik,0,1,1,1,2,0,3
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
,,,,,,,,,,,,,,

