<?xml version="1.0"?>
<!-- This file defines how Trace attributes are available for a device.
	 This information is used by Trace subsystem to find out setup parameters 
	 and way to access and configure those parameters. 
 -->
<!-- Trace Setup Attributes for Faraday Device -->
<device id="TI TMX320C6657xx family" value="0x0B97A02F" mask="0x0FFFFFFF" HW_revision="1.0" XML_version="1.0">

<FileVersion version="2.0.0.0" Copyright="Copyright (c) 2005-2007 Texas Instruments"></FileVersion>

	<trace_routes>
		<route>
			<source source="C66X_0"/>
			<link module=""/>
			<sink module=""/>
			<pin module="MOD_DRM"/>
		</route> 
		
		<route>
			<source source="C66X_1"/>
			<link module=""/>
			<sink module=""/>
			<pin module="MOD_DRM"/>
		</route> 
		
		<route>
			<source source="C66X_0"/>
			<link module=""/>
			<sink module="MOD_ETB0"/>
			<pin module=""/>
		</route> 
		
		<route>
			<source source="C66X_1"/>
			<link module=""/>
			<sink module="MOD_ETB1"/>
			<pin module=""/>
		</route> 

		<!-- STM uses ETB as receiver -->
		<route>
			<source source="CSSTM_0"/>
			<link module=""/>
			<sink module="MOD_ETBSYS"/>
			<pin module=""/>
		</route> 
		
		<!-- STM uses Pin (DRM) as receiver -->
		<route>
			<source source="CSSTM_0"/>
			<link module=""/>
			<sink module=""/>
			<pin module="MOD_DRM"/>
		</route>
								
	</trace_routes>
	
	<!-- Supported proc access mechanisms for the device -->
	<procs>
		<!-- C64x+ DSP core -->
		<proc id="C66X_0" kind="tms320c66xx" traceid="1">
			<identifier>
				<register id="DNUM" address="DNUM" page="" addrunit="" width="32" type="reg"/>
				<value idvalue="0x0" />
			</identifier> 
			
		</proc> 
		
		<proc id="C66X_1" kind="tms320c66xx" traceid="2">
			<identifier>
				<register id="DNUM" address="DNUM" page="" addrunit="" width="32" type="reg"/>
				<value idvalue="0x1" />
			</identifier> 
			
		</proc>		
		
		<!-- STM -->
		<proc id="CSSTM_0" kind="cs_stm">
			<identifier>
				<register id="BASE_ADDRESS" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x02421000" />
			</identifier> 
		</proc>	
		
		<!-- CSETB -->
		<proc id="CSETB_SYS" kind="cs_etb" traceid="10">
			<identifier>
				<register id="BASE_ADDRESS" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x02850000" />
			</identifier> 
			
		</proc>		
	</procs>
	
	<!-- Available Trace sources for the device -->
	<sources>
		<!-- DSP Trace source -->
		<source id="C66X_0" proc="C66X_0" stmmaster = "true">
			<components>
				<component module="MOD_RADTF0"/>
				<component module="MOD_DRMMAP"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_TRACEPLLUNIT" description="" value="2"/>
				<characteristic id="DEV_CHAR_TRACEPLLBASE" value="0x02310000"/>
				<characteristic id="DEV_CHAR_TRACEPINCNT" value="20"/> 
				<characteristic id="DEV_CHAR_GEMTYPE" value="0"/> 
				<characteristic id="DEV_CHAR_DRM_COREID" value="0"/> 
			</characteristics>
		</source> 
		
		<source id="C66X_1" proc="C66X_1" stmmaster = "true">
			<components>
				<component module="MOD_RADTF1"/>
				<component module="MOD_DRMMAP"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_TRACEPLLUNIT" description="" value="2"/>
				<characteristic id="DEV_CHAR_TRACEPLLBASE" value="0x02310000"/>
				<characteristic id="DEV_CHAR_TRACEPINCNT" value="20"/> 
				<characteristic id="DEV_CHAR_GEMTYPE" value="0"/> 
				<characteristic id="DEV_CHAR_DRM_COREID" value="1"/> 
			</characteristics>
		</source> 
		
		<source id="CSSTM_0" proc="CSSTM_0" stmmaster = "true">
			<components>
				<component module="MOD_STMMASTERS_CONTROL"/>
				<component module="MOD_SWMASTER0"/>
				<component module="MOD_PREPROCESS"/>
				<component module="MOD_CPTRACER0"/>
				<component module="MOD_CONFIGINFO"/>
			</components> 
			<characteristics>
				<characteristic id="CHAR_MAXEXPORTFREQMHZ" value="83"/>
				<characteristic id="DEV_CHAR_STMTYPE" value="3"/>
				<characteristic id="DEV_CHAR_STM_BASEADDRESS" value="0x82421000"/>
				<characteristic id="DEV_CHAR_PPFMODULENUM" value="2"/>
				<!-- This is the base address for STM clock control register -->
				<characteristic id="DEV_CHAR_STM_CM_BASEADDRESS" value="0x02310000"/>
				<!-- Default enable SW master of ModenaSS(0x0), IVA_HD0(0x08), GEM with MMU on (0x28),  and Ducati(0x38)  -->
				<characteristic id="DEV_CHAR_STM_SW_MASTER_DEFAULT" value="0x38280800"/>
				<!-- Default enable HW master of CPT Local L2 0-3, MSMC, DDR-QM_M, CFG-TAC(No SCR_6p_A)-->
				<characteristic id="DEV_CHAR_STM_HW_MASTER_DEFAULT" value="0x908C8880"/>
				<!-- This is the PLL_DIV unit number used by STM -->
				<characteristic id="DEV_CHAR_STM_PLL_UNIT_NUM" value="4"/>
				<!-- This is the DRM base address -->
				<characteristic id="DEV_CHAR_DRMBASE_ADDR" value="0x82420000"/>
			</characteristics>
		</source>				
	</sources>


	<!-- Available modules asscoiated with various modules in the device -->
	<modules> 		
			<module id="MOD_SWMASTER0" kind="STM" proc="CSSTM_0" version="2.0" >
			<registers>
				<register id="ATB_CONFIG" address="0x02421044" page="0" addrunit="4" width="32" type="mem" />		
				<register id="ATB_POINTER" address="0x02421048" page="0" addrunit="4" width="32" type="mem" />		
			</registers>

			<mapping id="masterid.name">
				<map masterid="0x00" name="C66X_0"/>						
				<map masterid="0x08" name="C66X_0"/>										
				<map masterid="0x01" name="C66X_1"/>						
				<map masterid="0x09" name="C66X_1"/>	

			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x00" proc="C66X_0"/>
				<map masterid="0x08" proc="C66X_0"/>
				<map masterid="0x01" proc="C66X_1"/>
				<map masterid="0x09" proc="C66X_1"/>				
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecodeUnitSoftwareMessage"/>
			</mapping>		
		</module>				 
	
	
			<module id="MOD_PREPROCESS" kind="STM" proc="CSSTM_0" version="2.0" >
			<registers>
				<register id="ATB_CONFIG" address="0x02421044" page="0" addrunit="4" width="32" type="mem" />		
				<register id="ATB_POINTER" address="0x02421048" page="0" addrunit="4" width="32" type="mem" />		
			</registers>

			<mapping id="masterid.name">
				<map masterid="0x00" name="C66X_0"/>						
				<map masterid="0x08" name="C66X_0"/>										
				<map masterid="0x01" name="C66X_1"/>						
				<map masterid="0x09" name="C66X_1"/>					
			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x00" proc="C66X_0"/>
				<map masterid="0x08" proc="C66X_0"/>
				<map masterid="0x01" proc="C66X_1"/>
				<map masterid="0x09" proc="C66X_1"/>											
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecodeUnitPreprocessor"/>
			</mapping>		
		</module>

		<module id="MOD_CPTRACER0" kind="STM" proc="CSSTM_0" version="2.0" >
		
			<mapping id="masterid.name">
				<map masterid="0x80" name="CPTracer"/>										
			</mapping>
			
			<!-- The following mapping is taken from Device Architecture Spec Table 5-17  -->
			<mapping id="cptmasterid.name">
				<map cptmasterid="0x0" name="C66x_0"/>										
				<map cptmasterid="0x1" name="C66x_1"/>
				<map cptmasterid="0x8" name="C66x_0_CFG"/>
				<map cptmasterid="0x9" name="C66x_1_CFG"/>
				<map cptmasterid="0x1c" name="EDMA2_TC0_Read"/>
				<map cptmasterid="0x1d" name="EDMA2_TC0_Write"/>
				<map cptmasterid="0x1e" name="EDMA2_TC1_Read"/>
				<map cptmasterid="0x1f" name="EDMA2_TC1_Write"/>
				<map cptmasterid="0x20" name="EDMA2_TC2_Read"/>
				<map cptmasterid="0x21" name="EDMA2_TC2_Write"/>
				<map cptmasterid="0x22" name="EDMA2_TC3_Read"/>
				<map cptmasterid="0x23" name="EDMA2_TC3_Write"/>			
				<map cptmasterid="0x26" name="SRIO_CPPI0"/>
				<map cptmasterid="0x27" name="SRIO_CPPI1"/>
				<map cptmasterid="0x30" name="DAP"/>
				<map cptmasterid="0x33" name="TPCC1"/>				
				<map cptmasterid="0x34" name="MSMC"/>
				<map cptmasterid="0x35" name="PCIe"/>
				<map cptmasterid="0x36" name="SRIO_M"/>
				<map cptmasterid="0x38" name="EMAC0"/>
				<map cptmasterid="0x39" name="EMAC1"/>
				<map cptmasterid="0x3a" name="EMAC2"/>
				<map cptmasterid="0x3b" name="EMAC3"/>
				<map cptmasterid="0x58" name="QM_CDMA0"/>
				<map cptmasterid="0x59" name="QM_CDMA1"/>
				<map cptmasterid="0x5a" name="QM_CDMA2"/>
				<map cptmasterid="0x5b" name="QM_CDMA3"/>
				<map cptmasterid="0x5c" name="QM_Second0"/>
				<map cptmasterid="0x5d" name="QM_Second1"/>
				<map cptmasterid="0x5d" name="UPP"/>
			</mapping>
			
			<mapping id="cptslaveid.name">
				<map cptslaveid="0x0" name="MSMC_0"/>										
				<map cptslaveid="0x1" name="MSMC_1"/>
				<map cptslaveid="0x2" name="MSMC_2"/>
				<map cptslaveid="0x3" name="MSMC_3"/>
				<map cptslaveid="0x4" name="QM_M"/>										
				<map cptslaveid="0x5" name="DDR"/>
				<map cptslaveid="0x6" name="SM"/>
				<map cptslaveid="0x7" name="CFG"/>
				<map cptslaveid="0x8" name="L2_0"/>
				<map cptslaveid="0x9" name="L2_1"/>
				<map cptslaveid="0xa" name="CPR_6P_A"/>
			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x80" proc="CSSTM_0"/>							
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmCPTracerDecoder"/>
			</mapping>		
		</module>				
		<!-- ETB module associated with C66x+ DSP-->
		<module id="MOD_ETB0" kind="tietb" proc="C66X_0" version="1.0" >
			<registers>
				<register id="RDP" address="0x027D0004" page="" addrunit="1" width="32" type="mem" />	
				<register id="RRD" address="0x027D0010" page="" addrunit="1" width="32" type="mem" />
				<register id="RRP" address="0x027D0014" page="" addrunit="1" width="32" type="mem" />
				<register id="STS" address="0x027D000C" page="" addrunit="1" width="32" type="mem" />		
				<register id="RWP" address="0x027D0018" page="" addrunit="1" width="32" type="mem" />						
				<register id="TRG" address="0x027D001C" page="" addrunit="1" width="32" type="mem" />		
				<register id="CTL" address="0x027D0020" page="" addrunit="1" width="32" type="mem" />		
				<register id="RWD" address="0x027D0024" page="" addrunit="1" width="32" type="mem" />
				<register id="FFSR" address="0x027D0300" page="" addrunit="1" width="32" type="mem" />
				<register id="FFCR" address="0x027D0304" page="" addrunit="1" width="32" type="mem" />
				<register id="TIETB_CNTL" address="0x027D0E20" page="" addrunit="1" width="32" type="mem" />
				<register id="LOCK" address="0x027D0FB0" page="" addrunit="1" width="32" type="mem" />
				<register id="LOCK_STATUS" address="0x027D0FB4" page="" addrunit="1" width="32" type="mem" />
			</registers>
		
			<characteristics>
				<characteristic id="DEV_CHAR_PINMANAGER" description="" value="1"/> 
				<characteristic id="DEV_CHAR_DATAPINCOUNT" description="" value="20"/>
				<characteristic id="DEV_CHAR_CLOCKPINCOUNT" description="" value="2"/>
				<characteristic id="DEV_CHAR_PRIMARYCLOCK" description="" value="20"/>
				<characteristic id="DEV_CHAR_SECONDARYCLOCK" description="" value="21"/>
				<characteristic id="DEV_CHAR_TRACEDATAORDER" description="" value="reverse"/>
				<characteristic id="DEV_CHAR_FFCRDISABLE" value="1"/>	
				<characteristic id="DEV_CHAR_CURIE" value="0"/>
				<characteristic id="DEV_CHAR_TRACEMODE" value="3"/> <!-- This is setting is giving a hint to channel driver to run at freeclock mode. It is here to deal with ADTF -->	
			</characteristics> 	
		</module>		

		<module id="MOD_ETB1" kind="tietb" proc="C66X_1" version="1.0" >
			<registers>
				<register id="RDP" address="0x027E0004" page="" addrunit="1" width="32" type="mem" />	
				<register id="RRD" address="0x027E0010" page="" addrunit="1" width="32" type="mem" />
				<register id="RRP" address="0x027E0014" page="" addrunit="1" width="32" type="mem" />
				<register id="STS" address="0x027E000C" page="" addrunit="1" width="32" type="mem" />		
				<register id="RWP" address="0x027E0018" page="" addrunit="1" width="32" type="mem" />						
				<register id="TRG" address="0x027E001C" page="" addrunit="1" width="32" type="mem" />		
				<register id="CTL" address="0x027E0020" page="" addrunit="1" width="32" type="mem" />		
				<register id="RWD" address="0x027E0024" page="" addrunit="1" width="32" type="mem" />
				<register id="FFSR" address="0x027E0300" page="" addrunit="1" width="32" type="mem" />
				<register id="FFCR" address="0x027E0304" page="" addrunit="1" width="32" type="mem" />
				<register id="TIETB_CNTL" address="0x027E0E20" page="" addrunit="1" width="32" type="mem" />
				<register id="LOCK" address="0x027E0FB0" page="" addrunit="1" width="32" type="mem" />
				<register id="LOCK_STATUS" address="0x027E0FB4" page="" addrunit="1" width="32" type="mem" />
			</registers>
		
			<characteristics>
				<characteristic id="DEV_CHAR_PINMANAGER" description="" value="1"/> 
				<characteristic id="DEV_CHAR_DATAPINCOUNT" description="" value="20"/>
				<characteristic id="DEV_CHAR_CLOCKPINCOUNT" description="" value="2"/>
				<characteristic id="DEV_CHAR_PRIMARYCLOCK" description="" value="20"/>
				<characteristic id="DEV_CHAR_SECONDARYCLOCK" description="" value="21"/>
				<characteristic id="DEV_CHAR_TRACEDATAORDER" description="" value="reverse"/>
				<characteristic id="DEV_CHAR_FFCRDISABLE" value="1"/>	
				<characteristic id="DEV_CHAR_CURIE" value="0"/>
				<characteristic id="DEV_CHAR_TRACEMODE" value="3"/> <!-- This is setting is giving a hint to channel driver to run at freeclock mode. It is here to deal with ADTF -->	
			</characteristics> 	
		</module>	
		
		<!-- ETB module. It is used as receiver for STM. we need to use CSSTM to access to these ETB registers-->
    <module id="MOD_ETBSYS" kind="tietb" proc="CSETB_SYS" version="2.0" >
      <registers>
        <register id="ID" address="ID"  page="" addrunit="1" width="32" type="reg"/>
        <register id="RDP" address="RDP" page="" addrunit="1" width="32" type="reg"/>
        <register id="STS" address="STS" page="" addrunit="1" width="32" type="reg"/>
        <register id="RRD" address="RRD" page="" addrunit="1" width="32" type="reg"/>
        <register id="RRP" address="RRP" page="" addrunit="1" width="32" type="reg"/>
        <register id="RWD" address="RWD" page="" addrunit="1" width="32" type="reg"/>
        <register id="RWP" address="RWP" page="" addrunit="1" width="32" type="reg"/>
        <register id="TRG" address="TRG" page="" addrunit="1" width="32" type="reg"/>
        <register id="CTL" address="CTL" page="" addrunit="1" width="32" type="reg"/>
        <register id="FFSR" address="FFSR" page="" addrunit="1" width="32" type="reg"/>
        <register id="FFCR" address="FFCR" page="" addrunit="1" width="32" type="reg"/>
        <register id="LOCK" address="LOCK" page="" addrunit="1" width="32" type="reg"/>
        <register id="LOCK_STATUS" address="LOCK_STATUS" page="" addrunit="1" width="32" type="reg"/>
        <register id="TIETB_CNTL" address="TIETB_CNTL" page="" addrunit="1" width="32" type="reg"/>
      </registers>
      
			<characteristics>
				<characteristic id="DEV_CHAR_PINMANAGER" description="" value="1"/> 
				<characteristic id="DEV_CHAR_DATAPINCOUNT" description="" value="20"/>
				<characteristic id="DEV_CHAR_CLOCKPINCOUNT" description="" value="2"/>
				<characteristic id="DEV_CHAR_PRIMARYCLOCK" description="" value="20"/>
				<characteristic id="DEV_CHAR_SECONDARYCLOCK" description="" value="21"/>
				<characteristic id="DEV_CHAR_TRACEDATAORDER" description="" value="reverse"/>
				<characteristic id="DEV_CHAR_FFCRDISABLE" value="0"/>	
				<characteristic id="DEV_CHAR_CURIE" value="0"/>
				<characteristic id="DEV_CHAR_TRACEMODE" value="3"/> <!-- This is setting is giving a hint to channel driver to run at freeclock mode. It is here to deal with ADTF -->	
			</characteristics> 
			
		</module>						
		<!-- ADTF module associated with C66 D
		SP trace to ETB -->
		<module id="MOD_RADTF0" kind="radtf" proc="C66X_0" version="1.0" >
			<registers>
				<register id="DTFCR" address="0x02440000" page="0" addrunit="1" width="32" type="mem" />
				<register id="TAGSET" address="0x02440FA0" page="0" addrunit="1" width="32" type="mem" />	
				<register id="TAGCLR" address="0x02440FA4" page="0" addrunit="1" width="32" type="mem" />
				<register id="LOCK" address="0x02440FB0" page="0" addrunit="1" width="32" type="mem" />		
				<register id="LOCK_STATUS" address="0x02440FB4" page="0" addrunit="1" width="32" type="mem" />	
				<register id="ID" address="0x02440FC8" page="0" addrunit="1" width="32" type="mem" />	
			</registers>
		</module> 		
			
		<module id="MOD_RADTF1" kind="radtf" proc="C66X_1" version="1.0" >
			<registers>
				<register id="DTFCR" address="0x02450000" page="0" addrunit="1" width="32" type="mem" />
				<register id="TAGSET" address="0x02450FA0" page="0" addrunit="1" width="32" type="mem" />	
				<register id="TAGCLR" address="0x02450FA4" page="0" addrunit="1" width="32" type="mem" />
				<register id="LOCK" address="0x02450FB0" page="0" addrunit="1" width="32" type="mem" />		
				<register id="LOCK_STATUS" address="0x02450FB4" page="0" addrunit="1" width="32" type="mem" />	
				<register id="ID" address="0x02450FC8" page="0" addrunit="1" width="32" type="mem" />	
			</registers>
		</module> 
		
		<!-- Pin module -->
		<module id ="MOD_DRM"  kind="drm" proc="" version="1.0" >
			<registers>
			</registers>
			<mapping id="program.pinouts">
        <map program="0" pinouts="dsp=3,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4,1,0" />
        <map program="1" pinouts="dsp=3,17,16,15,14,13,12,11,10,9,8,7,6,5,4,1,18" />
        <map program="2" pinouts="dsp=3,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4;pti=0,1" />
        <map program="3" pinouts="dsp=3,17,16,15,14,13,12,11,10,9,8,7,6,5,4;pti=18,1,0" />
        <map program="4" pinouts="dsp=3,17,16,15,14,13,12,11,10,9,8,7,6,5,4;pti=18,1" />        <!-- NO EMU0   -->
        <map program="5" pinouts="dsp=3,16,15,14,13,12,11,10,9,8,7,6,5,4;pti=18,17" />          <!-- NO EMU0/1 -->
        <map program="5" pinouts="dsp=3,16,15,14,13,12,11,10,9,8,7,6,5,4;pti=18,17,1" />        <!-- NO EMU0   -->
        <map program="6" pinouts="dsp=3,15,14,13,12,11,10,9,8,7,6,5,4;pti=18,17,16" />          <!-- NO EMU0/1 -->
        <map program="7" pinouts="dsp=3,15,14,13,12,11,10,9,8,7,6,5,4;pti=18,17,16,1,0" />
        <map program="8" pinouts="dsp=3,14,13,12,11,10,9,8,7,6,5,4;pti=18,17,16,15,1" />        <!-- NO EMU0   -->
        <map program="9" pinouts="dsp=3,13,12,11,10,9,8,7,6,5,4;pti=18,17,16,15,14" />          <!-- NO EMU0/1 -->
        <map program="10" pinouts="pti=0,4,3,2,1" />
        <map program="11" pinouts="pti=0,2,1" />
      </mapping>
		</module>

		<module id ="MOD_CONFIGINFO"  kind="CONFIGINFO" proc="CSSTM_0" version="1.0" >
			
			<mapping id="ubmfunnum.filename">
				<map ubmfunnum="0x80000000" filename="OCPType_2600_ShNy.xml"/>
				<map ubmfunnum="0xC000000B" filename="AET_PropertyCP_Tracer6657.xml"/>
				<map ubmfunnum="0x8000000F" filename="AET_PropertySTM_SHNY.xml"/>
			</mapping>
			
	<!-- Make sure this section should be consistent with OCPTYPE_2600_ShNy.xml-->
			<mapping id="ubmfunnum.funcname">
				<map ubmfunnum="0x80000000" funcname="STM Functions"/>
				<map ubmfunnum="0xC000000B" funcname="CP_Tracer"/>
				<map ubmfunnum="0x8000000F" funcname="Trace Export Configuration"/>
			</mapping>
			
		</module> 

		<module id ="MOD_DRMMAP"  kind="DRMMAP" proc="C66X" version="1.0" >
			
			<mapping id="coreemu.drmemu">
        <map coreemu="0" drmemu="19"/>
        <map coreemu="1" drmemu="18"/>
        <map coreemu="2" drmemu="20"/>
        <map coreemu="3" drmemu="21"/>
        <map coreemu="4" drmemu="17"/>
        <map coreemu="5" drmemu="16"/>
        <map coreemu="6" drmemu="15"/>
        <map coreemu="7" drmemu="14"/>
        <map coreemu="8" drmemu="13"/>
        <map coreemu="9" drmemu="12"/>
        <map coreemu="10" drmemu="11"/>
        <map coreemu="11" drmemu="10"/>
        <map coreemu="12" drmemu="9"/>
        <map coreemu="13" drmemu="8"/>
        <map coreemu="14" drmemu="7"/>
        <map coreemu="15" drmemu="6"/>
        <map coreemu="16" drmemu="5"/>
        <map coreemu="17" drmemu="4"/>
        <map coreemu="18" drmemu="3"/>
        <map coreemu="19" drmemu="2"/>
      </mapping>
			
			<characteristics>
				<characteristic id="DEV_CHAR_DRMBASE_ADDR" value="0x02420000"/>
				<characteristic id="DEV_CHAR_DRM_FIRST_DATA_PIN" value="3"/>
				<characteristic id="DEV_CHAR_CLOCK_VERSION" value="1"/>
			</characteristics>
		</module> 
	</modules>
</device>

