================================================================================ 
Commit: ac86b0ac7e1b67924007102d097490d9afdf90eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 18:02:48 2021 +0530 
-------------------------------------------------------------------------------- 
Updated doxygen and sipkg.dec file for BIOS 2397.00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 2e804926dd563f89b8068a11dba927efb53e61a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:55:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 27 04:08:59 2021 -0700
Change-Id: I088ac8ef387696cc54f3f2446f882f47cdb6e131
Original commit hash: 752d5590a2d3c68e92c521280f29d987ad07c1b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6fd8c14971385033b27e92dc2cd37669a7eae40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:55:09 2021 +0530 
-------------------------------------------------------------------------------- 
KW issue reported in CPU RC Code

Hsd-es-id: 15010004682
Original commit date: Mon Sep 27 12:58:18 2021 +0530
Change-Id: I799fe7ba8b2d34996c8a13e48460d64f1aef7115
Original commit hash: db198f95311271781dafa6cbc9927cbeb16c154a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 7a9765afcefdb38a7d477f330ab66cfc45783428 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:55:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][COBALT][BKC][LP5][G3] Camera Preview is blank when only UF OV13858 Camera is enabled in BIOS for G3 Card.

Hsd-es-id: 16014721123
Original commit date: Fri Aug 27 15:31:59 2021 +0530
Change-Id: I2d76a2e80493f6e32b89bb8c0b24de10cad18c56
Original commit hash: 7cbc142edf6d5712869f09676fc506b69c062f14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 9f741fa4ec8f463d4fbf2f2279a57a5f3af318ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:55:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] 125W-8+4 PL setting doesn't meet the TA #646724

Updated the PL2 value for 125W 841.

Hsd-es-id: 1509991665
Original commit date: Mon Sep 27 12:27:18 2021 +0530
Change-Id: I3f4d59aca45f7cf85ea6004b6ed90528258c43da
Original commit hash: 0abbcd883e24f572b2a2166fdb8707e61c87fb72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 8348d7d0b395615062d6f572776f341b80ee061a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][XmlCli] HIITest\HIIConfigAccessProtocolTest is failing with Self Certification tool

Reference #150162

Hsd-es-id: 16014589582
Original commit date: Thu Sep 23 18:12:31 2021 +0800
Change-Id: Iafa4455f840f05f941460e5285556aebe7313974
Original commit hash: b01f5af45c546d70e5b059b75cd55f477e865953

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr

================================================================================ 
Commit: f29cf9250cb2c6266e151637a7176533ae3d4a16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.206

(cherry picked from commit 7580f650e55a90b399b0558f4892acb2177674fa)

Mon Sep 27 07:21:59 2021 +0000
Original commit date: Mon Sep 27 07:21:59 2021 +0000
Original commit hash: 28dfcacfdf8754555dc516471535bec8609e70c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a172bb3cf3e48072e846180166288d7d3efa3959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014452291][ADL-P ADL-M | LP5] Disable WCK Always On Mode

[Feature Description]
  Enable WCK Dynamic Mode for 1R and WCK Manual Mode for 2R.
  WCK Dynamic mode helps to do power savings in Idle Mode.
  Update of Pi4IncPreamble for LP5 Gear4 as per design guidelines.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
   MC [x] Phy [] Both [ ]

Hsd-es-id: 16014452291
Original commit date: Fri Sep 17 16:03:56 2021 +0530
Change-Id: I07aee1a34edeaa3cda52960a4144eecfe0204308
Original commit hash: 62628befb7ce690ffbdcd27b5f8311beb0eedff8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1d53b897fcbe42fa14a39585d9ef979a849e842b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS

MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.

Hsd-es-id: 16014580003
Original commit date: Thu Sep 9 22:07:34 2021 +0800
Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
Original commit hash: 0b6acd217c4f72411577284aca1a0c5e11fb44e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 431db56d4b2f9b763d5f85d077546af30f9da187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.205

(cherry picked from commit b9781bb451e19df62dfa849cf65013fe2082a891)

Mon Sep 27 03:20:25 2021 +0000
Original commit date: Mon Sep 27 03:20:25 2021 +0000
Original commit hash: da98d71ff529f792eef761de7d64109f2fc795ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ef4da9bfa357bfc640088d10e24b357c49e0cd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509984458] Enable SAGV for all SKUs

[Feature Description]
1. Enable SAGV for all SKUs

[Resolution]
1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.

Additional change:
2. Add the new headless MRC support.

[Impacted Area]
SAGV, HMRC

[Register Impacted]
PHY, MC

Hsd-es-id: 1509984458
Original commit date: Fri Sep 24 13:50:48 2021 +0800
Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
Original commit hash: 00a1ca0b0be1037bf568148c231ca6fe92512e39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 89fc00b715fd890594ca1eb94d30a73e73df7f93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:31 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update microcode version 0x12 for ADL-S C0

Update microcode version 0x12 for ADL-S C0

Hsd-es-id: N/A
Original commit date: Sun Sep 26 16:52:34 2021 +0800
Change-Id: I15770750be728c7e68be55e263452ddf339fd6de
Original commit hash: 2685c6f98f5babcc43edf2ac3b302700b7faf028

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a5898ad1399dad5afa49432b265341d9650c9a9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:27 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2397_00

Hsd-es-id: N/A
Original commit date: Sun Sep 26 08:50:15 2021 -0700
Change-Id: I6cccdcb1f7d0f536a77d926e74a81283d2f1a946
Original commit hash: 9080ce49a277e7495a044f054b8c040e3091a3ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8d9d166c6b8bb5df9c8343f9153a58a63d9791b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 26 01:27:21 2021 -0700
Change-Id: Ic7dd90bff6a1a1cf45e52fa0e14b83ead63067dc
Original commit hash: 35ed680a99ab3cb6589d4f0a1c1ba4423cd8e766

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3c3c43b4c0eae3609d8cf3f9f52ae1ac19a5ca93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.204

(cherry picked from commit 4d4f8ee4ebfbd9dcb5a3d654cdb3b67761aadc99)

Sun Sep 26 06:03:13 2021 +0000
Original commit date: Sun Sep 26 06:03:13 2021 +0000
Original commit hash: f3da511621f13b71682be35ac9dad024b4008e6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68cafe2214347d7129a46a2f7b214dea1f94d6a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:17 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014788823][ADL-P| DDR4] CmdVref for MC1CH0 DIMM0 are saturated in RMT

[Issue Description]
The DIMM CaVref mapping is incorrect for ADLP
Correct Vref mapping is below
  VREFCH0.enca0vref = ADLP MC0 CH0 DIMM0
  VREFCH0.enca1vref - ADLP MC1 CH0 DIMM0

[Impacted Area]
ADL-P | DDR4

[Register Impacted]
ddrcomp_cr_dimmvref_vrefch0_0_0_0_mchbar

Hsd-es-id: 16014788823
Original commit date: Fri Sep 24 23:18:03 2021 +0530
Change-Id: I792c6465600c082832e569a168989f4578e37d4a
Original commit hash: 5fa9f79f7867977829a174dbb415f05a9687270e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 50fe6023aac9c9ffe8ae33586eb9c0a018bebea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update TpmPlatformHierarchyLib with TXT support

Sync platform specific TpmPlatformHierarchyLib with TXT
support to align with the EDK2Platforms PeiDxeTpmPlatformHierarchyLib
implementation.

Link Tcg2PlatformPei/Dxe to the platform specific instance of
TpmPlatformHierarchyLib supporting TXT.

Expands the TpmPlatformHierarchyLib instance in AlderLakePlatSamplePkg to
support PEIM in addition to DXE_DRIVER.

Adds a new PCD (PcdRandomizePlatformHierarchy) from MinPlatformPkg.dec
that allows a platform integrator to choose whether to randomize
or disable the TPM platform hierarchy.

Hsd-es-id: 16014742796
Original commit date: Fri Sep 24 09:31:49 2021 -0700
Change-Id: I894cf38fb6b63e730b6c65e008e4517a3e58bcca
Original commit hash: f0c2a16087875aab7304bad35b96f95d8023d84f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 3a27b3fec76ffa48fe3bf10ca8043c568e98e6fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2396_00

Hsd-es-id: N/A
Original commit date: Sat Sep 25 08:46:20 2021 -0700
Change-Id: Ie0985a7c572dba0976dc39cb5a456fed7646c26e
Original commit hash: b003152cac235e357ea99f54574dde546e3a3985

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18381e993f32bb1b8883656a9b7298cd8bf24775 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 25 01:24:22 2021 -0700
Change-Id: I78384017c75bb4be559ff412ff43222d529ce166
Original commit hash: b40c5ddafbbf69cca91459c214f2eca18d80e516

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 147c3f18d24f6abaef34b6708cf8ee566c09d1df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.203

(cherry picked from commit 41ae8083e57e5e12b0006963780ba3a70bcbb8b2)

Sat Sep 25 02:01:50 2021 +0000
Original commit date: Sat Sep 25 02:01:50 2021 +0000
Original commit hash: a487426fbcaf4cce2ffb321de7aa12aeb1d3abc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9eb5758afdd795c1c0ded653cff6948aa07ee189 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:54:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14015176661][ADL-S | DDR5] Read ODT Training - reduce recentering loopcount

Reducing RxV re-centering Loop Count to minimize Read ODT Training Boot time

[Impacted Area]
  ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

Hsd-es-id: 14015176661
Original commit date: Fri Sep 24 09:21:10 2021 +0530
Change-Id: I9bcf6ad5aa9e84de0fa642606eb8409f5b3fb9f9
Original commit hash: 533d4784c70bcf23fd9ba9b369febdd60e6c479a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9c39ba2d43611e0faf27383c96f0e3ecb20b03ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.202

(cherry picked from commit c885efc28fa39536a313df59ec9380681c533716)

Sat Sep 25 00:02:10 2021 +0000
Original commit date: Sat Sep 25 00:02:10 2021 +0000
Original commit hash: 706f402dbe15cccfbc0da3999ce06906cf728670

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f3679b7dfe4710e3d4d9fc8e38336d21c0f5a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014746295][ADL-P ADL-M | LP4] Optimize LP4 ECT algorithm to reduce execution time

[Issue/Feature Description]
  In LP4 ECT algorithm, CS-CMD 2D sweep is consuming more time due to smaller sweep interval of 8 PI ticks.

[Resolution]
- Increase sweep interval to 16 PI ticks to reduce number of sweep pints.
- Use separate CS-CMD 2D sweep array for Gear1 and Gear2 to limit sweep range within passing range.

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  PHY

Hsd-es-id: 16014746295
Original commit date: Fri Sep 17 20:23:38 2021 +0530
Change-Id: Ib002e16fca3f2c56927ec3a9cb3bde9176066d7d
Original commit hash: 5a96dd00dbc6bbd6480f9137409adb35b5f6d0a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a911d030d0150e18c5f6bc97d58f949e5d35f448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:52 2021 +0530 
-------------------------------------------------------------------------------- 
Add BIOS option to enable/disable IOP IOMMU Posted Interrupt capability.

Hsd-es-id: 22013846457
Original commit date: Thu Sep 23 16:18:24 2021 +0530
Change-Id: Ib77658cc41f9f57943532020c79e6da1b8a035dc
Original commit hash: 57800530556c43bb7c583b308b052661b0a4f9a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: c1daee13f53ec0aeadf22df55d5161397e7a9f44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2395_00

Hsd-es-id: N/A
Original commit date: Fri Sep 24 08:48:58 2021 -0700
Change-Id: I8a4f090cc5857e196da4f7782acbc6ee8783dede
Original commit hash: 4f932719a1ec74ecad38d64f2eaf430c7325635e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 65967c8268ac17c45f3b666e8f6574b5cd89853b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] Boot failure issue when merge BIOS 2347 into our BIOS code

In some conditions, other devices may use the same slave address throw SmBus controller,
that makes DCC programming function executed and causes error.

Optimize check condition to improve error handling.

Hsd-es-id: 22013813705
Original commit date: Wed Sep 15 14:57:52 2021 +0800
Change-Id: Ic1bf8d742cc2241bda0eb10e97c794e1ea16ab2f
Original commit hash: 18ca75f638e1e0b2ecd90bd016ef78e5cfc020fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: a3accebf8cf550b999e21220e3d8424482abebe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 24 01:31:38 2021 -0700
Change-Id: I25ac31483dbbc9847d1cc595f5c85b4cac744374
Original commit hash: 4fc8e93c432ff39afe89510d010656541344e920

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 81d18072ea17d1e14ee684b532af1e61f0334ce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:41 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLibVer1: Remove redundant disabling PMRs from VtdInit

Background:
Currently VT-d Si RC disables PMRs twice:
1) first time in VtdInit function,
2) second time in VtdOnMemoryDiscovered event.
It's redundant. It's enough to disable PMRs after MemoryDiscovered signal.

Change:
1. Removed calling ClearDmaProtectionSetByBootGuard from VtdInit.
2. Moved registering mVtdMemoryDiscoveredNotifyDesc from the bottom of VtdInit
   to the beginning of this function (before checking if VT-d is enabled or not).

Hsd-es-id: 18018329352
Original commit date: Thu Sep 23 09:39:39 2021 +0200
Change-Id: Ia806536709f5cd7b3537da24d9aad5239ff4e6b2
Original commit hash: abc06a3584c0d333ccc6816d4c3311b4fe6a7378

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 03a442e2f95fd3fda8ab5f082adc50d4e3090769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:38 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Lpss: Moving the  I2C LTR DSD ACPI method to   SerialIoDevice

Designated for I2C Driver to configure its Latency Tolerance Reporting

Hsd-es-id: 1509952503
Original commit date: Wed Sep 22 22:42:10 2021 +0530
Change-Id: I7b46d1e3c0f9ca1c3209a618843d7d546b82b8c4
Original commit hash: c0aeceac81b7314f2ad8714347cced165cc8db1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl

================================================================================ 
Commit: 85ae3dd6e129d1427fa05481b56c758deac8d014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:36 2021 +0530 
-------------------------------------------------------------------------------- 
Add pch.asl to a module .inf

Added Pch.asl to PchAcpiTablesSelfTest.inf to help customer tools and processes

Hsd-es-id: 22013786398
Original commit date: Tue Sep 21 13:34:13 2021 -0700
Change-Id: I50fc03b6897f76a17d17c7680da0f71fb75ab97d
Original commit hash: f4829bcd290ae7daf99bb664770311bbfc26b0d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: 378ecb69792e42fca0d4a1be7212bccd75ea57b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]ClientOneSiliconPkg: Add FUSA Configuration for Iop

Hsd-es-id: 1509964533
Original commit date: Thu Sep 23 01:27:39 2021 +0800
Change-Id: I8e6b4b4170c3bf43271a87f1fd4384d659ab5251
Original commit hash: 1d3014d08e49e4d875b75336f7af444e712b5bde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 096751b57e49d0bbcafbba30fdd7130a0e1e59a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:32 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Gcc builds are wrong

RomImage not to be created correctly
1.  Build error, but always return successfully result
2.  uCode sparse data error

Hsd-es-id: 1509986271
Original commit date: Thu Jul 22 15:52:14 2021 +0800
Change-Id: I4d35166712ab6f159c4c819b5fa88941f4a05cec
Original commit hash: feb300855a0ee73fa44666b7690d6ed5237fa8ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh

================================================================================ 
Commit: fe9b0d982f5f7897b659970c674e66aefc7bdf34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:30 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: Copy size overflow when exiting HeciGetCpuTypeChange

Update correct copy size.

Hsd-es-id: 1509977192
Original commit date: Thu Sep 23 11:49:46 2021 +0800
Change-Id: I91be35ad3109e710670a3e3979a4041bbdc3c6e7
Original commit hash: 56bf84ae97bb960ba08ed1258b21d1c319dcb34e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 5f00ea87b42ca6652eed656a3d26d2dfde23080d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:28 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/Gpio and AlderLakeBoardPkg: [ADL] Coding error in GpioGlobalReset and NotifyEcToPdForVpro

Resolution:
Found two coding error in ADL.
1. There is no break in case GpioGlobalReset of GpioPrivateLib.c
2. Need to set an initial value to VariableSize in NotifyEcToPdForVpro() of PeiInitPostMemLib.c

Hsd-es-id: 1509980315
Original commit date: Thu Sep 23 15:57:59 2021 +0800
Change-Id: Ic86bbc0dbc66b2393750b8308968319698f995f4
Original commit hash: c737b7dbcb7d98266241a42fc0a29f1dd368d4ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: bcd2db8f12d5f103da97228d7b5d5b2270427a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] upstream/downstream design dGPU always keep ON problem.

Hsd-es-id: 1509952712
Original commit date: Mon Sep 20 11:20:33 2021 +0530
Change-Id: I90501d25071a7593681674f004ddb623ee229861
Original commit hash: 9728e2171269326f0c8b104dcd71f80536501c09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: eb31529bbb21983fdd697982a021fcdf8eed9183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2394_00

Hsd-es-id: N/A
Original commit date: Thu Sep 23 08:47:11 2021 -0700
Change-Id: I653cf18d774e66934d90fb49c014851c2a0e4a46
Original commit hash: 8077a4d4c75e60affe01398c3ee869fbf244b377

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd6d7ddb093bf85f94c3d02ce4a9c21af44345b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 23 01:32:26 2021 -0700
Change-Id: Id8266476c445af0e9f8cc5925fe8bc7d2dd9ecf5
Original commit hash: b3e0ecc2ca0762909697f2d538cc584b3b35ef61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a16f61041a7a5a1cf0c2f87d49b6aab4a7fe4934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PL2 should be a fixed value

PL2 = 1.25 x PL1 is only for TGL and former platform,

ADL should make PL2 to be a fixed value get from Spec.

Hsd-es-id: 1309069659
Original commit date: Tue Sep 14 11:34:23 2021 +0800
Change-Id: I6e92f2bac81d2498dedae81ba869983ba4f7468f
Original commit hash: 532621b9990584861533211a6cc427814f8b7abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h

================================================================================ 
Commit: 1e2cce0f05b13cf5dea6eda9971a60fb0a63f9dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:18 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: BIOS option to configure CSE data resilience on/off - update

Remove project PCD from C1S package.

Hsd-es-id: 1509684735
Original commit date: Fri Sep 17 12:43:18 2021 +0800
Change-Id: Ibc3030f2db5fd464bcb235f86e6856f0858657c2
Original commit hash: f937995d2396c568072a4ba3f8de65b6a90edc7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 96afe8f1dabea0ef85f0f1285edaeb1110b507fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:16 2021 +0530 
-------------------------------------------------------------------------------- 
Fix "Universal Serial Bus (USB) Controller" yellow Bang Observed in Device Manager After Loading OS

Failure happens because USB4 platform hob is not created when FW CM is applied and therefore USB4 NVS is not passed correctly.

Hsd-es-id: 16014715941
Original commit date: Wed Sep 22 14:26:20 2021 +0800
Change-Id: Ibf9497f6a9fa2658a6e8987913901bf13b7d6d0f
Original commit hash: a8e7a926bbcbb40c1b399ed735e5da28f417bc98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c

================================================================================ 
Commit: 1251498bb2b2e864424f0b13c24fea48eaba90d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:14 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-S: Fix the missing break in AdlSSaGpioConfigInit

Fix the missing break in AdlSSaGpioConfigInit switch
statement.

Hsd-es-id: 1509417167
Original commit date: Thu Sep 23 11:30:00 2021 +0800
Change-Id: Ieeb4caa5ee9273c503c88b5e7a3914ccde109d20
Original commit hash: 774271cfc72c65e6286af1f7e901c3be8cc06239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 00b2683ca1d8dc1d88babc33225595a2b2b9cca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove CRx BIOS option from D3cold page

Removed SATA controller cycle router (CRx) from ADL BIOS setup menu

Hsd-es-id: 22013638834
Original commit date: Fri Sep 17 16:13:46 2021 -0700
Change-Id: I7d1000f25e1dd88eacec04dff610bd421afa7ee5
Original commit hash: 6798621234be1106c9c0abf2e83d673190c1ad02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: dd8ee53cbd63a8226bce8637cd36754911a14a73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2393_00

Hsd-es-id: N/A
Original commit date: Wed Sep 22 08:46:47 2021 -0700
Change-Id: Ibd4d6e0475b1bf17aa17fa870b7afe61555a825f
Original commit hash: 4f76e200c21a3743883c276eea8baf80c4a1b012

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5c387721392e1afde8dfc93de47a66817df51142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 22 01:51:34 2021 -0700
Change-Id: I7b04bd7e630af1cec6af5181e0b57c3564278859
Original commit hash: 8db223fc65c8b678b3f6b4e3562f427c664a93ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 722b1accfe5fe9fab7e39e41339ebdc42e19840c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:07 2021 +0530 
-------------------------------------------------------------------------------- 
IFWI[ADL-P] [R0]: CPU Stepping is showing as <null string> in BIOS page on ADL-P with R0 stepping

Added R0 string entry for ULT SKU

Hsd-es-id: 16014693217
Original commit date: Tue Sep 21 20:04:09 2021 +0530
Change-Id: I0f745cbf901408a4c9d34f0ebdae9a597432afeb
Original commit hash: 574692fd0de22e2b5ab5c644a4d9a08d23b7a743

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 5ae91a9a3244c0b27a8e4ea1db0d207868db1021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:03 2021 +0530 
-------------------------------------------------------------------------------- 
[PSR] [RPL] Code Improvements

Added changes:
 1. During export for PSR to USB flash, File name to be appended with timestamp.
 2. Added support to convert Unix timestamp to YYYY-MM-DD HH-MM-SS format.

Hsd-es-id: 16014554752
Original commit date: Sun Aug 29 01:34:20 2021 +0530
Change-Id: I2714b7558698062efa4d1b465ea957830eca8b81
Original commit hash: 47d41df564e967ea8132fc28f39f86cdf704d216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h

================================================================================ 
Commit: 164557b6796f07ebc052dc0f2b94a511b2c12f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.201

(cherry picked from commit b653506dc1ed616e3ae15f4557045a2e73857ba8)

Tue Sep 21 21:01:38 2021 +0000
Original commit date: Tue Sep 21 21:01:38 2021 +0000
Original commit hash: 8a20e19d2a6ff38fdffe00a94cf67c64fbccbde0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5924afea4f376a3b8c39cb940a00c6364b995285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:53:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16014716637
Original commit date: Fri Aug 27 09:41:57 2021 +0530
Change-Id: Ibb099c642e4c0dd50ac6724f704f07b584b76193
Original commit hash: 60896d805dc9131ce3ec431a7071c1000acdd6fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 76e3680dec4950ee34d4e06de756c82e902745a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2392_00

Hsd-es-id: N/A
Original commit date: Tue Sep 21 08:50:20 2021 -0700
Change-Id: Ib335d9bca59691f250e866cd1469bfef4053b86a
Original commit hash: 96b6a34cb97a77d20767061ba5f82279d5db75dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e19c810a03774e6455f679f436c62f11deb98e38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 21 01:25:24 2021 -0700
Change-Id: I10fead2d449ce1819d07c3d0567e0d50ecde8b80
Original commit hash: 195df19e37e72b8ed5e82b697a88f039e5cc9ba9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 139f913f30a2b9469bad8223d85c20a6e4e84016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.200

(cherry picked from commit 04223b359a642f74ddd996ffc7a43592e376a92c)

Tue Sep 21 04:27:25 2021 +0000
Original commit date: Tue Sep 21 04:27:25 2021 +0000
Original commit hash: 1809b5c080857bd0ee36dd1d3f83c03386c406f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f42ef9e67bd84e5cc37b5684fa813e614061278f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:48 2021 +0530 
-------------------------------------------------------------------------------- 
[HSD][ADL]: fix Gear2 and Gear4 enabled at same time.

[Issue/Feature Description]

During Lp5 FreqSwitch, Mrc will set Gear4 to Gear2, and Gear2 back to Gear4.
while transit from Gear2 to Gear4, Gear2 bit is already enabled,
then set Gear4 bit to enable. at the moment, both Gears are enabled.

[Resolution]

Write Gear4/Gear2 enable/disable to register cache, then flush to HW.

[Impacted Area/platform]

Lp5 FreqSwitch/ADL-P/M

Hsd-es-id: 1509749117
Original commit date: Mon Aug 9 15:00:19 2021 +0800
Change-Id: I1a3301f9399d5f94f15425865818d9284d4c7420
Original commit hash: 509f5dccb46ab7f777958fce1ee361b5da5bfbfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 06a5d3a127f04f34912a8eec790f4223a4c97ef4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:44 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.199

(cherry picked from commit 74621f2f301cee2045ec3c6424eb1fe8ea5347ad)

Tue Sep 21 03:29:10 2021 +0000
Original commit date: Tue Sep 21 03:29:10 2021 +0000
Original commit hash: 82eef0992d788e611c6f757a7b575945cbdd8d17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43e8b3cec50e7be12841f0ac300453f0817639e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5 LP4 DDR4 DDR5] Ddrphy mcmics ranks chbdel = 0 always logic should not be used for both Write and Read

[Issue/Feature Description]
Random failures during boot process happening itermittently from different cold training boots when using dual ranks

[Resolution]
Determined that McMisc WriteCfg and ReadCfg needs to have RankDelay set to 0

[Other Changes]
Program MiscControl2.Bits.rx_analogen_grace_cnt = 0x70 (Design Recomendation)

[Impacted Area]:
ADL-S ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 16014644564
Original commit date: Thu Sep 2 16:09:23 2021 +0530
Change-Id: I06ecb96f9e097a788cbf378a1d9deba87c4d0671
Original commit hash: 3bcd6e5a0dd155ea3bf47a65c7f3ed0028c0aea0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: ab4e7102c4d16afe642b41ce7daa204cd4c9442f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.198

(cherry picked from commit ecf01bfb90e22c44933e4f11f0c4956808923420)

Tue Sep 21 02:05:55 2021 +0000
Original commit date: Tue Sep 21 02:05:55 2021 +0000
Original commit hash: ed7260747698ed8ce3ee337bcdbfadc520a8d300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01db45003f28a0c17d883230d5c5509c69e813d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:34 2021 +0530 
-------------------------------------------------------------------------------- 
[22012131019][ADL-M ADL-P | DDR5] Post Package Repair (PPR)

[Issue/Feature Description]
Implements the DDR5 hPPR sequence, with corrected WRA command to be sent.
CADB/CPGC configuration is used to send the WRA command
[Impacted Platform]
ADL-M, ADL-P

Hsd-es-id: 22012131019
Original commit date: Mon Aug 30 10:54:40 2021 -0700
Change-Id: I8b863b3262cc0a7230af6bb01672fa7d3d923dff
Original commit hash: d2ed81977e2d9b61d68052416ed154f258b57fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c5f2690e703ed55ca631106ca74f1620752539e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2391_00

Hsd-es-id: N/A
Original commit date: Mon Sep 20 08:50:59 2021 -0700
Change-Id: I5bcf1a5b2c7363aa0fb9428fe15e3ff00c48dd94
Original commit hash: 6f8f21cda75627e595236817484ea99404fd58c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8a35ebd8a4ec79c9eda09e245630c0661f1bd03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:26 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/GPIO: Add ACPI methods to read Lock and LockTx registers

ACPI Gpio registers offsets tables updated (GPCS, GPCL):
  - Added PADLOCK register offset
  - Added PADLOCKTX register offset

Added two ACPI methods:
  - GLOC - Read Gpio Lock Config state for requested pad
  - GLOT - Read Gpio Lock Tx state for requested pad
These methods:
  - Take only one argument - Gpio Pad
  - Return: 0 - if requested pad unlocked, 1 - if requested pad locked

Hsd-es-id: 14014604745
Original commit date: Wed Sep 1 13:55:04 2021 +0200
Change-Id: Ia8ca2729542478559408485fa9cdc46bd7d0505b
Original commit hash: 11e0ef1041c155a565dc7f735ce071807243ae5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsTglLp.asl
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioCommon.asl
ClientOneSiliconPkg/IpBlock/Gpio/AcpiTables/GpioLibCommon.asl

================================================================================ 
Commit: d4b8c342ae3cd59b1f9da63659e1cf9f6a0ca81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 20 01:27:42 2021 -0700
Change-Id: I2cf246b802cb6dd36e0b005e27972934126c0737
Original commit hash: 21ade00ee23b9b361a2b154f2605ef08cb4c5bc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a078c403188e1d5ab52d88e655c91ed42ac0886a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:19 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] WA to Skip the Warm reboot only for Debug build"

This reverts commit 515cf60a540e7695598d0caeb62c0f8f0fc71a22.
Reason to revert: K0 silicon has no issue with warm reboot.

Hsd-es-id: N/A
Original commit date: Sat Sep 18 00:43:12 2021 +0530
Change-Id: I936a4d8a987b7092ecf68c55fe95300ba6af571b
Original commit hash: dd1ea41507c03dbd2a03a7e169c14c73478d7da7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: 77f9bd9ba55ebc5a7f8c75dd3a152700011c1fa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2387_00

Hsd-es-id: N/A
Original commit date: Sun Sep 19 08:50:17 2021 -0700
Change-Id: Ic03456a999b0b7bf97780bd145ce2503febec4f7
Original commit hash: 543ad6104f8bd16d212a1ce1761ec6cd434c59c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 969d0751b36a8dda37965faa1c96d8b151f79a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:13 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 19 01:23:29 2021 -0700
Change-Id: Idcf7f24ec0addc7bd811bedfce9e1b96085bf2b0
Original commit hash: e2a6ca06ae24aa0496f22f2d92800b2119a4e44b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 29cf8c7849916b88e2714d335324c9fb4df81e61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2386_00

Hsd-es-id: N/A
Original commit date: Sat Sep 18 08:50:50 2021 -0700
Change-Id: I0334d3b85fd3800b19812240007d80b74b7fc3fe
Original commit hash: 76a149f24038ca509dc574f31221c7ad1abca786

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ad95687a4563831fe188ac42f75ca7f189d9be8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:07 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 18 01:30:36 2021 -0700
Change-Id: I36b2e2a0165fe644238772478faa9b98dce54d90
Original commit hash: 6ea5096dafb6da867120dace1cb1d7e4dfb8d9fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c28e633452e32e8e3984d92b64a9c4e5ca1eb26a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:04 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.197

(cherry picked from commit 7eeb5c632212de46cdee00c04bbbfe6d0ad5c298)

Sat Sep 18 02:32:31 2021 +0000
Original commit date: Sat Sep 18 02:32:31 2021 +0000
Original commit hash: f1d3699fee324dbc6fa03a260614a0d861d466e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9acf9b0e2c38142ae80beb6350a53dbdad16b946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:52:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509399050][ADL] Adding TAT DELTA BIOS KNOBS to MRC

Change TAT Knobs from Absolute Value to DELTA values which will change each TAT parameter individually by a specified Delta Value in the knob.
The TAT Delta knobs are in addition to the global Inputs->TatDelta, which is 0 by default.
Delta knobs encoding:
 0 - Auto. Signed TAT delta is (Value - 128). Input value range of [0..255] will give a TAT delta range of [-127..127]
So TAT value can be increased or decreased.

Additional change:
 MrcWeakWriteTimingCentering was not running on the last SAGV point, fixed this.

[Impacted Area]
 TAT

Register Impacted: NA

Hsd-es-id: 1509399050
Original commit date: Tue May 11 09:54:31 2021 +0530
Change-Id: Icc49371bcb2eba8b34a4b2943eca1b91d029052f
Original commit hash: cff1a79e5f98ce9c7ff6efdac04193f378755061

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h

================================================================================ 
Commit: b369ede2d0b88f00b1411dee9d72fca5dd3c3737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:56 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.196

(cherry picked from commit c1d79bbcf16c52d220e7c295c8ff2f06a9467b91)

Sat Sep 18 01:57:55 2021 +0000
Original commit date: Sat Sep 18 01:57:55 2021 +0000
Original commit hash: bbdfbcfe72b738b87d1ae3556d143daf2c5b2c7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f5f35d83325daa2a2e92e98f808790f3f8e3a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:53 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14015093961][ADL-P| DDR4] Memory speed reported as 2667MHz instead of maximum speed of 3200MHz

[Issue Description]
Current method of frequency configured is based on last SAGV point being setup which in ADL's case is no longer the highest freq.

[Resolution]
Added code to compare Frequency of SaveData across SAGV points to program 'ConfiguredMemoryClockSpeed' of MEMORY_INFO_DATA_HOB data.
Added code to compare Frequency of all DRAMs of memory topology to program 'MaximumMemoryClockSpeed' of MEMORY_INFO_DATA_HOB data.

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 14015093961
Original commit date: Tue Sep 14 08:48:57 2021 +0530
Change-Id: I4fc22ecb50644dfa62c215eeac2ea64cae079d81
Original commit hash: daba0d57d9307c94975c4ad71b6243332ebec63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 5e4b0ad90288e7415f6975c8e495446580ee2888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2385_01

Hsd-es-id: N/A
Original commit date: Fri Sep 17 08:48:31 2021 -0700
Change-Id: I97b453b26a65e5d2fd36f7c671292546b1fe2959
Original commit hash: da193e8a4d728fb330865350d38022e6e58792a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 58c8286e03820471960d1a95173c7074ce30caac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix resizable BAR support programming gap for brigde devices.

Hsd-es-id: 16014572165
Original commit date: Thu Sep 16 17:12:04 2021 +0530
Change-Id: I4002c80c4564d647b6c3771f8412f3e083865970
Original commit hash: 45a65ea25d30e93df1d5ef16b799399a2b4397e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 8ca1b668679b5b659c3ebbc0fdb40131f93ff6f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2385_00

Hsd-es-id: N/A
Original commit date: Fri Sep 17 03:25:50 2021 -0700
Change-Id: Idfff60aed727dd62f189c801c60070032fb15d52
Original commit hash: 88fc379e8805f48c7cabfa1fd5ba69dda7c84ede

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f1e8752aec521a76cffb97ea2802996e81cf7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:40 2021 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Adjust micro code size

Hsd-es-id: 1509684850
Original commit date: Fri Sep 17 15:21:26 2021 +0800
Change-Id: Icf7e4ad2fe49e88d17df5318f377d5a05d262cd3
Original commit hash: 417ec842ce5da039a460a83cfcc2a4cf40f64f8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf

================================================================================ 
Commit: 0eeb1c535867c18a3ead9336a71606700e2caa0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 17 01:24:01 2021 -0700
Change-Id: Ia3653decdcbbd3e0ab6d13b1477d9f4b029db0fb
Original commit hash: fa5787a100cfdf7627a18eb2d8c2c87faa8f3d2b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b1c7cba753ee2954255dc79f7ba72987fef6fac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.195

(cherry picked from commit 5622334f958f74dc85e181ad96573d6348e6dd1f)

Fri Sep 17 05:24:44 2021 +0000
Original commit date: Fri Sep 17 05:24:44 2021 +0000
Original commit hash: e492c266a84d0c5d379ccf6fb60cd63eaa971777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6ffcaa5332f4717a07de8b6fabfaab8331effe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Dynamic Memory Boost: Update fallback option implementation

[Feature Description]
Issue not covering all boot modes when continuing to force DMB disabled.

[Resolution]
Update to cover all boot modes when maintaining the fallback to DMB disabled.

[Impacted Area]
Dynamic Memory Boost

[Register Impacted]
N/A

Hsd-es-id: 22013817311
Original commit date: Tue Sep 14 09:52:40 2021 -0700
Change-Id: I9099cb0eb96c1297147e19bae92c58ca83534197
Original commit hash: b46904591d9a4b41569da4a552f0f7cd5dba4e71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: aef1292b259c5eedb4af4a3ac306fc1309b6154f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.194

(cherry picked from commit 4431e98aedde19ab905c4a10920915c8d7f1d969)

Fri Sep 17 04:16:09 2021 +0000
Original commit date: Fri Sep 17 04:16:09 2021 +0000
Original commit hash: 93eadd4a481da9ae3551e726479895a98dccc205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e5ae4df78ce500064e850da15e0f7d5f33cdc95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509923274][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Increase the MC save restore size

[Feature Description]
1. Increase the MC save restore size

[Resolution]
1. Increase the MC save restore size by 8 bytes

[Impacted Area]
MC Register Save Restore

[Register Impacted]
MC

Hsd-es-id: 1509923274
Original commit date: Tue Sep 7 19:54:17 2021 +0800
Change-Id: I23649568869193f3e8be4d5220e2f5c5a1431162
Original commit hash: 830cfc8ea973edda626f20d460f5a42de8f53a17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: ac0fd506c402a65999791a82fd2e04b3e0718b97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000011 of C0

Hsd-es-id: N/A
Original commit date: Thu Sep 16 19:19:44 2021 +0800
Change-Id: I4e54abe192330dfccc309405cced929f29f4c6ba
Original commit hash: 8cb3951d66eb7b94acb92a00b74378c9a3a04915

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 194bbb7dd3a10597a26b7d830a2382db4b4b5997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.193

(cherry picked from commit 915a6f87c2c78d85069d08ccdbd0bcf25d64ed09)

Thu Sep 16 16:43:34 2021 +0000
Original commit date: Thu Sep 16 16:43:34 2021 +0000
Original commit hash: 7a75ba6742dce3128ed0c1e3729e6f10c492a098

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a621d6984578c02899634e25c41cab25d9ee97e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509445153][ADL-S ADL-P ADL-M | DDR5] MRC shall report a DDR5 DIMM as a single item in SMBIOS type 17 and report DDR5 module size in total size the same as DDR4 module shown in BIOS setup menu

[Issue/Feature Description]
Each DDR5 module (UDIMM/SO-DIMM) has two subchannels, hence we report two Type17 structures(one for each channel); the same issue for setup menu.

[Resolution]
Change the memory data HOB for DDR5
1) report the combined datawidth and capacity for dimm on subchannel 0.
2) set the status of dimm not on subchannel 0 as not present.

Additional change:
 - Fix the issue where the first two characters of DDR5 DIMM Part Number were skipped

Hsd-es-id: 1509445153, 1509893139
Original commit date: Thu Aug 12 23:14:39 2021 -0700
Change-Id: I03755f4aaf8882e503fb87e82ddab71159111268
Original commit hash: f6f7614fe504dabe70fd2d833a9e45fe38209eb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: bc3df6bdf0d56034e8608f2c76f1076343e72bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2384_01

Hsd-es-id: N/A
Original commit date: Thu Sep 16 08:47:55 2021 -0700
Change-Id: I5358d5836c510f9da42a92b4da4607f7b3917ea5
Original commit hash: c19a9a285f6dde88f94d1bc4c65130ae35cab756

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36598c1a9dc6926195474e31616ed1aeb1daea84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:51:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2384_00

Hsd-es-id: N/A
Original commit date: Thu Sep 16 06:55:06 2021 -0700
Change-Id: I0493a2049638ae6124aa70835bd8758df38642d7
Original commit hash: 7e21c603ade178ee36fd2a7070ebb745e7fcca19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54bb74af338b825500055aede47682a9973785af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 16 01:40:52 2021 -0700
Change-Id: I2b7b96679d0821978bbe1b1b65a3059c809a6f74
Original commit hash: 9807176b27be2ea624f2155b96af1a5be10c3a22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d782bbc38c8b3d399e13e81bfa7ce0be78669a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:41 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.192

(cherry picked from commit 49de6c50926477f874db173804f69599d7884651)

Thu Sep 16 07:06:30 2021 +0000
Original commit date: Thu Sep 16 07:06:30 2021 +0000
Original commit hash: d35de9e582fe60c6381255c32d76988ce7f6624d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bb1ceb7a2e94d72cd73760b84dccf65294d12f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update MTRR for extend BIOS region
    Patch 3: Get all MTRR setting and then update the current MTRR
    and Set the MTRR

Hsd-es-id: 22013822049
Original commit date: Tue Aug 17 12:49:55 2021 +0530
Change-Id: I0e6ba6e05ebff7b8be6db7a1b165997a22663601
Original commit hash: c74ee14cf236ca710fce72b1d900e5507adf3600

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 11b02ad31a6b9f4cfdfcb35281f12fa768cdc06d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][DDR4]Consumer & Corporate Debug IFWI not booting to BIOS/EDK/OS SUT hangs at 004f postcode on DDR4.

1. Create new patch tables of ADL SBGA DDR4 platform.
2. Remove SGBA DDR4 TBT Config settings.(Non-POR)

internal only: Reference Validation_Config_v2.2_ww34'21.xlsx

Hsd-es-id: 16014636370
Original commit date: Fri Sep 10 15:50:18 2021 +0800
Change-Id: I027d72623d195e483cd072db9a0b1cd671627354
Original commit hash: b07730818d87ad4ff31155cb77b504e987ff4d5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: 901cb25246cc59417f0addb552b876866ac3513f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:29 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLP GOP V1038"
GOP-1038 is gating ADLM Beta Milestone and need to revert till we get proper fix.
This reverts commit 5d60c522a7fd80d50aacda977ddac2e8ac691eb3.

Hsd-es-id: 1509916726
Original commit date: Wed Sep 15 21:40:24 2021 -0700
Change-Id: I1f6fe25166ee72ad694c3d4ca72b836b6455f551
Original commit hash: 7e718fd0978fe0b94bbf528b624f70bab11a7acc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 06795eaa34be724eeaa7e8fdf9d0b36d90f89c84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL]:CPU stepping/family check and WA cleanup

1. Cleanup BIOS WA for ADL A stepping as it's not used anymore
2. Ensure the change isolated with (Stepping >= EnumAdlB0) can be also part of RPL flow
3. Ensure the change isolated with ADL family check also have according RPL family check
4. Add RPL stepping/CPUID check case in ASL code
5. Remove A0 ucode.

Hsd-es-id: 16014653033
Original commit date: Wed Sep 15 11:18:35 2021 +0800
Change-Id: I0980b3c064c726bb4693fefd1b298943f5cea766
Original commit hash: 01c15e61bdccb8fd8d7290be653d3b948a9482b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLib/PeiCpuPcieHsPhyInfoLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 2c530a4946247e03d16b2d2569f4b91451057e6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] [D3COLD] BIOS device name and address are missing, no D3cold for 0/6/2 drive

Added BIOS device name and address for missing PEG62 slot

Hsd-es-id: 18017922077
Original commit date: Tue Sep 7 23:44:36 2021 -0700
Change-Id: I39b93f4a4ef7d0ae5f1964b22f2e1aa00958e072
Original commit hash: 457ea113aa87c8536535a284b0d9e65d357a249f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: e0a37af4b058f58f187a39aba32b904367e9f660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2383_00

Hsd-es-id: N/A
Original commit date: Wed Sep 15 08:48:59 2021 -0700
Change-Id: I3cc038341717de990be125361148e8ca235e164c
Original commit hash: 675fd11092f069644a8fc0ffb7108522d078ee2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2befdade6e60e7f2fa015deed2e8948b01a3d527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] [Cobalt]System is not waking from S3 through LID switch.

When PCH LAN is disabled, GPIO GPD2 is required to program to wake up via LID open

Hsd-es-id: 16013356817
Original commit date: Thu Sep 2 13:24:19 2021 +0800
Change-Id: I4ad4a1d09acf025ea99c506b0da1a4fdb1de24f0
Original commit hash: 94051e0d3b181a766db8092bb52c046207b7cf3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 9ac0832565356966b8816631175b7b8da5cd30ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 15 01:48:22 2021 -0700
Change-Id: Ibc4d1a7199de08fc82b4b1ac01064895f8bb1695
Original commit hash: 412c1d06cec84c7d4bc5ffbd498447db5e2a57fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 64e80f911ac8534cff08d39e8ba1e699a26e9c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:09 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][Audio]: DMIC attached to HDA codec(ALC245) configuration enablement

Added ALC245 4Dmic support.

Hsd-es-id: 1509937205
Original commit date: Tue Sep 14 16:24:21 2021 +0800
Change-Id: Ife470fa2294226db791bee7b5cbaf82e8896206d
Original commit hash: 3c796b1f6f8853790d553d4bb97de70dd2a9a892

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2a2ae6a7defb8583eca5b328c11f5167e39e9010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:06 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.191

(cherry picked from commit 8d6a1bca37108d55466ff7256da4991ebe6255cd)

Wed Sep 15 03:24:55 2021 +0000
Original commit date: Wed Sep 15 03:24:55 2021 +0000
Original commit hash: 8cbed32d61422f5d9fadf8b27f320ab400de784a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d08cc40d0b0816c5d984b61d2e8d55acb4470f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:50:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14015104637][ADL-S] Set adaptive_pcit_window as tRC*3

Set SC_ADAPTIVE_PCIT.adaptive_pcit_window to tRC*3 in DCLK units, for all DDR types and all ADL SKU's.

[Impacted Area]
ADL-S/P/M, all DDR types

Hsd-es-id: 14015104637
Original commit date: Fri Jul 23 22:42:40 2021 +0800
Change-Id: Ibc7dd3be2daccb60ca4e882d3d3a34bdfeed956b
Original commit hash: 1a29ceb1004484cfa03dac9db01c9194748d973b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 1a0a484bbe45dc33e3633e89dff1cb1767e184b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2382_00

Hsd-es-id: N/A
Original commit date: Tue Sep 14 08:48:44 2021 -0700
Change-Id: I67f1464e783a657e01c73e599af8d6526145b6cd
Original commit hash: d48ef5d61018a4a19789d924039b251f0f1e584f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dacbf1d84b24460bb36f94abed59f4ca4eb9a86a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:54 2021 +0530 
-------------------------------------------------------------------------------- 
L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen5 nFTS increase from 0xE0

Hsd-es-id: 22013794864
Original commit date: Tue Sep 14 07:13:17 2021 +0530
Change-Id: If2624a04939306286fde830af6bb9012c3412d3e
Original commit hash: d8c74cc5115792b53e779e46d70ee63209b1babd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: ac48b5ca65d27b714d285b17f1f705d065123781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P L0 Production patchID 0x0000040c

Hsd-es-id: NA
Original commit date: Tue Sep 14 17:10:11 2021 +0530
Change-Id: Ib6a1c669833ea5ab94e763017497ad98d7caee0d
Original commit hash: 6d0385ce08bad4018106b13fae0ca5f2959a57b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a8bd1f6234a7d0bc4c25bf718a9522380d7a2e01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:41 2021 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] WTAS update Revision 1  IEC optimization

The Wifi Team improved the WiFi Time Average SAR (WTAS) over IEC regulation countries by changing the measurement sliding windows.
The OEM shall control the IEC NIC default (Optimization on/off) values via the BIOS

Hsd-es-id: 1509860348
Original commit date: Fri Sep 10 10:44:02 2021 +0800
Change-Id: I1f9d9d09c2b81540dcb856ea36d4014dd43dd2db
Original commit hash: 90a00e4e27249a1b7aa0990df5676c31b229a04a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 3c02e85ed355246e0b2a566396dd24f9f933b506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 14 01:36:09 2021 -0700
Change-Id: I291512a9c44cc0501b05d1c35c92152075401403
Original commit hash: 6d213ef130d77445e2bca0044484e3beab4b3616

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 870df5a105ae6d35dae028a82a9af891fbc057e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enlarge MicroCodeFv size by 1 block

Hsd-es-id: 1509684850
Original commit date: Wed Sep 8 09:04:05 2021 +0800
Change-Id: I645a7e80d2333edc72db47a5bd3de1e27736810b
Original commit hash: e1e6e395878150339bc41f82b25150a91c23729c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 1bc7d81ae5522c583e8703447b96e94ecc3c290b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:31 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Multiple Fix in Serial io I2c Lib

- Fix for I2C writes above the size of UINT8 fail with the SerialIoI2cLib
- Added STOP and Restart handling in SerialIoI2cWrite API
- Fix for getting I2C out of reset by writing 0x3 to ResetI2C
- Removed I2C enabling when device is already out of reset
- Restart Arg in Write/Read API control Reset/Enabling handling
- Register initalization from 0 in case of I2C_MEM_ENABLE & I2C_MEM_DATA_CMD
- Fix While loop in SerialIoI2cWaitTxFifoEmpty
- Fix TxHold configuration in SerialIoI2cSetFrequency

Hsd-es-id: 14014880043
Original commit date: Wed Aug 18 14:18:42 2021 -0700
Change-Id: I19f4cce536de846131005b796cbadf38bced043e
Original commit hash: 28ccc0c0074589e4d6da6ebe3fc7a9d7aef102e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PssLib/PssLib.c
ClientOneSiliconPkg/Include/Library/SerialIoI2cLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: db3681b27244b0dcd6728872d7624db6b73fa71e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:28 2021 +0530 
-------------------------------------------------------------------------------- 
VR Spec Update for WW35
 - Added ADL P 4+4 45W Spec
 - Added ADL M VCCSA TDC Value
 - Updated the ADL SBGA 55W PL2 and PL4
 - Updated ADLP 6+8 45W PL1 Tau from 28s to 56s
 - Updated ADLP 2+8 15W PL1 Tau from 42s to 28s

Hsd-es-id: 22013792542
Original commit date: Tue Aug 31 14:42:07 2021 +0530
Change-Id: I69ed9a7efac9bdb2b30ab8f64e0ca2dab49b4aee
Original commit hash: 437a5175a6988df08cbe6931b099e7528216e142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: a21a51330c25423a1b866931bbf1a11131d15d9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2381_00

Hsd-es-id: N/A
Original commit date: Mon Sep 13 08:48:16 2021 -0700
Change-Id: I942e076a67cc80c22e4e28ee0b078b8ca130e78d
Original commit hash: f0b518ef3be5ea9a6694ca5b7c1393a2f6a56307

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 16749bfcfc904997baf6e8e113d555f9a83446e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:19 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Fix build issue after downstrwam Sync part-2
Added SortLib in AlderLakeSiliconPkg.dsc
Corrected TpmPlatformHierarchyLib path in BoardPkg.dsc

Hsd-es-id: NA
Original commit date: Mon Sep 13 16:45:13 2021 +0530
Change-Id: If27bbb42d5f07d29016046e267b4033e587747b1
Original commit hash: a78767cd19940ce9b73028e6b3f5c26de31107d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: 96be34beb2593124342799875040a3a30fc8d42a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:16 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Fix build issue after downstrwam Sync
Added SortLib in AlderLakeFspPkg.dsc

Hsd-es-id: NA
Original commit date: Mon Sep 13 16:06:09 2021 +0530
Change-Id: I72f334f1d808d5d6b1800c7128eb263c99e73bf6
Original commit hash: a451e8d06b7b6f0af5df9ead49d47d14e0456656

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: 295ec287fedb03170c6447f4d68012cb148fed8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:13 2021 +0530 
-------------------------------------------------------------------------------- 
Bluetooth: iLE: Public Key X Coordinate check

As Per Errata 17113, X coordinate of Public key shall not be same

Hsd-es-id: 16014560962
Original commit date: Mon Aug 30 16:12:17 2021 +0300
Change-Id: I0381f681fb8c6b8db6bf31ab1135955e205ca6d4
Original commit hash: 20f72fde110a6c82f9c42676fdb15d6a4814e35c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c

================================================================================ 
Commit: e5a6a90b429b9acd0d51dc8367512fb31e6e6521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 13 01:24:48 2021 -0700
Change-Id: I37ddaede16197482b376aa1f62287674e1b17531
Original commit hash: 357c8a4b4e91169648c08e394e0a8ceda4dc204c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a60619bfde2df66f81ce929d3c9662025ccf6476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2377_00

Hsd-es-id: N/A
Original commit date: Sun Sep 12 08:50:04 2021 -0700
Change-Id: Ie6b9bbe05bc3fb98dbec3b54d48247450680f70e
Original commit hash: 339ca5fa3526cb3db7860250832ae290973b93ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f45abdeb810a7a8506e0539b15b566f33a205ffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:49:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 12 01:24:01 2021 -0700
Change-Id: I103a2c556ca4c1503c1ba7feabf85b76f7cd1aa2
Original commit hash: 2f60af9c087b42a70368da5bde11c1e37253d12b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6ea6a59d778c5a30ad3c08a44d3d37281d71362e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2376_00

Hsd-es-id: N/A
Original commit date: Sat Sep 11 08:48:30 2021 -0700
Change-Id: I9e61ef2b7884101846f1f35b8f0fb8b5cd1c6747
Original commit hash: 27c6a928a45d7a2fd392d6e71e803198c84cf48b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54ea5271c74b1ef1858c7045a9995fabf5bcde03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 11 01:36:36 2021 -0700
Change-Id: I750a4c9d9f61a3feed3a4790bb978175ddcc7e83
Original commit hash: 4d433ecfc1202f2f0587a8ab51973207eacb56e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8101a1afcef93bb4ad4fe4cd30dcadab4515ad78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.190

(cherry picked from commit 4c5bd4a26c5d5d2f9bbda73c7c2ff737afb5dbe1)

Sat Sep 11 07:01:06 2021 +0000
Original commit date: Sat Sep 11 07:01:06 2021 +0000
Original commit hash: cee25910e5137649b0c2453a25f0ef759c8f19dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9408acd830341366c4c0baaab3ba13a2ba400a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2375_00

Hsd-es-id: N/A
Original commit date: Fri Sep 10 08:47:59 2021 -0700
Change-Id: I0e1e06db1664eae266dc0bcc2bbfcdd7dc3ca604
Original commit hash: 1932956aab016468b50e629abb7cabbd2b307c2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4bfccc2624b2cf532c69ac00c39ce7114dc635d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 10 01:28:22 2021 -0700
Change-Id: Ie698fda396ef90bf00c8c822991eaaa5e544ed35
Original commit hash: bf2f8445d0091de09b7cc01ee99dd8e9f1153a43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 42bcd2fa0cddf374deadede11cbc51b3cf0ddc8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.189

(cherry picked from commit a9efd8be6998ef2c6f08512bd4a98358383c9f56)

Fri Sep 10 07:00:54 2021 +0000
Original commit date: Fri Sep 10 07:00:54 2021 +0000
Original commit hash: d000e706892e64f7b16ebcbccd1f6cfdbad3b090

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8cef3089bd85f7daf3b0627b2fde72ae62d1cd00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][1509764770]: handle registers change for save/restore

No external changes visible.

Hsd-es-id: 1509764770
Original commit date: Tue Aug 17 14:52:06 2021 +0800
Change-Id: I6323e8a9ab11634d182d6952dac902d3d5406169
Original commit hash: 40c47f1997b74810b1acef3b94a6eea8c026694c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 3f8c7ae90fb22702759ed81a81baf119befdce41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:29 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] [RPP-S] [A0] [PO]Core Frequency always stuck at 1.8GHz and not getting updated  on Task manager even at 100 % core Utilization

Correct stepping check for
  -ScalingFactorBigCore
  -ScalingFactorBigCore

Hsd-es-id: 1509907219
Original commit date: Thu Sep 9 23:50:00 2021 +0800
Change-Id: I1909a8010d8d3d0e8541ca7d9e10501aae1bb422
Original commit hash: a4cd67790cf5b98f66c5f699fc21c2d61277df77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 79c1dcf817542f1f0bbe9cec65896727cfd0c4d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Add support for FLL Overclocking Mode.

New Bit fields are defined to support FLL Overclocking Mode using B2P Mailbox.
Command: MAILBOX_BIOS_CMD_OC_INTERFACE (0x37) and Sub-Command: BIOS_OC_INTERFACE_SUBCMD_WRITE_OC_PERSISTENT_OVERRIDES (0x3)

Hsd-es-id: 22013759562
Original commit date: Fri Aug 27 14:22:21 2021 -0700
Change-Id: Ic6b2348fb44a0edc8bedb6079046119dc2343ea6
Original commit hash: be971843c04cde04ace51997a680f8af65d31872

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 118ceb0f62509dc0ffd6bbce86b21b0ac25287fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] HSTI Error 0x00080003 Platform Security Specification - Memory Map Security Configuration - Non lockable MMIO ranges overlap other critical regions

Add disabled checks for PEG ranges in memory map configuration test

Hsd-es-id: 18017924399
Original commit date: Tue Sep 7 20:37:28 2021 +0200
Change-Id: Ic41a14b80cf91ccd0b24eca0d3629ef65b329042
Original commit hash: 3203afa5587915a9e03e1d9087423c5fd6d4c391

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 6f5bfcf2924d472d4d5f4ce7c99717b7c3472094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Oct 7 17:48:18 2021 +0530 
-------------------------------------------------------------------------------- 
Reverting all the commit which was cherry-picked to support the ADL-P/S dot labels

This reverts commit from 577ba3262b74f2ad03a51f149cd6aadc2c485777 to 28882eb398517520f700677e9b775b7c1b3ed34b

Hsd-es-id: NA
Original commit date: Mon Sep 27 12:03:22 2021 +0530
Change-Id: Iae2f74ba9beb71f9a4ea1d79df921c247ef2f1ab
Original commit hash: 27a8c7b4c5554c434c203c4fd494c18601ed39ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
