output_buffer_gen.v,verilog,xil_defaultlib,../../../../FMCW_FFT_Radar.gen/sources_1/ip/output_buffer_gen/sim/output_buffer_gen.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
