Block Name			X	Y		#Block ID
---------------------------
brighten_stencil$d_reg__U1$reg0		4	3		#r3
brighten_stencil$d_reg__U2$reg0		6	3		#r4
brighten_stencil$ub_brighten_stencil_BANK_0_garnet		7	4		#m5
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg4		2	1		#r17
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I7
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		2	3		#r8
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		0	5		#r9
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		2	5		#r10
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		4	5		#r11
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg5		6	1		#r18
op_hcompute_blur_stencil$inner_compute$i2132_i2133_i131		1	2		#p12
op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$_join_i2146_i1808		3	4		#p15
op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$_join_i2144_i364		3	2		#p14
op_hcompute_blur_stencil_1$inner_compute$add_brighten_stencil_1_273_274_tree$opN_0$opN_1$_join_i2143_i1808		5	2		#p13
op_hcompute_brighten_stencil$inner_compute$mul_hw_input_global_wrapper_stencil_1_259_260_i2153_i1461		5	4		#p2
op_hcompute_hw_output_stencil$inner_compute$lshr_blur_stencil_2_288_289_i2163_i1730		1	4		#p16
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m6
