// Seed: 1730344755
module module_0 (
    input id_0,
    input reg id_1
);
  assign id_2 = 1'b0;
  always @(id_0 && id_0 && id_0) begin
    id_2 <= 1;
    id_2 <= id_1;
  end
  logic id_3;
  assign id_3 = 1;
endmodule
