verilog xil_defaultlib --include "../../../../project_FT60X.srcs/sources_1/bd/design_ps/ipshared/ec67/hdl" --include "../../../../project_FT60X.srcs/sources_1/bd/design_ps/ipshared/70cf/hdl" --include "../../../../project_FT60X.srcs/sources_1/bd/design_ps/ip/design_ps_processing_system7_0_0" \
"../../../bd/design_ps/ip/design_ps_processing_system7_0_0/sim/design_ps_processing_system7_0_0.v" \
"../../../bd/design_ps/ip/design_ps_xlconstant_0_0/sim/design_ps_xlconstant_0_0.v" \
"../../../bd/design_ps/ipshared/ddfb/hdl/clockctrl_v1_0_S00_AXI.v" \
"../../../bd/design_ps/ipshared/ddfb/hdl/clockctrl_v1_0.v" \
"../../../bd/design_ps/ip/design_ps_clockctrl_0_1/sim/design_ps_clockctrl_0_1.v" \
"../../../bd/design_ps/ip/design_ps_xbar_0/sim/design_ps_xbar_0.v" \
"../../../bd/design_ps/sim/design_ps.v" \
"../../../bd/design_ps/ipshared/482a/hdl/FT60X_AXI_v1_0_S00_AXI.v" \
"../../../bd/design_ps/ipshared/482a/hdl/FT60X_AXI_v1_0.v" \
"../../../bd/design_ps/ip/design_ps_FT60X_AXI_0_0/sim/design_ps_FT60X_AXI_0_0.v" \
"../../../bd/design_ps/ip/design_ps_auto_pc_0/sim/design_ps_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
