
*** Running vivado
    with args -log UART_Transmitter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source UART_Transmitter.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source UART_Transmitter.tcl -notrace
Command: link_design -top UART_Transmitter -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.258 ; gain = 0.000 ; free physical = 18965 ; free virtual = 27173
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1683.070 ; gain = 0.000 ; free physical = 18873 ; free virtual = 27081
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.070 ; gain = 0.000 ; free physical = 18873 ; free virtual = 27081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.4 . Memory (MB): peak = 1798.695 ; gain = 87.777 ; free physical = 18841 ; free virtual = 27051

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 130045477

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2276.547 ; gain = 477.852 ; free physical = 18413 ; free virtual = 26643

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18130 ; free virtual = 26356

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18130 ; free virtual = 26356
Phase 1 Initialization | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18130 ; free virtual = 26356

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18130 ; free virtual = 26356

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18130 ; free virtual = 26356
Phase 2 Timer Update And Timing Data Collection | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18130 ; free virtual = 26356

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355
Retarget | Checksum: 130045477
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355
Constant propagation | Checksum: 130045477
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2585.352 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355
Sweep | Checksum: 130045477
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355
BUFG optimization | Checksum: 130045477
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355
Shift Register Optimization | Checksum: 130045477
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355
Post Processing Netlist | Checksum: 130045477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.367 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355
Phase 9.2 Verifying Netlist Connectivity | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355
Phase 9 Finalization | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 130045477

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.367 ; gain = 32.016 ; free physical = 18129 ; free virtual = 26355
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.367 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 130045477

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.367 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 130045477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.367 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.367 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355
Ending Netlist Obfuscation Task | Checksum: 130045477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.367 ; gain = 0.000 ; free physical = 18129 ; free virtual = 26355
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file UART_Transmitter_drc_opted.rpt -pb UART_Transmitter_drc_opted.pb -rpx UART_Transmitter_drc_opted.rpx
Command: report_drc -file UART_Transmitter_drc_opted.rpt -pb UART_Transmitter_drc_opted.pb -rpx UART_Transmitter_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marcin/tools/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2649.383 ; gain = 0.000 ; free physical = 18108 ; free virtual = 26336
INFO: [Common 17-1381] The checkpoint '/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18103 ; free virtual = 26331
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9aefd1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18103 ; free virtual = 26331
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18103 ; free virtual = 26331

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f737c501

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18091 ; free virtual = 26321

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10f0d4128

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18091 ; free virtual = 26322

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10f0d4128

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18091 ; free virtual = 26322
Phase 1 Placer Initialization | Checksum: 10f0d4128

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18090 ; free virtual = 26321

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10f0d4128

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18090 ; free virtual = 26321

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10f0d4128

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18090 ; free virtual = 26321

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10f0d4128

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18090 ; free virtual = 26321

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1297e6770

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26285
Phase 2 Global Placement | Checksum: 1297e6770

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26285

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1297e6770

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0457e3d

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26285

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ad642af4

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26285

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ad642af4

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26285

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: cdb88bff

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18056 ; free virtual = 26287

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cdb88bff

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18056 ; free virtual = 26287

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: cdb88bff

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18056 ; free virtual = 26287
Phase 3 Detail Placement | Checksum: cdb88bff

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18056 ; free virtual = 26287

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: cdb88bff

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cdb88bff

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cdb88bff

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291
Phase 4.3 Placer Reporting | Checksum: cdb88bff

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cd00cf7a

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291
Ending Placer Task | Checksum: b19284b3

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18060 ; free virtual = 26291
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file UART_Transmitter_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18052 ; free virtual = 26284
INFO: [runtcl-4] Executing : report_utilization -file UART_Transmitter_utilization_placed.rpt -pb UART_Transmitter_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UART_Transmitter_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26286
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26286
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26286
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18054 ; free virtual = 26286
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18051 ; free virtual = 26283
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18051 ; free virtual = 26283
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18051 ; free virtual = 26284
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2705.410 ; gain = 0.000 ; free physical = 18051 ; free virtual = 26284
INFO: [Common 17-1381] The checkpoint '/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.414 ; gain = 0.000 ; free physical = 18030 ; free virtual = 26263
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.336 ; gain = 2.969 ; free physical = 18031 ; free virtual = 26263
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.273 ; gain = 6.938 ; free physical = 18030 ; free virtual = 26263
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.242 ; gain = 0.000 ; free physical = 18030 ; free virtual = 26263
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.242 ; gain = 0.000 ; free physical = 18031 ; free virtual = 26263
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.242 ; gain = 0.000 ; free physical = 18031 ; free virtual = 26263
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2757.242 ; gain = 0.000 ; free physical = 18031 ; free virtual = 26264
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.242 ; gain = 12.875 ; free physical = 18031 ; free virtual = 26264
INFO: [Common 17-1381] The checkpoint '/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7e38798 ConstDB: 0 ShapeSum: a9aefd1b RouteDB: 0
Post Restoration Checksum: NetGraph: f2d952f6 | NumContArr: 106b2386 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 288966bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2828.883 ; gain = 0.000 ; free physical = 17959 ; free virtual = 26192

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 288966bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.867 ; gain = 1.984 ; free physical = 17929 ; free virtual = 26163

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 288966bb6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.867 ; gain = 1.984 ; free physical = 17929 ; free virtual = 26163
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29242fd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29242fd25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 20b44b3ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148
Phase 3 Initial Routing | Checksum: 20b44b3ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148
Phase 4 Rip-up And Reroute | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148
Phase 6 Post Hold Fix | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00703829 %
  Global Horizontal Routing Utilization  = 0.00988051 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17914 ; free virtual = 26148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26d3cc849

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17913 ; free virtual = 26147

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 264685226

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17913 ; free virtual = 26147
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 110fdcb73

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17913 ; free virtual = 26147
Ending Routing Task | Checksum: 110fdcb73

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 16.984 ; free physical = 17913 ; free virtual = 26147

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2845.867 ; gain = 88.625 ; free physical = 17913 ; free virtual = 26147
INFO: [runtcl-4] Executing : report_drc -file UART_Transmitter_drc_routed.rpt -pb UART_Transmitter_drc_routed.pb -rpx UART_Transmitter_drc_routed.rpx
Command: report_drc -file UART_Transmitter_drc_routed.rpt -pb UART_Transmitter_drc_routed.pb -rpx UART_Transmitter_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file UART_Transmitter_methodology_drc_routed.rpt -pb UART_Transmitter_methodology_drc_routed.pb -rpx UART_Transmitter_methodology_drc_routed.rpx
Command: report_methodology -file UART_Transmitter_methodology_drc_routed.rpt -pb UART_Transmitter_methodology_drc_routed.pb -rpx UART_Transmitter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file UART_Transmitter_power_routed.rpt -pb UART_Transmitter_power_summary_routed.pb -rpx UART_Transmitter_power_routed.rpx
Command: report_power -file UART_Transmitter_power_routed.rpt -pb UART_Transmitter_power_summary_routed.pb -rpx UART_Transmitter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file UART_Transmitter_route_status.rpt -pb UART_Transmitter_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Transmitter_timing_summary_routed.rpt -pb UART_Transmitter_timing_summary_routed.pb -rpx UART_Transmitter_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file UART_Transmitter_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file UART_Transmitter_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file UART_Transmitter_bus_skew_routed.rpt -pb UART_Transmitter_bus_skew_routed.pb -rpx UART_Transmitter_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26110
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26110
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26110
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26109
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26109
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26110
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2958.691 ; gain = 0.000 ; free physical = 17874 ; free virtual = 26110
INFO: [Common 17-1381] The checkpoint '/home/marcin-zub/Vivado_projects/project_vivado_3/project_vivado_3.runs/impl_1/UART_Transmitter_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May  6 14:20:13 2024...
