Classic Timing Analyzer report for Full_adder
Tue Apr 05 03:02:27 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'key[1]'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.766 ns                         ; sw[14]                          ; ff_asyncrst_sign8bit:reg01|Q[6] ; --         ; key[1]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.137 ns                        ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[0]                         ; key[1]     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.645 ns                         ; sw[12]                          ; ff_asyncrst_sign8bit:reg01|Q[4] ; --         ; key[1]   ; 0            ;
; Clock Setup: 'key[1]'        ; N/A   ; None          ; 273.07 MHz ( period = 3.662 ns ) ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; key[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'key[1]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 273.07 MHz ( period = 3.662 ns )               ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 3.448 ns                ;
; N/A   ; 273.15 MHz ( period = 3.661 ns )               ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 3.447 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 3.262 ns                ;
; N/A   ; 287.77 MHz ( period = 3.475 ns )               ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 3.034 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 3.002 ns                ;
; N/A   ; 311.04 MHz ( period = 3.215 ns )               ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 2.896 ns                ;
; N/A   ; 321.65 MHz ( period = 3.109 ns )               ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.895 ns                ;
; N/A   ; 323.62 MHz ( period = 3.090 ns )               ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.848 ns                ;
; N/A   ; 326.90 MHz ( period = 3.059 ns )               ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 2.845 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.832 ns                ;
; N/A   ; 332.12 MHz ( period = 3.011 ns )               ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 333.56 MHz ( period = 2.998 ns )               ; ff_asyncrst_sign8bit:reg02|Q[4] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 2.788 ns                ;
; N/A   ; 333.67 MHz ( period = 2.997 ns )               ; ff_asyncrst_sign8bit:reg02|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.787 ns                ;
; N/A   ; 335.23 MHz ( period = 2.983 ns )               ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.765 ns                ;
; N/A   ; 341.65 MHz ( period = 2.927 ns )               ; ff_asyncrst_sign8bit:reg02|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.709 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; ff_asyncrst_sign8bit:reg01|Q[4] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 2.663 ns                ;
; N/A   ; 347.71 MHz ( period = 2.876 ns )               ; ff_asyncrst_sign8bit:reg01|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 367.24 MHz ( period = 2.723 ns )               ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.505 ns                ;
; N/A   ; 368.05 MHz ( period = 2.717 ns )               ; ff_asyncrst_sign8bit:reg01|Q[3] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 2.503 ns                ;
; N/A   ; 368.19 MHz ( period = 2.716 ns )               ; ff_asyncrst_sign8bit:reg01|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.502 ns                ;
; N/A   ; 370.92 MHz ( period = 2.696 ns )               ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.482 ns                ;
; N/A   ; 372.30 MHz ( period = 2.686 ns )               ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; 376.22 MHz ( period = 2.658 ns )               ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.444 ns                ;
; N/A   ; 378.07 MHz ( period = 2.645 ns )               ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; 380.66 MHz ( period = 2.627 ns )               ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.409 ns                ;
; N/A   ; 387.00 MHz ( period = 2.584 ns )               ; ff_asyncrst_sign8bit:reg02|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.374 ns                ;
; N/A   ; 387.90 MHz ( period = 2.578 ns )               ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; 389.71 MHz ( period = 2.566 ns )               ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 406.01 MHz ( period = 2.463 ns )               ; ff_asyncrst_sign8bit:reg01|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.249 ns                ;
; N/A   ; 417.01 MHz ( period = 2.398 ns )               ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; 434.22 MHz ( period = 2.303 ns )               ; ff_asyncrst_sign8bit:reg01|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; 436.30 MHz ( period = 2.292 ns )               ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; 446.23 MHz ( period = 2.241 ns )               ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; 446.23 MHz ( period = 2.241 ns )               ; ff_asyncrst_sign8bit:reg02|Q[3] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 2.027 ns                ;
; N/A   ; 446.43 MHz ( period = 2.240 ns )               ; ff_asyncrst_sign8bit:reg02|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 2.026 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[7] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[5] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[7] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[5] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.866 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[2] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[2] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.685 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.499 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[6] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[6] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[2] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.451 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[5] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[7] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[7] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[1] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.321 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[2] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.294 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[5] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[5] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[2] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[2] ; ff_asyncrst_sign8bit:reg03|Q[2] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.134 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[1] ; ff_asyncrst_sign8bit:reg03|Q[1] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[1] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[5] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[6] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[0] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[6] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.868 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[5] ; ff_asyncrst_sign8bit:reg03|Q[5] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[6] ; ff_asyncrst_sign1bit:reg04|Q    ; key[1]     ; key[1]   ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[6] ; ff_asyncrst_sign8bit:reg03|Q[7] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[5] ; ff_asyncrst_sign8bit:reg03|Q[6] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[1] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[0] ; ff_asyncrst_sign8bit:reg03|Q[0] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg02|Q[4] ; ff_asyncrst_sign8bit:reg03|Q[4] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ff_asyncrst_sign8bit:reg01|Q[3] ; ff_asyncrst_sign8bit:reg03|Q[3] ; key[1]     ; key[1]   ; None                        ; None                      ; 0.575 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; tsu                                                                                     ;
+-------+--------------+------------+--------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                              ; To Clock ;
+-------+--------------+------------+--------+---------------------------------+----------+
; N/A   ; None         ; 3.766 ns   ; sw[14] ; ff_asyncrst_sign8bit:reg01|Q[6] ; key[1]   ;
; N/A   ; None         ; 3.659 ns   ; sw[13] ; ff_asyncrst_sign8bit:reg01|Q[5] ; key[1]   ;
; N/A   ; None         ; 3.390 ns   ; sw[15] ; ff_asyncrst_sign8bit:reg01|Q[7] ; key[1]   ;
; N/A   ; None         ; 1.212 ns   ; sw[9]  ; ff_asyncrst_sign8bit:reg01|Q[1] ; key[1]   ;
; N/A   ; None         ; 1.203 ns   ; sw[1]  ; ff_asyncrst_sign8bit:reg02|Q[1] ; key[1]   ;
; N/A   ; None         ; 1.131 ns   ; sw[2]  ; ff_asyncrst_sign8bit:reg02|Q[2] ; key[1]   ;
; N/A   ; None         ; 1.127 ns   ; sw[0]  ; ff_asyncrst_sign8bit:reg02|Q[0] ; key[1]   ;
; N/A   ; None         ; 1.111 ns   ; sw[5]  ; ff_asyncrst_sign8bit:reg02|Q[5] ; key[1]   ;
; N/A   ; None         ; 1.027 ns   ; sw[4]  ; ff_asyncrst_sign8bit:reg02|Q[4] ; key[1]   ;
; N/A   ; None         ; 1.019 ns   ; sw[7]  ; ff_asyncrst_sign8bit:reg02|Q[7] ; key[1]   ;
; N/A   ; None         ; 0.935 ns   ; sw[3]  ; ff_asyncrst_sign8bit:reg02|Q[3] ; key[1]   ;
; N/A   ; None         ; 0.899 ns   ; sw[8]  ; ff_asyncrst_sign8bit:reg01|Q[0] ; key[1]   ;
; N/A   ; None         ; 0.881 ns   ; sw[6]  ; ff_asyncrst_sign8bit:reg02|Q[6] ; key[1]   ;
; N/A   ; None         ; -0.009 ns  ; sw[10] ; ff_asyncrst_sign8bit:reg01|Q[2] ; key[1]   ;
; N/A   ; None         ; -0.382 ns  ; sw[11] ; ff_asyncrst_sign8bit:reg01|Q[3] ; key[1]   ;
; N/A   ; None         ; -0.415 ns  ; sw[12] ; ff_asyncrst_sign8bit:reg01|Q[4] ; key[1]   ;
+-------+--------------+------------+--------+---------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+---------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------+---------+------------+
; N/A   ; None         ; 12.137 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[0] ; key[1]     ;
; N/A   ; None         ; 12.099 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[1] ; key[1]     ;
; N/A   ; None         ; 11.932 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[5] ; key[1]     ;
; N/A   ; None         ; 11.889 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[6] ; key[1]     ;
; N/A   ; None         ; 11.853 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[0] ; key[1]     ;
; N/A   ; None         ; 11.811 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[1] ; key[1]     ;
; N/A   ; None         ; 11.720 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[4] ; key[1]     ;
; N/A   ; None         ; 11.672 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[2] ; key[1]     ;
; N/A   ; None         ; 11.654 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; hex1[3] ; key[1]     ;
; N/A   ; None         ; 11.647 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[5] ; key[1]     ;
; N/A   ; None         ; 11.603 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[6] ; key[1]     ;
; N/A   ; None         ; 11.432 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[4] ; key[1]     ;
; N/A   ; None         ; 11.410 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[2] ; key[1]     ;
; N/A   ; None         ; 11.387 ns  ; ff_asyncrst_sign8bit:reg03|Q[6] ; ledr[6] ; key[1]     ;
; N/A   ; None         ; 11.367 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; hex1[3] ; key[1]     ;
; N/A   ; None         ; 10.523 ns  ; ff_asyncrst_sign8bit:reg03|Q[4] ; ledr[4] ; key[1]     ;
; N/A   ; None         ; 10.509 ns  ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[3] ; key[1]     ;
; N/A   ; None         ; 10.502 ns  ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[4] ; key[1]     ;
; N/A   ; None         ; 10.267 ns  ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[0] ; key[1]     ;
; N/A   ; None         ; 10.243 ns  ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[2] ; key[1]     ;
; N/A   ; None         ; 10.235 ns  ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[1] ; key[1]     ;
; N/A   ; None         ; 10.118 ns  ; ff_asyncrst_sign8bit:reg03|Q[0] ; ledr[0] ; key[1]     ;
; N/A   ; None         ; 10.045 ns  ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[5] ; key[1]     ;
; N/A   ; None         ; 10.001 ns  ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[0] ; key[1]     ;
; N/A   ; None         ; 9.977 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[1] ; key[1]     ;
; N/A   ; None         ; 9.848 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[3] ; key[1]     ;
; N/A   ; None         ; 9.841 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[4] ; key[1]     ;
; N/A   ; None         ; 9.827 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[5] ; key[1]     ;
; N/A   ; None         ; 9.809 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[6] ; key[1]     ;
; N/A   ; None         ; 9.784 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[6] ; key[1]     ;
; N/A   ; None         ; 9.782 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[3] ; key[1]     ;
; N/A   ; None         ; 9.773 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[4] ; key[1]     ;
; N/A   ; None         ; 9.625 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[5] ; key[1]     ;
; N/A   ; None         ; 9.605 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[0] ; key[1]     ;
; N/A   ; None         ; 9.596 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[4] ; key[1]     ;
; N/A   ; None         ; 9.576 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[1] ; key[1]     ;
; N/A   ; None         ; 9.575 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[2] ; key[1]     ;
; N/A   ; None         ; 9.554 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; hex0[2] ; key[1]     ;
; N/A   ; None         ; 9.538 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[0] ; key[1]     ;
; N/A   ; None         ; 9.537 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; hex1[3] ; key[1]     ;
; N/A   ; None         ; 9.511 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[2] ; key[1]     ;
; N/A   ; None         ; 9.507 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[1] ; key[1]     ;
; N/A   ; None         ; 9.470 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[0] ; key[1]     ;
; N/A   ; None         ; 9.454 ns   ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[5] ; key[1]     ;
; N/A   ; None         ; 9.427 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[1] ; key[1]     ;
; N/A   ; None         ; 9.391 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[6] ; key[1]     ;
; N/A   ; None         ; 9.319 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[5] ; key[1]     ;
; N/A   ; None         ; 9.313 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; ledr[1] ; key[1]     ;
; N/A   ; None         ; 9.285 ns   ; ff_asyncrst_sign8bit:reg03|Q[3] ; ledr[3] ; key[1]     ;
; N/A   ; None         ; 9.269 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[5] ; key[1]     ;
; N/A   ; None         ; 9.227 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[6] ; key[1]     ;
; N/A   ; None         ; 9.216 ns   ; ff_asyncrst_sign8bit:reg03|Q[0] ; hex0[6] ; key[1]     ;
; N/A   ; None         ; 9.086 ns   ; ff_asyncrst_sign8bit:reg03|Q[1] ; hex0[6] ; key[1]     ;
; N/A   ; None         ; 9.050 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[4] ; key[1]     ;
; N/A   ; None         ; 9.029 ns   ; ff_asyncrst_sign8bit:reg03|Q[5] ; ledr[5] ; key[1]     ;
; N/A   ; None         ; 9.027 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[2] ; key[1]     ;
; N/A   ; None         ; 8.984 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; hex1[3] ; key[1]     ;
; N/A   ; None         ; 8.909 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[3] ; key[1]     ;
; N/A   ; None         ; 8.903 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[4] ; key[1]     ;
; N/A   ; None         ; 8.761 ns   ; ff_asyncrst_sign8bit:reg03|Q[7] ; ledr[7] ; key[1]     ;
; N/A   ; None         ; 8.666 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[0] ; key[1]     ;
; N/A   ; None         ; 8.643 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; ledr[2] ; key[1]     ;
; N/A   ; None         ; 8.642 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[2] ; key[1]     ;
; N/A   ; None         ; 8.634 ns   ; ff_asyncrst_sign8bit:reg03|Q[2] ; hex0[1] ; key[1]     ;
; N/A   ; None         ; 8.453 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[5] ; key[1]     ;
; N/A   ; None         ; 8.381 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[6] ; key[1]     ;
; N/A   ; None         ; 8.357 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[5] ; key[1]     ;
; N/A   ; None         ; 8.339 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[6] ; key[1]     ;
; N/A   ; None         ; 8.185 ns   ; ff_asyncrst_sign1bit:reg04|Q    ; ledg[8] ; key[1]     ;
; N/A   ; None         ; 8.057 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[3] ; key[1]     ;
; N/A   ; None         ; 7.979 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[6] ; key[1]     ;
; N/A   ; None         ; 7.940 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[4] ; key[1]     ;
; N/A   ; None         ; 7.937 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[3] ; key[1]     ;
; N/A   ; None         ; 7.924 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[5] ; key[1]     ;
; N/A   ; None         ; 7.909 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[3] ; key[1]     ;
; N/A   ; None         ; 7.897 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[6] ; key[1]     ;
; N/A   ; None         ; 7.805 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[6] ; key[1]     ;
; N/A   ; None         ; 7.729 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[4] ; key[1]     ;
; N/A   ; None         ; 7.726 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[3] ; key[1]     ;
; N/A   ; None         ; 7.714 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[3] ; key[1]     ;
; N/A   ; None         ; 7.706 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[0] ; key[1]     ;
; N/A   ; None         ; 7.683 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[1] ; key[1]     ;
; N/A   ; None         ; 7.672 ns   ; ff_asyncrst_sign8bit:reg01|Q[2] ; hex6[2] ; key[1]     ;
; N/A   ; None         ; 7.659 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[1] ; key[1]     ;
; N/A   ; None         ; 7.651 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[0] ; key[1]     ;
; N/A   ; None         ; 7.635 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[4] ; key[1]     ;
; N/A   ; None         ; 7.631 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[3] ; key[1]     ;
; N/A   ; None         ; 7.630 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[4] ; key[1]     ;
; N/A   ; None         ; 7.623 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[2] ; key[1]     ;
; N/A   ; None         ; 7.601 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[2] ; key[1]     ;
; N/A   ; None         ; 7.581 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[6] ; key[1]     ;
; N/A   ; None         ; 7.563 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[5] ; key[1]     ;
; N/A   ; None         ; 7.520 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[1] ; key[1]     ;
; N/A   ; None         ; 7.515 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[1] ; key[1]     ;
; N/A   ; None         ; 7.513 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[0] ; key[1]     ;
; N/A   ; None         ; 7.506 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[1] ; key[1]     ;
; N/A   ; None         ; 7.506 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[2] ; key[1]     ;
; N/A   ; None         ; 7.504 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[0] ; key[1]     ;
; N/A   ; None         ; 7.502 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[5] ; key[1]     ;
; N/A   ; None         ; 7.499 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[4] ; key[1]     ;
; N/A   ; None         ; 7.497 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[4] ; key[1]     ;
; N/A   ; None         ; 7.496 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[0] ; key[1]     ;
; N/A   ; None         ; 7.495 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[2] ; key[1]     ;
; N/A   ; None         ; 7.494 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[5] ; key[1]     ;
; N/A   ; None         ; 7.490 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[0] ; key[1]     ;
; N/A   ; None         ; 7.488 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[2] ; key[1]     ;
; N/A   ; None         ; 7.486 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[2] ; key[1]     ;
; N/A   ; None         ; 7.478 ns   ; ff_asyncrst_sign8bit:reg02|Q[2] ; hex4[3] ; key[1]     ;
; N/A   ; None         ; 7.472 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[1] ; key[1]     ;
; N/A   ; None         ; 7.471 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[0] ; key[1]     ;
; N/A   ; None         ; 7.465 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[3] ; key[1]     ;
; N/A   ; None         ; 7.457 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[1] ; key[1]     ;
; N/A   ; None         ; 7.454 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[5] ; key[1]     ;
; N/A   ; None         ; 7.453 ns   ; ff_asyncrst_sign8bit:reg01|Q[4] ; hex7[4] ; key[1]     ;
; N/A   ; None         ; 7.452 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[4] ; key[1]     ;
; N/A   ; None         ; 7.439 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[0] ; key[1]     ;
; N/A   ; None         ; 7.431 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[2] ; key[1]     ;
; N/A   ; None         ; 7.424 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[6] ; key[1]     ;
; N/A   ; None         ; 7.422 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[1] ; key[1]     ;
; N/A   ; None         ; 7.415 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[3] ; key[1]     ;
; N/A   ; None         ; 7.411 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[3] ; key[1]     ;
; N/A   ; None         ; 7.405 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[0] ; key[1]     ;
; N/A   ; None         ; 7.377 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[2] ; key[1]     ;
; N/A   ; None         ; 7.376 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[1] ; key[1]     ;
; N/A   ; None         ; 7.346 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[4] ; key[1]     ;
; N/A   ; None         ; 7.343 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[3] ; key[1]     ;
; N/A   ; None         ; 7.338 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[6] ; key[1]     ;
; N/A   ; None         ; 7.320 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[0] ; key[1]     ;
; N/A   ; None         ; 7.318 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[1] ; key[1]     ;
; N/A   ; None         ; 7.298 ns   ; ff_asyncrst_sign8bit:reg02|Q[1] ; hex4[6] ; key[1]     ;
; N/A   ; None         ; 7.284 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[5] ; key[1]     ;
; N/A   ; None         ; 7.266 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[2] ; key[1]     ;
; N/A   ; None         ; 7.170 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[3] ; key[1]     ;
; N/A   ; None         ; 7.167 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[1] ; key[1]     ;
; N/A   ; None         ; 7.166 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[2] ; key[1]     ;
; N/A   ; None         ; 7.165 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[2] ; key[1]     ;
; N/A   ; None         ; 7.163 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[5] ; key[1]     ;
; N/A   ; None         ; 7.158 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[4] ; key[1]     ;
; N/A   ; None         ; 7.155 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[4] ; key[1]     ;
; N/A   ; None         ; 7.153 ns   ; ff_asyncrst_sign8bit:reg02|Q[6] ; hex5[5] ; key[1]     ;
; N/A   ; None         ; 7.150 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[0] ; key[1]     ;
; N/A   ; None         ; 7.146 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[6] ; key[1]     ;
; N/A   ; None         ; 7.136 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[5] ; key[1]     ;
; N/A   ; None         ; 7.127 ns   ; ff_asyncrst_sign8bit:reg02|Q[3] ; hex4[3] ; key[1]     ;
; N/A   ; None         ; 7.117 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[0] ; key[1]     ;
; N/A   ; None         ; 7.112 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[2] ; key[1]     ;
; N/A   ; None         ; 7.112 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[6] ; key[1]     ;
; N/A   ; None         ; 7.093 ns   ; ff_asyncrst_sign8bit:reg01|Q[5] ; hex7[5] ; key[1]     ;
; N/A   ; None         ; 7.089 ns   ; ff_asyncrst_sign8bit:reg01|Q[3] ; hex6[1] ; key[1]     ;
; N/A   ; None         ; 7.052 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[2] ; key[1]     ;
; N/A   ; None         ; 7.032 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[0] ; key[1]     ;
; N/A   ; None         ; 7.028 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[2] ; key[1]     ;
; N/A   ; None         ; 7.015 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[1] ; key[1]     ;
; N/A   ; None         ; 7.012 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[0] ; key[1]     ;
; N/A   ; None         ; 6.988 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[6] ; key[1]     ;
; N/A   ; None         ; 6.986 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[2] ; key[1]     ;
; N/A   ; None         ; 6.986 ns   ; ff_asyncrst_sign8bit:reg01|Q[6] ; hex7[4] ; key[1]     ;
; N/A   ; None         ; 6.984 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[1] ; key[1]     ;
; N/A   ; None         ; 6.968 ns   ; ff_asyncrst_sign8bit:reg01|Q[1] ; hex6[5] ; key[1]     ;
; N/A   ; None         ; 6.950 ns   ; ff_asyncrst_sign8bit:reg01|Q[0] ; hex6[6] ; key[1]     ;
; N/A   ; None         ; 6.920 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[0] ; key[1]     ;
; N/A   ; None         ; 6.900 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[0] ; key[1]     ;
; N/A   ; None         ; 6.875 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[6] ; key[1]     ;
; N/A   ; None         ; 6.871 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[1] ; key[1]     ;
; N/A   ; None         ; 6.839 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[1] ; key[1]     ;
; N/A   ; None         ; 6.795 ns   ; ff_asyncrst_sign8bit:reg01|Q[7] ; hex7[4] ; key[1]     ;
; N/A   ; None         ; 6.749 ns   ; ff_asyncrst_sign8bit:reg02|Q[0] ; hex4[6] ; key[1]     ;
; N/A   ; None         ; 6.715 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[5] ; key[1]     ;
; N/A   ; None         ; 6.712 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[4] ; key[1]     ;
; N/A   ; None         ; 6.705 ns   ; ff_asyncrst_sign8bit:reg02|Q[7] ; hex5[3] ; key[1]     ;
; N/A   ; None         ; 6.619 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[3] ; key[1]     ;
; N/A   ; None         ; 6.608 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[4] ; key[1]     ;
; N/A   ; None         ; 6.603 ns   ; ff_asyncrst_sign8bit:reg02|Q[5] ; hex5[5] ; key[1]     ;
; N/A   ; None         ; 6.591 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[3] ; key[1]     ;
; N/A   ; None         ; 6.588 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[4] ; key[1]     ;
; N/A   ; None         ; 6.579 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[5] ; key[1]     ;
; N/A   ; None         ; 6.530 ns   ; ff_asyncrst_sign8bit:reg02|Q[4] ; hex5[6] ; key[1]     ;
+-------+--------------+------------+---------------------------------+---------+------------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+-----------+--------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                              ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------+----------+
; N/A           ; None        ; 0.645 ns  ; sw[12] ; ff_asyncrst_sign8bit:reg01|Q[4] ; key[1]   ;
; N/A           ; None        ; 0.612 ns  ; sw[11] ; ff_asyncrst_sign8bit:reg01|Q[3] ; key[1]   ;
; N/A           ; None        ; 0.239 ns  ; sw[10] ; ff_asyncrst_sign8bit:reg01|Q[2] ; key[1]   ;
; N/A           ; None        ; -0.651 ns ; sw[6]  ; ff_asyncrst_sign8bit:reg02|Q[6] ; key[1]   ;
; N/A           ; None        ; -0.669 ns ; sw[8]  ; ff_asyncrst_sign8bit:reg01|Q[0] ; key[1]   ;
; N/A           ; None        ; -0.705 ns ; sw[3]  ; ff_asyncrst_sign8bit:reg02|Q[3] ; key[1]   ;
; N/A           ; None        ; -0.789 ns ; sw[7]  ; ff_asyncrst_sign8bit:reg02|Q[7] ; key[1]   ;
; N/A           ; None        ; -0.797 ns ; sw[4]  ; ff_asyncrst_sign8bit:reg02|Q[4] ; key[1]   ;
; N/A           ; None        ; -0.881 ns ; sw[5]  ; ff_asyncrst_sign8bit:reg02|Q[5] ; key[1]   ;
; N/A           ; None        ; -0.897 ns ; sw[0]  ; ff_asyncrst_sign8bit:reg02|Q[0] ; key[1]   ;
; N/A           ; None        ; -0.901 ns ; sw[2]  ; ff_asyncrst_sign8bit:reg02|Q[2] ; key[1]   ;
; N/A           ; None        ; -0.973 ns ; sw[1]  ; ff_asyncrst_sign8bit:reg02|Q[1] ; key[1]   ;
; N/A           ; None        ; -0.982 ns ; sw[9]  ; ff_asyncrst_sign8bit:reg01|Q[1] ; key[1]   ;
; N/A           ; None        ; -3.160 ns ; sw[15] ; ff_asyncrst_sign8bit:reg01|Q[7] ; key[1]   ;
; N/A           ; None        ; -3.429 ns ; sw[13] ; ff_asyncrst_sign8bit:reg01|Q[5] ; key[1]   ;
; N/A           ; None        ; -3.536 ns ; sw[14] ; ff_asyncrst_sign8bit:reg01|Q[6] ; key[1]   ;
+---------------+-------------+-----------+--------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 05 03:02:27 2016
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off Full_adder -c Full_adder --speed=6
Info: Started post-fitting delay annotation
Warning: Found 59 output pins without output pin load capacitance assignment
    Info: Pin "ledr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ledg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hex0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "key[1]" is an undefined clock
Info: Clock "key[1]" has Internal fmax of 273.07 MHz between source register "ff_asyncrst_sign8bit:reg02|Q[2]" and destination register "ff_asyncrst_sign1bit:reg04|Q" (period= 3.662 ns)
    Info: + Longest register to register delay is 3.448 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 10; REG Node = 'ff_asyncrst_sign8bit:reg02|Q[2]'
        Info: 2: + IC(0.725 ns) + CELL(0.150 ns) = 0.875 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 3; COMB Node = 'full_adder_8bit:adder|carry[3]~1'
        Info: 3: + IC(0.449 ns) + CELL(0.420 ns) = 1.744 ns; Loc. = LCCOMB_X2_Y16_N22; Fanout = 1; COMB Node = 'full_adder_8bit:adder|carry[5]~5'
        Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.143 ns; Loc. = LCCOMB_X2_Y16_N2; Fanout = 2; COMB Node = 'full_adder_8bit:adder|carry[5]~6'
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 2.545 ns; Loc. = LCCOMB_X2_Y16_N30; Fanout = 2; COMB Node = 'full_adder_8bit:adder|carry[6]~7'
        Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 2.949 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 2; COMB Node = 'full_adder_8bit:adder|sum[7]~4'
        Info: 7: + IC(0.265 ns) + CELL(0.150 ns) = 3.364 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'carry~0'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.448 ns; Loc. = LCFF_X2_Y16_N9; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04|Q'
        Info: Total cell delay = 1.254 ns ( 36.37 % )
        Info: Total interconnect delay = 2.194 ns ( 63.63 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "key[1]" to destination register is 2.604 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key[1]'
            Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key[1]~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key[1]~clkctrl'
            Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X2_Y16_N9; Fanout = 1; REG Node = 'ff_asyncrst_sign1bit:reg04|Q'
            Info: Total cell delay = 1.534 ns ( 58.91 % )
            Info: Total interconnect delay = 1.070 ns ( 41.09 % )
        Info: - Longest clock path from clock "key[1]" to source register is 2.604 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key[1]'
            Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key[1]~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key[1]~clkctrl'
            Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 10; REG Node = 'ff_asyncrst_sign8bit:reg02|Q[2]'
            Info: Total cell delay = 1.534 ns ( 58.91 % )
            Info: Total interconnect delay = 1.070 ns ( 41.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "ff_asyncrst_sign8bit:reg01|Q[6]" (data pin = "sw[14]", clock pin = "key[1]") is 3.766 ns
    Info: + Longest pin to register delay is 6.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'sw[14]'
        Info: 2: + IC(5.194 ns) + CELL(0.366 ns) = 6.402 ns; Loc. = LCFF_X1_Y16_N11; Fanout = 9; REG Node = 'ff_asyncrst_sign8bit:reg01|Q[6]'
        Info: Total cell delay = 1.208 ns ( 18.87 % )
        Info: Total interconnect delay = 5.194 ns ( 81.13 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "key[1]" to destination register is 2.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key[1]'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key[1]~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key[1]~clkctrl'
        Info: 4: + IC(1.025 ns) + CELL(0.537 ns) = 2.600 ns; Loc. = LCFF_X1_Y16_N11; Fanout = 9; REG Node = 'ff_asyncrst_sign8bit:reg01|Q[6]'
        Info: Total cell delay = 1.534 ns ( 59.00 % )
        Info: Total interconnect delay = 1.066 ns ( 41.00 % )
Info: tco from clock "key[1]" to destination pin "hex1[0]" through register "ff_asyncrst_sign8bit:reg03|Q[6]" is 12.137 ns
    Info: + Longest clock path from clock "key[1]" to source register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key[1]'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key[1]~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key[1]~clkctrl'
        Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X2_Y16_N5; Fanout = 8; REG Node = 'ff_asyncrst_sign8bit:reg03|Q[6]'
        Info: Total cell delay = 1.534 ns ( 58.91 % )
        Info: Total interconnect delay = 1.070 ns ( 41.09 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.283 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N5; Fanout = 8; REG Node = 'ff_asyncrst_sign8bit:reg03|Q[6]'
        Info: 2: + IC(5.345 ns) + CELL(0.416 ns) = 5.761 ns; Loc. = LCCOMB_X64_Y4_N12; Fanout = 1; COMB Node = 'decoder_7seg:disp1|hex[0]'
        Info: 3: + IC(0.733 ns) + CELL(2.789 ns) = 9.283 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'hex1[0]'
        Info: Total cell delay = 3.205 ns ( 34.53 % )
        Info: Total interconnect delay = 6.078 ns ( 65.47 % )
Info: th for register "ff_asyncrst_sign8bit:reg01|Q[4]" (data pin = "sw[12]", clock pin = "key[1]") is 0.645 ns
    Info: + Longest clock path from clock "key[1]" to destination register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key[1]'
        Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key[1]~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 25; COMB Node = 'key[1]~clkctrl'
        Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 10; REG Node = 'ff_asyncrst_sign8bit:reg01|Q[4]'
        Info: Total cell delay = 1.534 ns ( 58.91 % )
        Info: Total interconnect delay = 1.070 ns ( 41.09 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; PIN Node = 'sw[12]'
        Info: 2: + IC(0.860 ns) + CELL(0.366 ns) = 2.225 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 10; REG Node = 'ff_asyncrst_sign8bit:reg01|Q[4]'
        Info: Total cell delay = 1.365 ns ( 61.35 % )
        Info: Total interconnect delay = 0.860 ns ( 38.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Tue Apr 05 03:02:28 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


