// Seed: 41821018
module module_0 (
    input wor id_0
    , id_16,
    input tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    output wor id_6,
    output wand id_7,
    input uwire id_8,
    output tri id_9,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    input wire id_13,
    output tri id_14
);
  id_17 :
  assert property (@(posedge 1'b0) id_2 - 1)
  else $display(id_13);
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output wor id_2,
    input tri0 id_3,
    input wand sample,
    input supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    input uwire id_8
    , id_21,
    input tri id_9,
    input wor id_10,
    output supply1 module_1,
    input tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wor id_15,
    output tri1 id_16,
    input uwire id_17,
    input tri id_18,
    input tri0 id_19
);
  wire id_22;
  id_23(
      .id_0(1), .id_1(id_1 >= 1), .id_2(id_0), .id_3(1 < 1)
  ); module_0(
      id_19,
      id_14,
      id_15,
      id_8,
      id_2,
      id_19,
      id_16,
      id_0,
      id_15,
      id_16,
      id_13,
      id_16,
      id_2,
      id_3,
      id_0
  );
  generate
    assign id_21 = 1;
  endgenerate
endmodule
