{
  "module_name": "cputype.h",
  "hash_id": "476a296342495fd491e92d5a65d8a593303e6ddd3ecfdf865ffae8f84d3d379d",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/arm64/include/asm/cputype.h",
  "human_readable_source": " \n \n#ifndef __ASM_CPUTYPE_H\n#define __ASM_CPUTYPE_H\n\n#define INVALID_HWID\t\tULONG_MAX\n\n#define MPIDR_UP_BITMASK\t(0x1 << 30)\n#define MPIDR_MT_BITMASK\t(0x1 << 24)\n#define MPIDR_HWID_BITMASK\tUL(0xff00ffffff)\n\n#define MPIDR_LEVEL_BITS_SHIFT\t3\n#define MPIDR_LEVEL_BITS\t(1 << MPIDR_LEVEL_BITS_SHIFT)\n#define MPIDR_LEVEL_MASK\t((1 << MPIDR_LEVEL_BITS) - 1)\n\n#define MPIDR_LEVEL_SHIFT(level) \\\n\t(((1 << level) >> 1) << MPIDR_LEVEL_BITS_SHIFT)\n\n#define MPIDR_AFFINITY_LEVEL(mpidr, level) \\\n\t((mpidr >> MPIDR_LEVEL_SHIFT(level)) & MPIDR_LEVEL_MASK)\n\n#define MIDR_REVISION_MASK\t0xf\n#define MIDR_REVISION(midr)\t((midr) & MIDR_REVISION_MASK)\n#define MIDR_PARTNUM_SHIFT\t4\n#define MIDR_PARTNUM_MASK\t(0xfff << MIDR_PARTNUM_SHIFT)\n#define MIDR_PARTNUM(midr)\t\\\n\t(((midr) & MIDR_PARTNUM_MASK) >> MIDR_PARTNUM_SHIFT)\n#define MIDR_ARCHITECTURE_SHIFT\t16\n#define MIDR_ARCHITECTURE_MASK\t(0xf << MIDR_ARCHITECTURE_SHIFT)\n#define MIDR_ARCHITECTURE(midr)\t\\\n\t(((midr) & MIDR_ARCHITECTURE_MASK) >> MIDR_ARCHITECTURE_SHIFT)\n#define MIDR_VARIANT_SHIFT\t20\n#define MIDR_VARIANT_MASK\t(0xf << MIDR_VARIANT_SHIFT)\n#define MIDR_VARIANT(midr)\t\\\n\t(((midr) & MIDR_VARIANT_MASK) >> MIDR_VARIANT_SHIFT)\n#define MIDR_IMPLEMENTOR_SHIFT\t24\n#define MIDR_IMPLEMENTOR_MASK\t(0xffU << MIDR_IMPLEMENTOR_SHIFT)\n#define MIDR_IMPLEMENTOR(midr)\t\\\n\t(((midr) & MIDR_IMPLEMENTOR_MASK) >> MIDR_IMPLEMENTOR_SHIFT)\n\n#define MIDR_CPU_MODEL(imp, partnum) \\\n\t((_AT(u32, imp)\t\t<< MIDR_IMPLEMENTOR_SHIFT) | \\\n\t(0xf\t\t\t<< MIDR_ARCHITECTURE_SHIFT) | \\\n\t((partnum)\t\t<< MIDR_PARTNUM_SHIFT))\n\n#define MIDR_CPU_VAR_REV(var, rev) \\\n\t(((var)\t<< MIDR_VARIANT_SHIFT) | (rev))\n\n#define MIDR_CPU_MODEL_MASK (MIDR_IMPLEMENTOR_MASK | MIDR_PARTNUM_MASK | \\\n\t\t\t     MIDR_ARCHITECTURE_MASK)\n\n#define ARM_CPU_IMP_ARM\t\t\t0x41\n#define ARM_CPU_IMP_APM\t\t\t0x50\n#define ARM_CPU_IMP_CAVIUM\t\t0x43\n#define ARM_CPU_IMP_BRCM\t\t0x42\n#define ARM_CPU_IMP_QCOM\t\t0x51\n#define ARM_CPU_IMP_NVIDIA\t\t0x4E\n#define ARM_CPU_IMP_FUJITSU\t\t0x46\n#define ARM_CPU_IMP_HISI\t\t0x48\n#define ARM_CPU_IMP_APPLE\t\t0x61\n#define ARM_CPU_IMP_AMPERE\t\t0xC0\n\n#define ARM_CPU_PART_AEM_V8\t\t0xD0F\n#define ARM_CPU_PART_FOUNDATION\t\t0xD00\n#define ARM_CPU_PART_CORTEX_A57\t\t0xD07\n#define ARM_CPU_PART_CORTEX_A72\t\t0xD08\n#define ARM_CPU_PART_CORTEX_A53\t\t0xD03\n#define ARM_CPU_PART_CORTEX_A73\t\t0xD09\n#define ARM_CPU_PART_CORTEX_A75\t\t0xD0A\n#define ARM_CPU_PART_CORTEX_A35\t\t0xD04\n#define ARM_CPU_PART_CORTEX_A55\t\t0xD05\n#define ARM_CPU_PART_CORTEX_A76\t\t0xD0B\n#define ARM_CPU_PART_NEOVERSE_N1\t0xD0C\n#define ARM_CPU_PART_CORTEX_A77\t\t0xD0D\n#define ARM_CPU_PART_NEOVERSE_V1\t0xD40\n#define ARM_CPU_PART_CORTEX_A78\t\t0xD41\n#define ARM_CPU_PART_CORTEX_A78AE\t0xD42\n#define ARM_CPU_PART_CORTEX_X1\t\t0xD44\n#define ARM_CPU_PART_CORTEX_A510\t0xD46\n#define ARM_CPU_PART_CORTEX_A710\t0xD47\n#define ARM_CPU_PART_CORTEX_A715\t0xD4D\n#define ARM_CPU_PART_CORTEX_X2\t\t0xD48\n#define ARM_CPU_PART_NEOVERSE_N2\t0xD49\n#define ARM_CPU_PART_CORTEX_A78C\t0xD4B\n\n#define APM_CPU_PART_POTENZA\t\t0x000\n\n#define CAVIUM_CPU_PART_THUNDERX\t0x0A1\n#define CAVIUM_CPU_PART_THUNDERX_81XX\t0x0A2\n#define CAVIUM_CPU_PART_THUNDERX_83XX\t0x0A3\n#define CAVIUM_CPU_PART_THUNDERX2\t0x0AF\n \n#define CAVIUM_CPU_PART_OCTX2_98XX\t0x0B1\n#define CAVIUM_CPU_PART_OCTX2_96XX\t0x0B2\n#define CAVIUM_CPU_PART_OCTX2_95XX\t0x0B3\n#define CAVIUM_CPU_PART_OCTX2_95XXN\t0x0B4\n#define CAVIUM_CPU_PART_OCTX2_95XXMM\t0x0B5\n#define CAVIUM_CPU_PART_OCTX2_95XXO\t0x0B6\n\n#define BRCM_CPU_PART_BRAHMA_B53\t0x100\n#define BRCM_CPU_PART_VULCAN\t\t0x516\n\n#define QCOM_CPU_PART_FALKOR_V1\t\t0x800\n#define QCOM_CPU_PART_FALKOR\t\t0xC00\n#define QCOM_CPU_PART_KRYO\t\t0x200\n#define QCOM_CPU_PART_KRYO_2XX_GOLD\t0x800\n#define QCOM_CPU_PART_KRYO_2XX_SILVER\t0x801\n#define QCOM_CPU_PART_KRYO_3XX_SILVER\t0x803\n#define QCOM_CPU_PART_KRYO_4XX_GOLD\t0x804\n#define QCOM_CPU_PART_KRYO_4XX_SILVER\t0x805\n\n#define NVIDIA_CPU_PART_DENVER\t\t0x003\n#define NVIDIA_CPU_PART_CARMEL\t\t0x004\n\n#define FUJITSU_CPU_PART_A64FX\t\t0x001\n\n#define HISI_CPU_PART_TSV110\t\t0xD01\n\n#define APPLE_CPU_PART_M1_ICESTORM\t0x022\n#define APPLE_CPU_PART_M1_FIRESTORM\t0x023\n#define APPLE_CPU_PART_M1_ICESTORM_PRO\t0x024\n#define APPLE_CPU_PART_M1_FIRESTORM_PRO\t0x025\n#define APPLE_CPU_PART_M1_ICESTORM_MAX\t0x028\n#define APPLE_CPU_PART_M1_FIRESTORM_MAX\t0x029\n#define APPLE_CPU_PART_M2_BLIZZARD\t0x032\n#define APPLE_CPU_PART_M2_AVALANCHE\t0x033\n#define APPLE_CPU_PART_M2_BLIZZARD_PRO\t0x034\n#define APPLE_CPU_PART_M2_AVALANCHE_PRO\t0x035\n#define APPLE_CPU_PART_M2_BLIZZARD_MAX\t0x038\n#define APPLE_CPU_PART_M2_AVALANCHE_MAX\t0x039\n\n#define AMPERE_CPU_PART_AMPERE1\t\t0xAC3\n\n#define MIDR_CORTEX_A53 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A53)\n#define MIDR_CORTEX_A57 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A57)\n#define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72)\n#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73)\n#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75)\n#define MIDR_CORTEX_A35 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A35)\n#define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55)\n#define MIDR_CORTEX_A76\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A76)\n#define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N1)\n#define MIDR_CORTEX_A77\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A77)\n#define MIDR_NEOVERSE_V1\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_V1)\n#define MIDR_CORTEX_A78\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A78)\n#define MIDR_CORTEX_A78AE\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A78AE)\n#define MIDR_CORTEX_X1\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X1)\n#define MIDR_CORTEX_A510 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A510)\n#define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710)\n#define MIDR_CORTEX_A715 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A715)\n#define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2)\n#define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2)\n#define MIDR_CORTEX_A78C\tMIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A78C)\n#define MIDR_THUNDERX\tMIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX)\n#define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX)\n#define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX)\n#define MIDR_OCTX2_98XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_OCTX2_98XX)\n#define MIDR_OCTX2_96XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_OCTX2_96XX)\n#define MIDR_OCTX2_95XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_OCTX2_95XX)\n#define MIDR_OCTX2_95XXN MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_OCTX2_95XXN)\n#define MIDR_OCTX2_95XXMM MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_OCTX2_95XXMM)\n#define MIDR_OCTX2_95XXO MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_OCTX2_95XXO)\n#define MIDR_CAVIUM_THUNDERX2 MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX2)\n#define MIDR_BRAHMA_B53 MIDR_CPU_MODEL(ARM_CPU_IMP_BRCM, BRCM_CPU_PART_BRAHMA_B53)\n#define MIDR_BRCM_VULCAN MIDR_CPU_MODEL(ARM_CPU_IMP_BRCM, BRCM_CPU_PART_VULCAN)\n#define MIDR_QCOM_FALKOR_V1 MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_FALKOR_V1)\n#define MIDR_QCOM_FALKOR MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_FALKOR)\n#define MIDR_QCOM_KRYO MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO)\n#define MIDR_QCOM_KRYO_2XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_2XX_GOLD)\n#define MIDR_QCOM_KRYO_2XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_2XX_SILVER)\n#define MIDR_QCOM_KRYO_3XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_3XX_SILVER)\n#define MIDR_QCOM_KRYO_4XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_4XX_GOLD)\n#define MIDR_QCOM_KRYO_4XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_4XX_SILVER)\n#define MIDR_NVIDIA_DENVER MIDR_CPU_MODEL(ARM_CPU_IMP_NVIDIA, NVIDIA_CPU_PART_DENVER)\n#define MIDR_NVIDIA_CARMEL MIDR_CPU_MODEL(ARM_CPU_IMP_NVIDIA, NVIDIA_CPU_PART_CARMEL)\n#define MIDR_FUJITSU_A64FX MIDR_CPU_MODEL(ARM_CPU_IMP_FUJITSU, FUJITSU_CPU_PART_A64FX)\n#define MIDR_HISI_TSV110 MIDR_CPU_MODEL(ARM_CPU_IMP_HISI, HISI_CPU_PART_TSV110)\n#define MIDR_APPLE_M1_ICESTORM MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M1_ICESTORM)\n#define MIDR_APPLE_M1_FIRESTORM MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M1_FIRESTORM)\n#define MIDR_APPLE_M1_ICESTORM_PRO MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M1_ICESTORM_PRO)\n#define MIDR_APPLE_M1_FIRESTORM_PRO MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M1_FIRESTORM_PRO)\n#define MIDR_APPLE_M1_ICESTORM_MAX MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M1_ICESTORM_MAX)\n#define MIDR_APPLE_M1_FIRESTORM_MAX MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M1_FIRESTORM_MAX)\n#define MIDR_APPLE_M2_BLIZZARD MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M2_BLIZZARD)\n#define MIDR_APPLE_M2_AVALANCHE MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M2_AVALANCHE)\n#define MIDR_APPLE_M2_BLIZZARD_PRO MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M2_BLIZZARD_PRO)\n#define MIDR_APPLE_M2_AVALANCHE_PRO MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M2_AVALANCHE_PRO)\n#define MIDR_APPLE_M2_BLIZZARD_MAX MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M2_BLIZZARD_MAX)\n#define MIDR_APPLE_M2_AVALANCHE_MAX MIDR_CPU_MODEL(ARM_CPU_IMP_APPLE, APPLE_CPU_PART_M2_AVALANCHE_MAX)\n#define MIDR_AMPERE1 MIDR_CPU_MODEL(ARM_CPU_IMP_AMPERE, AMPERE_CPU_PART_AMPERE1)\n\n \n#define MIDR_FUJITSU_ERRATUM_010001\t\tMIDR_FUJITSU_A64FX\n#define MIDR_FUJITSU_ERRATUM_010001_MASK\t(~MIDR_CPU_VAR_REV(1, 0))\n#define TCR_CLEAR_FUJITSU_ERRATUM_010001\t(TCR_NFD1 | TCR_NFD0)\n\n#ifndef __ASSEMBLY__\n\n#include <asm/sysreg.h>\n\n#define read_cpuid(reg)\t\t\tread_sysreg_s(SYS_ ## reg)\n\n \nstruct midr_range {\n\tu32 model;\n\tu32 rv_min;\n\tu32 rv_max;\n};\n\n#define MIDR_RANGE(m, v_min, r_min, v_max, r_max)\t\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.model = m,\t\t\t\t\t\\\n\t\t.rv_min = MIDR_CPU_VAR_REV(v_min, r_min),\t\\\n\t\t.rv_max = MIDR_CPU_VAR_REV(v_max, r_max),\t\\\n\t}\n\n#define MIDR_REV_RANGE(m, v, r_min, r_max) MIDR_RANGE(m, v, r_min, v, r_max)\n#define MIDR_REV(m, v, r) MIDR_RANGE(m, v, r, v, r)\n#define MIDR_ALL_VERSIONS(m) MIDR_RANGE(m, 0, 0, 0xf, 0xf)\n\nstatic inline bool midr_is_cpu_model_range(u32 midr, u32 model, u32 rv_min,\n\t\t\t\t\t   u32 rv_max)\n{\n\tu32 _model = midr & MIDR_CPU_MODEL_MASK;\n\tu32 rv = midr & (MIDR_REVISION_MASK | MIDR_VARIANT_MASK);\n\n\treturn _model == model && rv >= rv_min && rv <= rv_max;\n}\n\nstatic inline bool is_midr_in_range(u32 midr, struct midr_range const *range)\n{\n\treturn midr_is_cpu_model_range(midr, range->model,\n\t\t\t\t       range->rv_min, range->rv_max);\n}\n\nstatic inline bool\nis_midr_in_range_list(u32 midr, struct midr_range const *ranges)\n{\n\twhile (ranges->model)\n\t\tif (is_midr_in_range(midr, ranges++))\n\t\t\treturn true;\n\treturn false;\n}\n\n \nstatic inline u32 __attribute_const__ read_cpuid_id(void)\n{\n\treturn read_cpuid(MIDR_EL1);\n}\n\nstatic inline u64 __attribute_const__ read_cpuid_mpidr(void)\n{\n\treturn read_cpuid(MPIDR_EL1);\n}\n\nstatic inline unsigned int __attribute_const__ read_cpuid_implementor(void)\n{\n\treturn MIDR_IMPLEMENTOR(read_cpuid_id());\n}\n\nstatic inline unsigned int __attribute_const__ read_cpuid_part_number(void)\n{\n\treturn MIDR_PARTNUM(read_cpuid_id());\n}\n\nstatic inline u32 __attribute_const__ read_cpuid_cachetype(void)\n{\n\treturn read_cpuid(CTR_EL0);\n}\n#endif  \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}