Classic Timing Analyzer report for sm_tester
Thu Sep 24 15:52:00 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkgen:inst6|altpll:altpll_component|_clk0'
  7. Clock Hold: 'clkgen:inst6|altpll:altpll_component|_clk0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                                                               ; To                                                                                          ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 6.106 ns                         ; KEY[1]                                                             ; SIM:inst2|TEST_ADDRESS[4]                                                                   ; --                                         ; CLOCK_50                                   ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 8.947 ns                         ; SIM:inst2|TEST_FAILED                                              ; LEDR[0]                                                                                     ; CLOCK_50                                   ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -3.304 ns                        ; KEY[1]                                                             ; SIM:inst2|state.WAITING0                                                                    ; --                                         ; CLOCK_50                                   ; 0            ;
; Clock Setup: 'clkgen:inst6|altpll:altpll_component|_clk0' ; 15.880 ns ; 25.00 MHz ( period = 40.000 ns ) ; 121.36 MHz ( period = 8.240 ns ) ; SIM:inst2|TEST_ADDRESS[3]                                          ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'clkgen:inst6|altpll:altpll_component|_clk0'  ; -1.507 ns ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] ; SIM:inst2|X0_LAST                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 18           ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                                                    ;                                                                                             ;                                            ;                                            ; 18           ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; fmax Requirement                                                                                     ; 440 MHz            ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; On                 ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkgen:inst6|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 2                   ; -2.358 ns ;              ;
; CLOCK_50                                   ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkgen:inst6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                         ; To                                                                                          ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 15.880 ns                               ; 121.36 MHz ( period = 8.240 ns )                    ; SIM:inst2|TEST_ADDRESS[3]                                                                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 1.458 ns                ;
; 15.983 ns                               ; 124.47 MHz ( period = 8.034 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[4]                                                          ; SIM:inst2|VB_ADDR[9]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.814 ns                ;
; 16.053 ns                               ; 126.68 MHz ( period = 7.894 ns )                    ; SIM:inst2|TEST_ADDRESS[4]                                                                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg4 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 1.285 ns                ;
; 16.114 ns                               ; 128.67 MHz ( period = 7.772 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[4]                                                          ; SIM:inst2|VB_ADDR[7]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.683 ns                ;
; 16.127 ns                               ; 129.10 MHz ( period = 7.746 ns )                    ; SIM:inst2|TEST_ADDRESS[1]                                                                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg1 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 1.211 ns                ;
; 16.172 ns                               ; 130.62 MHz ( period = 7.656 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[4]                                                          ; SIM:inst2|VB_ADDR[10]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.625 ns                ;
; 16.185 ns                               ; 131.06 MHz ( period = 7.630 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[4]                                                          ; SIM:inst2|VB_ADDR[6]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.612 ns                ;
; 16.203 ns                               ; 131.68 MHz ( period = 7.594 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[4]                                                          ; SIM:inst2|VB_ADDR[8]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.594 ns                ;
; 16.212 ns                               ; 132.00 MHz ( period = 7.576 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[7]                                                          ; SIM:inst2|VB_ADDR[9]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.585 ns                ;
; 16.216 ns                               ; 132.14 MHz ( period = 7.568 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[6]                                                          ; SIM:inst2|VB_ADDR[9]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.581 ns                ;
; 16.236 ns                               ; 132.84 MHz ( period = 7.528 ns )                    ; SIM:inst2|RGB_BACK[0]                                                                        ; SIM:inst2|VGA_SYNC:vga|blue_out                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.344 ns                 ; 1.108 ns                ;
; 16.297 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[8]                                                          ; SIM:inst2|VB_ADDR[9]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.500 ns                ;
; 16.347 ns                               ; 136.87 MHz ( period = 7.306 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[6]                                                          ; SIM:inst2|VB_ADDR[7]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.450 ns                ;
; 16.367 ns                               ; 137.63 MHz ( period = 7.266 ns )                    ; SIM:inst2|TEST_ADDRESS[2]                                                                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg2 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 0.971 ns                ;
; 16.401 ns                               ; 138.93 MHz ( period = 7.198 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[7]                                                          ; SIM:inst2|VB_ADDR[10]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.396 ns                ;
; 16.405 ns                               ; 139.08 MHz ( period = 7.190 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[6]                                                          ; SIM:inst2|VB_ADDR[10]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.392 ns                ;
; 16.418 ns                               ; 139.59 MHz ( period = 7.164 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[6]                                                          ; SIM:inst2|VB_ADDR[6]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.379 ns                ;
; 16.436 ns                               ; 140.29 MHz ( period = 7.128 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[6]                                                          ; SIM:inst2|VB_ADDR[8]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.361 ns                ;
; 16.452 ns                               ; 140.92 MHz ( period = 7.096 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[5]                                                          ; SIM:inst2|VB_ADDR[9]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.345 ns                ;
; 16.471 ns                               ; 141.68 MHz ( period = 7.058 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[7]                                                          ; SIM:inst2|VB_ADDR[8]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.326 ns                ;
; 16.478 ns                               ; 141.96 MHz ( period = 7.044 ns )                    ; SIM:inst2|RGB_BACK[1]                                                                        ; SIM:inst2|VGA_SYNC:vga|green_out                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.344 ns                 ; 0.866 ns                ;
; 16.486 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[8]                                                          ; SIM:inst2|VB_ADDR[10]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.311 ns                ;
; 16.501 ns                               ; 142.90 MHz ( period = 6.998 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[7]                                                          ; SIM:inst2|VB_ADDR[7]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.296 ns                ;
; 16.572 ns                               ; 145.86 MHz ( period = 6.856 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[7]                                                          ; SIM:inst2|VB_ADDR[6]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.225 ns                ;
; 16.620 ns                               ; 147.93 MHz ( period = 6.760 ns )                    ; SIM:inst2|TEST_ADDRESS[0]                                                                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.338 ns                 ; 0.718 ns                ;
; 16.641 ns                               ; 148.85 MHz ( period = 6.718 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[5]                                                          ; SIM:inst2|VB_ADDR[10]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.156 ns                ;
; 16.711 ns                               ; 152.02 MHz ( period = 6.578 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[5]                                                          ; SIM:inst2|VB_ADDR[8]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.086 ns                ;
; 16.742 ns                               ; 153.47 MHz ( period = 6.516 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[5]                                                          ; SIM:inst2|VB_ADDR[7]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 3.055 ns                ;
; 16.797 ns                               ; 156.10 MHz ( period = 6.406 ns )                    ; sm_schematic:inst3|inst9                                                                     ; SIM:inst2|RGB_BACK[1]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.738 ns                 ; 1.941 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg10 ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg9  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg8  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg7  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg6  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg5  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg4  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg3  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg2  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg1  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg0  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg10 ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg9  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg8  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg7  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg6  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg5  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg4  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg3  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg2  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg1  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a4~portb_address_reg0  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg10 ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg9  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg8  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg7  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg6  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg5  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg4  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg3  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg2  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg1  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg0  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg10 ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg9  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg8  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg7  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg6  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg5  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg4  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg3  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg2  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg1  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a2~portb_address_reg0  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg10 ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg9  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg8  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg7  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg6  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg5  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg4  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg3  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg2  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg1  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg0  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg10 ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg9  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg8  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg7  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg6  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg5  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg4  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg3  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg2  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg1  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.811 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|ram_block1a0~portb_address_reg0  ; SIM:inst2|altsyncram:vbuffer|altsyncram_spr1:auto_generated|q_b[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.703 ns                 ; 2.892 ns                ;
; 16.813 ns                               ; 156.89 MHz ( period = 6.374 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[5]                                                          ; SIM:inst2|VB_ADDR[6]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 2.984 ns                ;
; 16.832 ns                               ; 157.83 MHz ( period = 6.336 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_row[8]                                                          ; SIM:inst2|VB_ADDR[8]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 2.965 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[7]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[6]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[5]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[4]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[3]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[2]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg8  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg7  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg6  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg5  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg4  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg3  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg1  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.836 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg0  ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[0]                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.730 ns                 ; 2.894 ns                ;
; 16.888 ns                               ; 160.67 MHz ( period = 6.224 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                           ; SIM:inst2|VGA_SYNC:vga|green_out                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.793 ns                 ; 2.905 ns                ;
; 16.889 ns                               ; 160.72 MHz ( period = 6.222 ns )                    ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|q_a[1]                           ; SIM:inst2|VGA_SYNC:vga|blue_out                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.793 ns                 ; 2.904 ns                ;
; 16.946 ns                               ; 163.72 MHz ( period = 6.108 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_column[8]                                                       ; SIM:inst2|VB_ADDR[6]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 2.851 ns                ;
; 16.947 ns                               ; 163.77 MHz ( period = 6.106 ns )                    ; sm_schematic:inst3|inst10                                                                    ; SIM:inst2|RGB_BACK[1]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 18.738 ns                 ; 1.791 ns                ;
; 17.026 ns                               ; 168.12 MHz ( period = 5.948 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_column[7]                                                       ; SIM:inst2|VB_ADDR[6]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 2.771 ns                ;
; 17.056 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; SIM:inst2|VGA_SYNC:vga|pixel_column[8]                                                       ; SIM:inst2|VB_ADDR[9]                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 2.741 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                              ;                                                                                             ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkgen:inst6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                               ; To                                                                                          ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.507 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2] ; SIM:inst2|X0_LAST                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 0.962 ns                 ;
; -1.487 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[3] ; SIM:inst2|X1_LAST                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 0.982 ns                 ;
; -1.486 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[1] ; SIM:inst2|EXPECTED[1]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 0.983 ns                 ;
; -1.388 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|RGB_BACK[1]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.072 ns                 ;
; -1.357 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|TEST_ADDRESS[0]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.103 ns                 ;
; -1.344 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[0] ; SIM:inst2|EXPECTED[0]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 1.125 ns                 ;
; -1.047 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|state.STALL                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.472 ns                   ; 1.425 ns                 ;
; -1.043 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|state.WAITING                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.472 ns                   ; 1.429 ns                 ;
; -0.970 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|TEST_ADDRESS[1]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.490 ns                 ;
; -0.902 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|PASSED                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.472 ns                   ; 1.570 ns                 ;
; -0.902 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|state.DONE                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.472 ns                   ; 1.570 ns                 ;
; -0.899 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|TEST_ADDRESS[2]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.561 ns                 ;
; -0.828 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|TEST_ADDRESS[3]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.632 ns                 ;
; -0.757 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|TEST_ADDRESS[4]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.703 ns                 ;
; -0.652 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|TEST_FAILED                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 1.808 ns                 ;
; -0.376 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|RESET_N                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.472 ns                   ; 2.096 ns                 ;
; -0.331 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|RGB_BACK[0]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.460 ns                   ; 2.129 ns                 ;
; -0.145 ns                               ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[6][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.464 ns                   ; 2.319 ns                 ;
; 0.081 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|CHARS2WRITE[0]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.471 ns                   ; 2.552 ns                 ;
; 0.085 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|CHARS2WRITE[2]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.471 ns                   ; 2.556 ns                 ;
; 0.128 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[3][7]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.602 ns                 ;
; 0.128 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.602 ns                 ;
; 0.128 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.602 ns                 ;
; 0.130 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[5][7]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.604 ns                 ;
; 0.130 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][7]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.604 ns                 ;
; 0.130 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][5]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.604 ns                 ;
; 0.130 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.604 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[2][2]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[3][1]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[2][1]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[0][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[2][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[4][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[3][2]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[1][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.136 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[3][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.473 ns                   ; 2.609 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][5]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][5]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[5][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[5][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[5][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.139 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[3][5]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.478 ns                   ; 2.617 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][7]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][7]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[5][5]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][2]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][2]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.140 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][1]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 2.603 ns                 ;
; 0.309 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|X1_LAST                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 2.778 ns                 ;
; 0.309 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|EXPECTED[0]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 2.778 ns                 ;
; 0.309 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|EXPECTED[1]                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 2.778 ns                 ;
; 0.309 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|X0_LAST                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.469 ns                   ; 2.778 ns                 ;
; 0.370 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.844 ns                 ;
; 0.370 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][3]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.844 ns                 ;
; 0.370 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[3][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.844 ns                 ;
; 0.370 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][1]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.474 ns                   ; 2.844 ns                 ;
; 0.391 ns                                ; SIM:inst2|PASSED                                                   ; SIM:inst2|PASSED                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|TEST_FAILED                                              ; SIM:inst2|TEST_FAILED                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|state.DONE                                               ; SIM:inst2|state.DONE                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|RESET_N                                                  ; SIM:inst2|RESET_N                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sm_schematic:inst3|inst9                                           ; sm_schematic:inst3|inst9                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; sm_schematic:inst3|inst10                                          ; sm_schematic:inst3|inst10                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|CHARS2WRITE[0]                                           ; SIM:inst2|CHARS2WRITE[0]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|CHARS2WRITE[2]                                           ; SIM:inst2|CHARS2WRITE[2]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|state.WAITING0                                           ; SIM:inst2|state.WAITING0                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|DBUFFER[2][3]                                            ; SIM:inst2|DBUFFER[2][3]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|bindex[2]                                                ; SIM:inst2|bindex[2]                                                                         ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|VB_STATE.IDLE                                            ; SIM:inst2|VB_STATE.IDLE                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|bindex[1]                                                ; SIM:inst2|bindex[1]                                                                         ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|DBUFFER[0][4]                                            ; SIM:inst2|DBUFFER[0][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SIM:inst2|VB_WE                                                    ; SIM:inst2|VB_WE                                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.436 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 2.913 ns                 ;
; 0.436 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 2.913 ns                 ;
; 0.436 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 2.913 ns                 ;
; 0.436 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][5]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 2.913 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[0][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[5][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[4][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[3][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][7]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[3][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.468 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[3][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.465 ns                   ; 2.933 ns                 ;
; 0.516 ns                                ; SIM:inst2|VGA_SYNC:vga|vert_sync                                   ; SIM:inst2|VGA_SYNC:vga|vert_sync_out                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.522 ns                                ; SIM:inst2|AZACT[10]                                                ; SIM:inst2|AZACT[10]                                                                         ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.527 ns                                ; SIM:inst2|TEST_ADDRESS[4]                                          ; SIM:inst2|TEST_ADDRESS[4]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; SIM:inst2|AACT[10]                                                 ; SIM:inst2|AACT[10]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; SIM:inst2|state.STALL                                              ; SIM:inst2|state.RUNNING                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[9]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[9]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.535 ns                                ; SIM:inst2|AZEXP[10]                                                ; SIM:inst2|AZEXP[10]                                                                         ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; SIM:inst2|VB_STATE.SETUP                                           ; SIM:inst2|VB_STATE.WRITING                                                                  ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.546 ns                                ; SIM:inst2|VB_STATE.WRITING                                         ; SIM:inst2|VB_WE                                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.551 ns                                ; SIM:inst2|state.TEST                                               ; SIM:inst2|state.DONE                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.564 ns                                ; SIM:inst2|state.WAITING0                                           ; SIM:inst2|RESET_N                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.641 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[1][3]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 3.118 ns                 ;
; 0.641 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 3.118 ns                 ;
; 0.641 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|ABUFFER[2][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.477 ns                   ; 3.118 ns                 ;
; 0.650 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[2][3]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 3.113 ns                 ;
; 0.654 ns                                ; SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[4] ; SIM:inst2|DBUFFER[0][4]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.463 ns                   ; 3.117 ns                 ;
; 0.661 ns                                ; SIM:inst2|AACT[8]                                                  ; SIM:inst2|ABUFFER[3][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.668 ns                                ; SIM:inst2|AEXP[10]                                                 ; SIM:inst2|ABUFFER[2][10]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.670 ns                                ; SIM:inst2|AEXP[8]                                                  ; SIM:inst2|ABUFFER[2][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.673 ns                                ; SIM:inst2|state.RUNNING                                            ; SIM:inst2|state.TEST                                                                        ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.678 ns                                ; SIM:inst2|state.WAITING                                            ; SIM:inst2|state.STALL                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.683 ns                                ; SIM:inst2|VGA_SYNC:vga|pixel_row[3]                                ; SIM:inst2|altsyncram:charrom|altsyncram_vpo1:auto_generated|ram_block1a0~porta_address_reg2 ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.722 ns                 ;
; 0.708 ns                                ; SIM:inst2|VB_STATE.WRITING                                         ; SIM:inst2|VB_STATE.STOPWRITING                                                              ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.725 ns                 ;
; 0.727 ns                                ; SIM:inst2|state.TEST                                               ; SIM:inst2|CHARS2WRITE[2]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.742 ns                 ;
; 0.742 ns                                ; SIM:inst2|AX1[3]                                                   ; SIM:inst2|ABUFFER[0][3]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.758 ns                 ;
; 0.765 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[4]                                  ; SIM:inst2|VGA_SYNC:vga|vert_sync                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.780 ns                 ;
; 0.767 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[3]                                  ; SIM:inst2|VGA_SYNC:vga|pixel_row[3]                                                         ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.782 ns                 ;
; 0.774 ns                                ; SIM:inst2|AX0[7]                                                   ; SIM:inst2|AX0[7]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.790 ns                 ;
; 0.774 ns                                ; SIM:inst2|AX0[5]                                                   ; SIM:inst2|AX0[5]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.790 ns                 ;
; 0.775 ns                                ; SIM:inst2|AZACT[5]                                                 ; SIM:inst2|AZACT[5]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.791 ns                 ;
; 0.778 ns                                ; SIM:inst2|AACT[5]                                                  ; SIM:inst2|AACT[5]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.778 ns                                ; SIM:inst2|AZEXP[5]                                                 ; SIM:inst2|AZEXP[5]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; SIM:inst2|AZEXP[7]                                                 ; SIM:inst2|AZEXP[7]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.780 ns                                ; SIM:inst2|AX1[0]                                                   ; SIM:inst2|AX1[0]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.780 ns                                ; SIM:inst2|AZEXP[9]                                                 ; SIM:inst2|ABUFFER[4][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.780 ns                                ; SIM:inst2|AX1[0]                                                   ; SIM:inst2|ABUFFER[0][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.796 ns                 ;
; 0.787 ns                                ; SIM:inst2|AX1[2]                                                   ; SIM:inst2|AX1[2]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.795 ns                                ; SIM:inst2|AEXP[5]                                                  ; SIM:inst2|AEXP[5]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; SIM:inst2|state.WAITING0                                           ; SIM:inst2|state.WAITING                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.800 ns                                ; SIM:inst2|AX1[1]                                                   ; SIM:inst2|AX1[1]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; SIM:inst2|AZACT[8]                                                 ; SIM:inst2|ABUFFER[5][8]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.828 ns                 ;
; 0.801 ns                                ; SIM:inst2|AX1[9]                                                   ; SIM:inst2|AX1[9]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; SIM:inst2|AEXP[7]                                                  ; SIM:inst2|AEXP[7]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[1]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[1]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; SIM:inst2|AX0[9]                                                   ; SIM:inst2|AX0[9]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SIM:inst2|AACT[9]                                                  ; SIM:inst2|AACT[9]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SIM:inst2|AEXP[9]                                                  ; SIM:inst2|AEXP[9]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SIM:inst2|AZACT[8]                                                 ; SIM:inst2|AZACT[8]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; SIM:inst2|TEST_ADDRESS[3]                                          ; SIM:inst2|TEST_ADDRESS[3]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; SIM:inst2|VGA_SYNC:vga|video_on_h                                  ; SIM:inst2|VGA_SYNC:vga|green_out                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; SIM:inst2|VB_STATE.STOPWRITING                                     ; SIM:inst2|CLR_WRITE                                                                         ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; SIM:inst2|clk_sim_cnt[5]                                           ; SIM:inst2|clk_sim_cnt[5]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; SIM:inst2|TEST_ADDRESS[1]                                          ; SIM:inst2|TEST_ADDRESS[1]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; SIM:inst2|AX1[7]                                                   ; SIM:inst2|AX1[7]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SIM:inst2|AZEXP[9]                                                 ; SIM:inst2|AZEXP[9]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SIM:inst2|AACT[7]                                                  ; SIM:inst2|AACT[7]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SIM:inst2|AX1[4]                                                   ; SIM:inst2|AX1[4]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[5]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[5]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[3]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[3]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[8]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[8]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; SIM:inst2|clk_sim_cnt[3]                                           ; SIM:inst2|clk_sim_cnt[3]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; SIM:inst2|VGA_SYNC:vga|video_on_h                                  ; SIM:inst2|VGA_SYNC:vga|blue_out                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; SIM:inst2|AZACT[7]                                                 ; SIM:inst2|AZACT[7]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; SIM:inst2|VB_STATE.SETUP                                           ; SIM:inst2|VB_WE                                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.814 ns                                ; SIM:inst2|AX1[6]                                                   ; SIM:inst2|AX1[6]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[7]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[7]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; SIM:inst2|clk_sim_cnt[9]                                           ; SIM:inst2|clk_sim_cnt[9]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; SIM:inst2|clk_sim_cnt[10]                                          ; SIM:inst2|clk_sim_cnt[10]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.818 ns                                ; SIM:inst2|VGA_SYNC:vga|h_count[3]                                  ; SIM:inst2|VGA_SYNC:vga|h_count[3]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.821 ns                                ; SIM:inst2|VGA_SYNC:vga|h_count[6]                                  ; SIM:inst2|VGA_SYNC:vga|h_count[6]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; SIM:inst2|VGA_SYNC:vga|h_count[1]                                  ; SIM:inst2|VGA_SYNC:vga|h_count[1]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.828 ns                                ; SIM:inst2|AEXP[4]                                                  ; SIM:inst2|AEXP[4]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; SIM:inst2|state.TEST                                               ; SIM:inst2|state.STALL                                                                       ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; SIM:inst2|AX1[0]                                                   ; SIM:inst2|ABUFFER[1][0]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.835 ns                                ; SIM:inst2|AZACT[6]                                                 ; SIM:inst2|AZACT[6]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; SIM:inst2|AX0[4]                                                   ; SIM:inst2|AX0[4]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; SIM:inst2|AX0[3]                                                   ; SIM:inst2|AX0[3]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; SIM:inst2|TEST_ADDRESS[2]                                          ; SIM:inst2|TEST_ADDRESS[2]                                                                   ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; SIM:inst2|AACT[8]                                                  ; SIM:inst2|AACT[8]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; SIM:inst2|clk_sim_cnt[4]                                           ; SIM:inst2|clk_sim_cnt[4]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; SIM:inst2|AX0[6]                                                   ; SIM:inst2|AX0[6]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.837 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[0]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[0]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; SIM:inst2|AX1[10]                                                  ; SIM:inst2|AX1[10]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|AX1[8]                                                   ; SIM:inst2|AX1[8]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|AZEXP[8]                                                 ; SIM:inst2|AZEXP[8]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|AACT[6]                                                  ; SIM:inst2|AACT[6]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|AZEXP[6]                                                 ; SIM:inst2|AZEXP[6]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|AZEXP[4]                                                 ; SIM:inst2|AZEXP[4]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|AX1[3]                                                   ; SIM:inst2|AX1[3]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[4]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[4]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[6]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[6]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; SIM:inst2|VGA_SYNC:vga|v_count[2]                                  ; SIM:inst2|VGA_SYNC:vga|v_count[2]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; SIM:inst2|AX1[5]                                                   ; SIM:inst2|AX1[5]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; SIM:inst2|clk_sim_cnt[1]                                           ; SIM:inst2|clk_sim_cnt[1]                                                                    ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; SIM:inst2|AZEXP[6]                                                 ; SIM:inst2|ABUFFER[4][6]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.858 ns                 ;
; 0.841 ns                                ; SIM:inst2|VGA_SYNC:vga|h_count[7]                                  ; SIM:inst2|VGA_SYNC:vga|h_count[7]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; SIM:inst2|AX0[10]                                                  ; SIM:inst2|AX0[10]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; SIM:inst2|AX0[8]                                                   ; SIM:inst2|AX0[8]                                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; SIM:inst2|AEXP[10]                                                 ; SIM:inst2|AEXP[10]                                                                          ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; SIM:inst2|AEXP[8]                                                  ; SIM:inst2|AEXP[8]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; SIM:inst2|VGA_SYNC:vga|video_on_v                                  ; SIM:inst2|VGA_SYNC:vga|blue_out                                                             ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; SIM:inst2|VGA_SYNC:vga|pixel_column[3]                             ; SIM:inst2|VGA_SYNC:vga|red_out                                                              ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; SIM:inst2|AZACT[9]                                                 ; SIM:inst2|ABUFFER[5][9]                                                                     ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.872 ns                 ;
; 0.845 ns                                ; SIM:inst2|AEXP[6]                                                  ; SIM:inst2|AEXP[6]                                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; SIM:inst2|VGA_SYNC:vga|h_count[4]                                  ; SIM:inst2|VGA_SYNC:vga|h_count[4]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.849 ns                                ; SIM:inst2|VGA_SYNC:vga|video_on_v                                  ; SIM:inst2|VGA_SYNC:vga|green_out                                                            ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; SIM:inst2|VGA_SYNC:vga|h_count[2]                                  ; SIM:inst2|VGA_SYNC:vga|h_count[2]                                                           ; clkgen:inst6|altpll:altpll_component|_clk0 ; clkgen:inst6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                ;                                                                                             ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+--------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                        ; To Clock ;
+-------+--------------+------------+--------+---------------------------+----------+
; N/A   ; None         ; 6.106 ns   ; KEY[1] ; SIM:inst2|TEST_ADDRESS[0] ; CLOCK_50 ;
; N/A   ; None         ; 6.106 ns   ; KEY[1] ; SIM:inst2|TEST_ADDRESS[1] ; CLOCK_50 ;
; N/A   ; None         ; 6.106 ns   ; KEY[1] ; SIM:inst2|TEST_ADDRESS[2] ; CLOCK_50 ;
; N/A   ; None         ; 6.106 ns   ; KEY[1] ; SIM:inst2|TEST_ADDRESS[3] ; CLOCK_50 ;
; N/A   ; None         ; 6.106 ns   ; KEY[1] ; SIM:inst2|TEST_ADDRESS[4] ; CLOCK_50 ;
; N/A   ; None         ; 5.824 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][8]   ; CLOCK_50 ;
; N/A   ; None         ; 5.824 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][10]  ; CLOCK_50 ;
; N/A   ; None         ; 5.824 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][3]   ; CLOCK_50 ;
; N/A   ; None         ; 5.695 ns   ; KEY[1] ; SIM:inst2|X0_LAST         ; CLOCK_50 ;
; N/A   ; None         ; 5.695 ns   ; KEY[1] ; SIM:inst2|EXPECTED[1]     ; CLOCK_50 ;
; N/A   ; None         ; 5.695 ns   ; KEY[1] ; SIM:inst2|EXPECTED[0]     ; CLOCK_50 ;
; N/A   ; None         ; 5.695 ns   ; KEY[1] ; SIM:inst2|X1_LAST         ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[3][10]  ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][6]   ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[3][6]   ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][7]   ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][9]   ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[3][9]   ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][10]  ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[5][10]  ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][10]  ; CLOCK_50 ;
; N/A   ; None         ; 5.651 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][10]  ; CLOCK_50 ;
; N/A   ; None         ; 5.619 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][5]   ; CLOCK_50 ;
; N/A   ; None         ; 5.619 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][9]   ; CLOCK_50 ;
; N/A   ; None         ; 5.619 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][9]   ; CLOCK_50 ;
; N/A   ; None         ; 5.619 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][9]   ; CLOCK_50 ;
; N/A   ; None         ; 5.553 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][1]   ; CLOCK_50 ;
; N/A   ; None         ; 5.553 ns   ; KEY[1] ; SIM:inst2|ABUFFER[3][8]   ; CLOCK_50 ;
; N/A   ; None         ; 5.553 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][3]   ; CLOCK_50 ;
; N/A   ; None         ; 5.553 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][4]   ; CLOCK_50 ;
; N/A   ; None         ; 5.419 ns   ; KEY[1] ; SIM:inst2|AACT[8]         ; CLOCK_50 ;
; N/A   ; None         ; 5.419 ns   ; KEY[1] ; SIM:inst2|AACT[10]        ; CLOCK_50 ;
; N/A   ; None         ; 5.419 ns   ; KEY[1] ; SIM:inst2|AACT[5]         ; CLOCK_50 ;
; N/A   ; None         ; 5.419 ns   ; KEY[1] ; SIM:inst2|AACT[6]         ; CLOCK_50 ;
; N/A   ; None         ; 5.419 ns   ; KEY[1] ; SIM:inst2|AACT[7]         ; CLOCK_50 ;
; N/A   ; None         ; 5.419 ns   ; KEY[1] ; SIM:inst2|AACT[9]         ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][1]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][2]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][2]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[2][4]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][4]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[5][5]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][7]   ; CLOCK_50 ;
; N/A   ; None         ; 5.323 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][7]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[3][5]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][6]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[5][6]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[5][8]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][8]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][8]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][8]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[5][9]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][5]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][5]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][6]   ; CLOCK_50 ;
; N/A   ; None         ; 5.322 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][6]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[3][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[1][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[3][2]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[4][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[2][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[0][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[2][1]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[3][1]   ; CLOCK_50 ;
; N/A   ; None         ; 5.319 ns   ; KEY[1] ; SIM:inst2|DBUFFER[2][2]   ; CLOCK_50 ;
; N/A   ; None         ; 5.313 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][4]   ; CLOCK_50 ;
; N/A   ; None         ; 5.313 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][5]   ; CLOCK_50 ;
; N/A   ; None         ; 5.313 ns   ; KEY[1] ; SIM:inst2|ABUFFER[4][7]   ; CLOCK_50 ;
; N/A   ; None         ; 5.313 ns   ; KEY[1] ; SIM:inst2|ABUFFER[5][7]   ; CLOCK_50 ;
; N/A   ; None         ; 5.311 ns   ; KEY[1] ; SIM:inst2|ABUFFER[0][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.311 ns   ; KEY[1] ; SIM:inst2|ABUFFER[1][0]   ; CLOCK_50 ;
; N/A   ; None         ; 5.311 ns   ; KEY[1] ; SIM:inst2|ABUFFER[3][7]   ; CLOCK_50 ;
; N/A   ; None         ; 5.227 ns   ; KEY[1] ; SIM:inst2|DBUFFER[0][4]   ; CLOCK_50 ;
; N/A   ; None         ; 5.223 ns   ; KEY[1] ; SIM:inst2|DBUFFER[2][3]   ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[8]         ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[10]        ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[4]         ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[5]         ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[6]         ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[7]         ; CLOCK_50 ;
; N/A   ; None         ; 5.135 ns   ; KEY[1] ; SIM:inst2|AEXP[9]         ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[4]        ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[5]        ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[6]        ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[7]        ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[8]        ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[9]        ; CLOCK_50 ;
; N/A   ; None         ; 5.127 ns   ; KEY[1] ; SIM:inst2|AZEXP[10]       ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[0]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[1]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[2]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[3]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[4]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[8]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[10]         ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[5]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[6]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[7]          ; CLOCK_50 ;
; N/A   ; None         ; 5.110 ns   ; KEY[1] ; SIM:inst2|AX1[9]          ; CLOCK_50 ;
; N/A   ; None         ; 4.938 ns   ; KEY[1] ; SIM:inst2|RGB_BACK[0]     ; CLOCK_50 ;
; N/A   ; None         ; 4.896 ns   ; KEY[1] ; SIM:inst2|AZACT[5]        ; CLOCK_50 ;
; N/A   ; None         ; 4.896 ns   ; KEY[1] ; SIM:inst2|AZACT[6]        ; CLOCK_50 ;
; N/A   ; None         ; 4.896 ns   ; KEY[1] ; SIM:inst2|AZACT[7]        ; CLOCK_50 ;
; N/A   ; None         ; 4.896 ns   ; KEY[1] ; SIM:inst2|AZACT[8]        ; CLOCK_50 ;
; N/A   ; None         ; 4.896 ns   ; KEY[1] ; SIM:inst2|AZACT[9]        ; CLOCK_50 ;
; N/A   ; None         ; 4.896 ns   ; KEY[1] ; SIM:inst2|AZACT[10]       ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[3]          ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[4]          ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[8]          ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[10]         ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[5]          ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[6]          ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[7]          ; CLOCK_50 ;
; N/A   ; None         ; 4.894 ns   ; KEY[1] ; SIM:inst2|AX0[9]          ; CLOCK_50 ;
; N/A   ; None         ; 4.887 ns   ; KEY[0] ; SIM:inst2|X0_LAST         ; CLOCK_50 ;
; N/A   ; None         ; 4.887 ns   ; KEY[0] ; SIM:inst2|EXPECTED[1]     ; CLOCK_50 ;
; N/A   ; None         ; 4.887 ns   ; KEY[0] ; SIM:inst2|EXPECTED[0]     ; CLOCK_50 ;
; N/A   ; None         ; 4.887 ns   ; KEY[0] ; SIM:inst2|X1_LAST         ; CLOCK_50 ;
; N/A   ; None         ; 4.751 ns   ; KEY[0] ; SIM:inst2|CHARS2WRITE[2]  ; CLOCK_50 ;
; N/A   ; None         ; 4.751 ns   ; KEY[0] ; SIM:inst2|CHARS2WRITE[0]  ; CLOCK_50 ;
; N/A   ; None         ; 4.658 ns   ; KEY[1] ; SIM:inst2|CHARS2WRITE[2]  ; CLOCK_50 ;
; N/A   ; None         ; 4.654 ns   ; KEY[1] ; SIM:inst2|CHARS2WRITE[0]  ; CLOCK_50 ;
; N/A   ; None         ; 4.523 ns   ; KEY[1] ; SIM:inst2|TEST_FAILED     ; CLOCK_50 ;
; N/A   ; None         ; 4.482 ns   ; KEY[1] ; SIM:inst2|state.DONE      ; CLOCK_50 ;
; N/A   ; None         ; 4.449 ns   ; KEY[1] ; SIM:inst2|DBUFFER[6][4]   ; CLOCK_50 ;
; N/A   ; None         ; 4.204 ns   ; KEY[1] ; SIM:inst2|RESET_N         ; CLOCK_50 ;
; N/A   ; None         ; 4.085 ns   ; KEY[1] ; SIM:inst2|RGB_BACK[1]     ; CLOCK_50 ;
; N/A   ; None         ; 3.929 ns   ; KEY[1] ; SIM:inst2|PASSED          ; CLOCK_50 ;
; N/A   ; None         ; 3.538 ns   ; KEY[1] ; SIM:inst2|state.WAITING   ; CLOCK_50 ;
; N/A   ; None         ; 3.534 ns   ; KEY[1] ; SIM:inst2|state.WAITING0  ; CLOCK_50 ;
+-------+--------------+------------+--------+---------------------------+----------+


+---------------------------------------------------------------------------------------------------------+
; tco                                                                                                     ;
+-------+--------------+------------+--------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------+-----------+------------+
; N/A   ; None         ; 8.947 ns   ; SIM:inst2|TEST_FAILED                      ; LEDR[0]   ; CLOCK_50   ;
; N/A   ; None         ; 8.291 ns   ; sm_schematic:inst3|inst10                  ; Q[0]      ; CLOCK_50   ;
; N/A   ; None         ; 8.156 ns   ; sm_schematic:inst3|inst9                   ; Q[1]      ; CLOCK_50   ;
; N/A   ; None         ; 8.079 ns   ; sm_schematic:inst3|inst9                   ; Z         ; CLOCK_50   ;
; N/A   ; None         ; 7.739 ns   ; SIM:inst2|PASSED                           ; LEDG[0]   ; CLOCK_50   ;
; N/A   ; None         ; 7.255 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[0]  ; CLOCK_50   ;
; N/A   ; None         ; 7.255 ns   ; SIM:inst2|VGA_SYNC:vga|video_on_h          ; VGA_BLANK ; CLOCK_50   ;
; N/A   ; None         ; 7.251 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[5]  ; CLOCK_50   ;
; N/A   ; None         ; 7.250 ns   ; SIM:inst2|X1_LAST                          ; X[1]      ; CLOCK_50   ;
; N/A   ; None         ; 7.241 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[3]  ; CLOCK_50   ;
; N/A   ; None         ; 7.241 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[4]  ; CLOCK_50   ;
; N/A   ; None         ; 7.238 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[7]  ; CLOCK_50   ;
; N/A   ; None         ; 7.235 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[1]  ; CLOCK_50   ;
; N/A   ; None         ; 7.235 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[2]  ; CLOCK_50   ;
; N/A   ; None         ; 7.228 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[6]  ; CLOCK_50   ;
; N/A   ; None         ; 7.218 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[8]  ; CLOCK_50   ;
; N/A   ; None         ; 7.218 ns   ; SIM:inst2|VGA_SYNC:vga|red_out             ; VGA_R[9]  ; CLOCK_50   ;
; N/A   ; None         ; 7.212 ns   ; SIM:inst2|X0_LAST                          ; X[0]      ; CLOCK_50   ;
; N/A   ; None         ; 7.119 ns   ; SIM:inst2|VGA_SYNC:vga|video_on_v          ; VGA_BLANK ; CLOCK_50   ;
; N/A   ; None         ; 7.105 ns   ; SIM:inst2|RESET_N                          ; RESETN    ; CLOCK_50   ;
; N/A   ; None         ; 7.084 ns   ; SIM:inst2|VGA_SYNC:vga|vert_sync_out       ; VGA_VS    ; CLOCK_50   ;
; N/A   ; None         ; 6.528 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.528 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.518 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.518 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.515 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.515 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.326 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[4]  ; CLOCK_50   ;
; N/A   ; None         ; 6.316 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[5]  ; CLOCK_50   ;
; N/A   ; None         ; 6.308 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[0]  ; CLOCK_50   ;
; N/A   ; None         ; 6.308 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[1]  ; CLOCK_50   ;
; N/A   ; None         ; 6.285 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[8]  ; CLOCK_50   ;
; N/A   ; None         ; 6.285 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[9]  ; CLOCK_50   ;
; N/A   ; None         ; 6.275 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[7]  ; CLOCK_50   ;
; N/A   ; None         ; 6.266 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[2]  ; CLOCK_50   ;
; N/A   ; None         ; 6.256 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[3]  ; CLOCK_50   ;
; N/A   ; None         ; 6.255 ns   ; SIM:inst2|VGA_SYNC:vga|green_out           ; VGA_G[6]  ; CLOCK_50   ;
; N/A   ; None         ; 6.080 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[6]  ; CLOCK_50   ;
; N/A   ; None         ; 6.080 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[7]  ; CLOCK_50   ;
; N/A   ; None         ; 6.070 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[8]  ; CLOCK_50   ;
; N/A   ; None         ; 6.070 ns   ; SIM:inst2|VGA_SYNC:vga|blue_out            ; VGA_B[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.643 ns   ; SIM:inst2|VGA_SYNC:vga|horiz_sync_out      ; VGA_HS    ; CLOCK_50   ;
; N/A   ; None         ; 5.267 ns   ; SIM:inst2|CLOCK                            ; CLOCK     ; CLOCK_50   ;
; N/A   ; None         ; 2.937 ns   ; clkgen:inst6|altpll:altpll_component|_clk0 ; VGA_CLK   ; CLOCK_50   ;
+-------+--------------+------------+--------------------------------------------+-----------+------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+--------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                        ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------+----------+
; N/A           ; None        ; -3.304 ns ; KEY[1] ; SIM:inst2|state.WAITING0  ; CLOCK_50 ;
; N/A           ; None        ; -3.308 ns ; KEY[1] ; SIM:inst2|state.WAITING   ; CLOCK_50 ;
; N/A           ; None        ; -3.699 ns ; KEY[1] ; SIM:inst2|PASSED          ; CLOCK_50 ;
; N/A           ; None        ; -3.855 ns ; KEY[1] ; SIM:inst2|RGB_BACK[1]     ; CLOCK_50 ;
; N/A           ; None        ; -3.974 ns ; KEY[1] ; SIM:inst2|RESET_N         ; CLOCK_50 ;
; N/A           ; None        ; -4.219 ns ; KEY[1] ; SIM:inst2|DBUFFER[6][4]   ; CLOCK_50 ;
; N/A           ; None        ; -4.252 ns ; KEY[1] ; SIM:inst2|state.DONE      ; CLOCK_50 ;
; N/A           ; None        ; -4.293 ns ; KEY[1] ; SIM:inst2|TEST_FAILED     ; CLOCK_50 ;
; N/A           ; None        ; -4.424 ns ; KEY[1] ; SIM:inst2|CHARS2WRITE[0]  ; CLOCK_50 ;
; N/A           ; None        ; -4.428 ns ; KEY[1] ; SIM:inst2|CHARS2WRITE[2]  ; CLOCK_50 ;
; N/A           ; None        ; -4.521 ns ; KEY[0] ; SIM:inst2|CHARS2WRITE[2]  ; CLOCK_50 ;
; N/A           ; None        ; -4.521 ns ; KEY[0] ; SIM:inst2|CHARS2WRITE[0]  ; CLOCK_50 ;
; N/A           ; None        ; -4.657 ns ; KEY[0] ; SIM:inst2|X0_LAST         ; CLOCK_50 ;
; N/A           ; None        ; -4.657 ns ; KEY[0] ; SIM:inst2|EXPECTED[1]     ; CLOCK_50 ;
; N/A           ; None        ; -4.657 ns ; KEY[0] ; SIM:inst2|EXPECTED[0]     ; CLOCK_50 ;
; N/A           ; None        ; -4.657 ns ; KEY[0] ; SIM:inst2|X1_LAST         ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[3]          ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[4]          ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[8]          ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[10]         ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[5]          ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[6]          ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[7]          ; CLOCK_50 ;
; N/A           ; None        ; -4.664 ns ; KEY[1] ; SIM:inst2|AX0[9]          ; CLOCK_50 ;
; N/A           ; None        ; -4.666 ns ; KEY[1] ; SIM:inst2|AZACT[5]        ; CLOCK_50 ;
; N/A           ; None        ; -4.666 ns ; KEY[1] ; SIM:inst2|AZACT[6]        ; CLOCK_50 ;
; N/A           ; None        ; -4.666 ns ; KEY[1] ; SIM:inst2|AZACT[7]        ; CLOCK_50 ;
; N/A           ; None        ; -4.666 ns ; KEY[1] ; SIM:inst2|AZACT[8]        ; CLOCK_50 ;
; N/A           ; None        ; -4.666 ns ; KEY[1] ; SIM:inst2|AZACT[9]        ; CLOCK_50 ;
; N/A           ; None        ; -4.666 ns ; KEY[1] ; SIM:inst2|AZACT[10]       ; CLOCK_50 ;
; N/A           ; None        ; -4.708 ns ; KEY[1] ; SIM:inst2|RGB_BACK[0]     ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[0]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[1]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[2]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[3]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[4]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[8]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[10]         ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[5]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[6]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[7]          ; CLOCK_50 ;
; N/A           ; None        ; -4.880 ns ; KEY[1] ; SIM:inst2|AX1[9]          ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[4]        ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[5]        ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[6]        ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[7]        ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[8]        ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[9]        ; CLOCK_50 ;
; N/A           ; None        ; -4.897 ns ; KEY[1] ; SIM:inst2|AZEXP[10]       ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[8]         ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[10]        ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[4]         ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[5]         ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[6]         ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[7]         ; CLOCK_50 ;
; N/A           ; None        ; -4.905 ns ; KEY[1] ; SIM:inst2|AEXP[9]         ; CLOCK_50 ;
; N/A           ; None        ; -4.993 ns ; KEY[1] ; SIM:inst2|DBUFFER[2][3]   ; CLOCK_50 ;
; N/A           ; None        ; -4.997 ns ; KEY[1] ; SIM:inst2|DBUFFER[0][4]   ; CLOCK_50 ;
; N/A           ; None        ; -5.081 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.081 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.081 ns ; KEY[1] ; SIM:inst2|ABUFFER[3][7]   ; CLOCK_50 ;
; N/A           ; None        ; -5.083 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][4]   ; CLOCK_50 ;
; N/A           ; None        ; -5.083 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][5]   ; CLOCK_50 ;
; N/A           ; None        ; -5.083 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][7]   ; CLOCK_50 ;
; N/A           ; None        ; -5.083 ns ; KEY[1] ; SIM:inst2|ABUFFER[5][7]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[3][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[1][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[3][2]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[4][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[2][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[0][0]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[2][1]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[3][1]   ; CLOCK_50 ;
; N/A           ; None        ; -5.089 ns ; KEY[1] ; SIM:inst2|DBUFFER[2][2]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[3][5]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][6]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[5][6]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[5][8]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][8]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][8]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][8]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[5][9]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][5]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][5]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][6]   ; CLOCK_50 ;
; N/A           ; None        ; -5.092 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][6]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][1]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][2]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][2]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][4]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][4]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[5][5]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][7]   ; CLOCK_50 ;
; N/A           ; None        ; -5.093 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][7]   ; CLOCK_50 ;
; N/A           ; None        ; -5.189 ns ; KEY[1] ; SIM:inst2|AACT[8]         ; CLOCK_50 ;
; N/A           ; None        ; -5.189 ns ; KEY[1] ; SIM:inst2|AACT[10]        ; CLOCK_50 ;
; N/A           ; None        ; -5.189 ns ; KEY[1] ; SIM:inst2|AACT[5]         ; CLOCK_50 ;
; N/A           ; None        ; -5.189 ns ; KEY[1] ; SIM:inst2|AACT[6]         ; CLOCK_50 ;
; N/A           ; None        ; -5.189 ns ; KEY[1] ; SIM:inst2|AACT[7]         ; CLOCK_50 ;
; N/A           ; None        ; -5.189 ns ; KEY[1] ; SIM:inst2|AACT[9]         ; CLOCK_50 ;
; N/A           ; None        ; -5.323 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][1]   ; CLOCK_50 ;
; N/A           ; None        ; -5.323 ns ; KEY[1] ; SIM:inst2|ABUFFER[3][8]   ; CLOCK_50 ;
; N/A           ; None        ; -5.323 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][3]   ; CLOCK_50 ;
; N/A           ; None        ; -5.323 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][4]   ; CLOCK_50 ;
; N/A           ; None        ; -5.389 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][5]   ; CLOCK_50 ;
; N/A           ; None        ; -5.389 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][9]   ; CLOCK_50 ;
; N/A           ; None        ; -5.389 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][9]   ; CLOCK_50 ;
; N/A           ; None        ; -5.389 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][9]   ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[3][10]  ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][6]   ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[3][6]   ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][7]   ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][9]   ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[3][9]   ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[4][10]  ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[5][10]  ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][10]  ; CLOCK_50 ;
; N/A           ; None        ; -5.421 ns ; KEY[1] ; SIM:inst2|ABUFFER[0][10]  ; CLOCK_50 ;
; N/A           ; None        ; -5.465 ns ; KEY[1] ; SIM:inst2|X0_LAST         ; CLOCK_50 ;
; N/A           ; None        ; -5.465 ns ; KEY[1] ; SIM:inst2|EXPECTED[1]     ; CLOCK_50 ;
; N/A           ; None        ; -5.465 ns ; KEY[1] ; SIM:inst2|EXPECTED[0]     ; CLOCK_50 ;
; N/A           ; None        ; -5.465 ns ; KEY[1] ; SIM:inst2|X1_LAST         ; CLOCK_50 ;
; N/A           ; None        ; -5.594 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][8]   ; CLOCK_50 ;
; N/A           ; None        ; -5.594 ns ; KEY[1] ; SIM:inst2|ABUFFER[2][10]  ; CLOCK_50 ;
; N/A           ; None        ; -5.594 ns ; KEY[1] ; SIM:inst2|ABUFFER[1][3]   ; CLOCK_50 ;
; N/A           ; None        ; -5.876 ns ; KEY[1] ; SIM:inst2|TEST_ADDRESS[0] ; CLOCK_50 ;
; N/A           ; None        ; -5.876 ns ; KEY[1] ; SIM:inst2|TEST_ADDRESS[1] ; CLOCK_50 ;
; N/A           ; None        ; -5.876 ns ; KEY[1] ; SIM:inst2|TEST_ADDRESS[2] ; CLOCK_50 ;
; N/A           ; None        ; -5.876 ns ; KEY[1] ; SIM:inst2|TEST_ADDRESS[3] ; CLOCK_50 ;
; N/A           ; None        ; -5.876 ns ; KEY[1] ; SIM:inst2|TEST_ADDRESS[4] ; CLOCK_50 ;
+---------------+-------------+-----------+--------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Sep 24 15:51:59 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SM_TESTER -c sm_tester --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: PLL "clkgen:inst6|altpll:altpll_component|_clk0" input frequency requirement of 25.0 MHz overrides default required fmax of 440.14 MHz -- Slack information will be reported
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "SIM:inst2|CLOCK" as buffer
    Info: Detected ripple clock "SIM:inst2|CLOCK_SIM" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 15.88 ns for clock "clkgen:inst6|altpll:altpll_component|_clk0" between source register "SIM:inst2|TEST_ADDRESS[3]" and destination memory "SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3"
    Info: Fmax is 121.36 MHz (period= 8.24 ns)
    Info: + Largest register to memory requirement is 17.338 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 37.642 ns
                Info: Clock period of Destination clock "clkgen:inst6|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 17.642 ns
                Info: Clock period of Source clock "clkgen:inst6|altpll:altpll_component|_clk0" is 40.000 ns with inverted offset of 17.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.377 ns
            Info: + Shortest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to destination memory is 2.701 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3'
                Info: Total cell delay = 0.661 ns ( 24.47 % )
                Info: Total interconnect delay = 2.040 ns ( 75.53 % )
            Info: - Longest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to source register is 5.078 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2|CLOCK_SIM'
                Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2|CLOCK_SIM~clkctrl'
                Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.078 ns; Loc. = LCFF_X51_Y23_N27; Fanout = 3; REG Node = 'SIM:inst2|TEST_ADDRESS[3]'
                Info: Total cell delay = 1.324 ns ( 26.07 % )
                Info: Total interconnect delay = 3.754 ns ( 73.93 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 1.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y23_N27; Fanout = 3; REG Node = 'SIM:inst2|TEST_ADDRESS[3]'
        Info: 2: + IC(1.316 ns) + CELL(0.142 ns) = 1.458 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 0.142 ns ( 9.74 % )
        Info: Total interconnect delay = 1.316 ns ( 90.26 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: Minimum slack time is -1.507 ns for clock "clkgen:inst6|altpll:altpll_component|_clk0" between source memory "SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]" and destination register "SIM:inst2|X0_LAST"
    Info: + Shortest memory to register delay is 0.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]'
        Info: 2: + IC(0.641 ns) + CELL(0.149 ns) = 0.878 ns; Loc. = LCCOMB_X53_Y23_N0; Fanout = 1; COMB Node = 'SIM:inst2|X0_LAST~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.962 ns; Loc. = LCFF_X53_Y23_N1; Fanout = 4; REG Node = 'SIM:inst2|X0_LAST'
        Info: Total cell delay = 0.321 ns ( 33.37 % )
        Info: Total interconnect delay = 0.641 ns ( 66.63 % )
    Info: - Smallest memory to register requirement is 2.469 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 17.642 ns
                Info: Clock period of Destination clock "clkgen:inst6|altpll:altpll_component|_clk0" is 40.000 ns with inverted offset of 17.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 17.642 ns
                Info: Clock period of Source clock "clkgen:inst6|altpll:altpll_component|_clk0" is 40.000 ns with inverted offset of 17.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.412 ns
            Info: + Longest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to destination register is 5.087 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2|CLOCK_SIM'
                Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2|CLOCK_SIM~clkctrl'
                Info: 5: + IC(1.005 ns) + CELL(0.537 ns) = 5.087 ns; Loc. = LCFF_X53_Y23_N1; Fanout = 4; REG Node = 'SIM:inst2|X0_LAST'
                Info: Total cell delay = 1.324 ns ( 26.03 % )
                Info: Total interconnect delay = 3.763 ns ( 73.97 % )
            Info: - Shortest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to source memory is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.635 ns) = 2.675 ns; Loc. = M4K_X52_Y23; Fanout = 1; MEM Node = 'SIM:inst2|altsyncram:vectors|altsyncram_voo1:auto_generated|q_a[2]'
                Info: Total cell delay = 0.635 ns ( 23.74 % )
                Info: Total interconnect delay = 2.040 ns ( 76.26 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement clkgen:inst6|altpll:altpll_component|_clk0 along 18 path(s). See Report window for details.
Info: tsu for register "SIM:inst2|TEST_ADDRESS[0]" (data pin = "KEY[1]", clock pin = "CLOCK_50") is 6.106 ns
    Info: + Longest pin to register delay is 8.862 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'KEY[1]'
        Info: 2: + IC(5.227 ns) + CELL(0.378 ns) = 6.447 ns; Loc. = LCCOMB_X56_Y23_N24; Fanout = 3; COMB Node = 'SIM:inst2|DBUFFER[6][4]~0'
        Info: 3: + IC(0.691 ns) + CELL(0.398 ns) = 7.536 ns; Loc. = LCCOMB_X55_Y23_N20; Fanout = 5; COMB Node = 'SIM:inst2|TEST_ADDRESS[4]~7'
        Info: 4: + IC(0.666 ns) + CELL(0.660 ns) = 8.862 ns; Loc. = LCFF_X51_Y23_N21; Fanout = 3; REG Node = 'SIM:inst2|TEST_ADDRESS[0]'
        Info: Total cell delay = 2.278 ns ( 25.71 % )
        Info: Total interconnect delay = 6.584 ns ( 74.29 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "clkgen:inst6|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to destination register is 5.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2|CLOCK_SIM'
        Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2|CLOCK_SIM~clkctrl'
        Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.078 ns; Loc. = LCFF_X51_Y23_N21; Fanout = 3; REG Node = 'SIM:inst2|TEST_ADDRESS[0]'
        Info: Total cell delay = 1.324 ns ( 26.07 % )
        Info: Total interconnect delay = 3.754 ns ( 73.93 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[0]" through register "SIM:inst2|TEST_FAILED" is 8.947 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "clkgen:inst6|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to source register is 5.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2|CLOCK_SIM'
        Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2|CLOCK_SIM~clkctrl'
        Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 5.078 ns; Loc. = LCFF_X51_Y23_N7; Fanout = 5; REG Node = 'SIM:inst2|TEST_FAILED'
        Info: Total cell delay = 1.324 ns ( 26.07 % )
        Info: Total interconnect delay = 3.754 ns ( 73.93 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y23_N7; Fanout = 5; REG Node = 'SIM:inst2|TEST_FAILED'
        Info: 2: + IC(3.159 ns) + CELL(2.818 ns) = 5.977 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 2.818 ns ( 47.15 % )
        Info: Total interconnect delay = 3.159 ns ( 52.85 % )
Info: th for register "SIM:inst2|state.WAITING0" (data pin = "KEY[1]", clock pin = "CLOCK_50") is -3.304 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "clkgen:inst6|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "clkgen:inst6|altpll:altpll_component|_clk0" to destination register is 5.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkgen:inst6|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 199; COMB Node = 'clkgen:inst6|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'SIM:inst2|CLOCK_SIM'
        Info: 4: + IC(0.632 ns) + CELL(0.000 ns) = 3.545 ns; Loc. = CLKCTRL_G4; Fanout = 127; COMB Node = 'SIM:inst2|CLOCK_SIM~clkctrl'
        Info: 5: + IC(1.008 ns) + CELL(0.537 ns) = 5.090 ns; Loc. = LCFF_X56_Y23_N27; Fanout = 17; REG Node = 'SIM:inst2|state.WAITING0'
        Info: Total cell delay = 1.324 ns ( 26.01 % )
        Info: Total interconnect delay = 3.766 ns ( 73.99 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 12; PIN Node = 'KEY[1]'
        Info: 2: + IC(5.226 ns) + CELL(0.150 ns) = 6.218 ns; Loc. = LCCOMB_X56_Y23_N26; Fanout = 1; COMB Node = 'SIM:inst2|state.WAITING0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.302 ns; Loc. = LCFF_X56_Y23_N27; Fanout = 17; REG Node = 'SIM:inst2|state.WAITING0'
        Info: Total cell delay = 1.076 ns ( 17.07 % )
        Info: Total interconnect delay = 5.226 ns ( 82.93 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu Sep 24 15:52:00 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


