{"url": "https://www.ics.uci.edu/~aces/journals.htm", "content": "<html>\r\n\r\n<head>\r\n<meta http-equiv=\"Content-Type\" content=\"text/html; charset=windows-1252\">\r\n<title>Journals</title>\r\n<meta name=\"GENERATOR\" content=\"Microsoft FrontPage 5.0\">\r\n<meta name=\"ProgId\" content=\"FrontPage.Editor.Document\">\r\n<meta name=\"Microsoft Theme\" content=\"none, default\">\r\n<meta name=\"Microsoft Border\" content=\"none, default\">\r\n</head>\r\n\r\n<body>\r\n\r\n<div align=\"left\" style=\"width: 685; height: 117\">\r\n\r\n<div align=\"left\">\r\n<table border=\"1\" cellspacing=\"1\" style=\"border-collapse: collapse; border: 1px solid #000080\" bordercolor=\"#111111\" width=\"701\" id=\"AutoNumber6\">\r\n  <tr>\r\n    <td width=\"699\">\r\n    <img border=\"0\" src=\"images/Architectures.jpg\" width=\"695\" height=\"67\"></td>\r\n  </tr>\r\n</table>\r\n</div>\r\n\r\n<div align=\"left\" style=\"width: 717; height: 44\">\r\n  <!--webbot CLIENTSIDE \r\nbot=\"Ws4FpEx\" MODULEID=\"'navbars (Project)\\bar1_off.xws'\" PREVIEW=\"&lt;img src='images/navbar/bar1.gif?0F40C860' editor='Webstyle4' border='0'&gt;\" startspan  --><script src=\"xaramenu.js\"></script><script Webstyle4 src=\"images/navbar/bar1.js\"></script><noscript><img src=\"images/navbar/bar1.gif?0F40C860\" editor=\"Webstyle4\"></noscript><!--webbot \r\nbot=\"Ws4FpEx\" endspan  --></div>\r\n\r\n</div>\r\n\r\n<table border=\"2\" cellpadding=\"4\" cellspacing=\"4\" style=\"border:1px solid #000080; border-collapse: collapse\" width=\"701\" id=\"AutoNumber3\">\r\n  <tr>\r\n    <td width=\"100%\" bgcolor=\"#000080\">\r\n    <p align=\"center\">\r\n    <b><font size=\"2\" face=\"Arial\" color=\"#FFCC00\">Journals</font></b></tr>\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"100%\" id=\"AutoNumber7\">\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J1</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D.D. \r\n    Gajski, N.D. Dutt and B.M. Pangrle, \u201cSilicon Compilation,\u201d <i>Journal of \r\n    Semicustom ICs</i>, Vol. 4, No. 2, December 1986, pp. 5-21. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J2</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt and D.D. Gajski, \u201cDesign Synthesis and Silicon Compilation,\u201d <i>IEEE \r\n    Design and Test of Computers</i>, December 1990, pp. 8-23. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J3</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        N.D. Dutt, \u201cA Language for Designer Controlled Behavioral Synthesis,\u201d <i>\r\n        INTEGRATION: The VLSI Journal</i>, No. 16, 1993, pp. 1-31.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J4</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.K. Jha and N.D. Dutt, \u201cRapid Estimation for Parameterized Components \r\n        in High-Level Synthesis<i>,\u201d IEEE Transactions on VLSI Systems</i>, \r\n        September 1993, pp. 296-303. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J5</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        D.D. Gajski and N.D. Dutt, \u201cBenchmarking and the Art of Synthesis Tool \r\n        Comparison,\u201d <i>IFIP Transactions A: Computer Science and Technology</i>, \r\n        Vol. A-22, 1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J6</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        R. Ang and N.D. Dutt, \u201cA Representation for the Binding of RT-Component \r\n        Functionality to HDL Behavior,\u201d <i>IFIP Transactions A: Computer Science \r\n        and Technology</i>, Vol. A-32, 1993, pp. 263-280. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J7</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        N.D. Dutt and P.K. Jha, \u201cGeneric RT Component Sets for High-Level Design \r\n        Applications,\u201d <i>VLSI Design</i>, Vol. 5, No.&nbsp;2, 1997, pp. 155-165. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J8</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        N.D. Dutt, R. Camposano, D. Agnew, H. Yasuura, A. Domic and M. Wiesel, \r\n        \u201cDesign Reuse: Fact or Fiction?\u201d IEEE Design and Test of Computers, \r\n        Winter 1994 (ACM-SIGDA/D&amp;T Roundtable Summary), pp. 70-77. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J9</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        A. Capitanio, N.D. Dutt and A. Nicolau, \u201cPartitioning of Variables for \r\n        Multiple-Register-File Architectures via Hypergraph Coloring,\u201d <i>IFIP \r\n        Transactions: Parallel Architectures and Compilation Techniques</i>, \r\n        Vol. A-50, 1994, pp.&nbsp;319-322.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J10</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.K. Jha and N.D. Dutt, \u201cHigh-Level Library Mapping for Arithmetic \r\n        Components<i>,\u201d IEEE Transactions on VLSI Systems</i>, Vol. 4, No. 2, \r\n        June 1996, pp. 1-13<b>.</b>&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J11</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        A. Capitanio, A. Nicolau and N.D. Dutt, \u201cA Hypergraph-Based Model for \r\n        Port Allocation on Multiple-Register-File VLIW Architectures,\u201d <i>\r\n        International Journal of Parallel Programming</i>, Vol. 23, No. 6, 1995, \r\n        pp. 499-513.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J12</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.K. Jha, S. Parameswaran and N.D. Dutt, \u201cReclocking Controllers for \r\n        Minimum Execution Time,\u201d <i>IEICE Transactions Special Issue on VLSI \r\n        Design and CAD Algorithms</i>, Vol. E78-A, No. 12, December 1995, \r\n        pp.&nbsp;1715-1722. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J13</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        D.J. Kolson, A. Nicolau, N.D. Dutt and K. Kennedy, \u201cOptimal Register \r\n        Assignment to Loops for Embedded Code Generation,\u201d <i>ACM Transactions \r\n        on Design Automation of Electronic Systems</i>, Vol. 1, No. 2, April \r\n        1996.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J14</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        D.J. Kolson, A. Nicolau and N.D.Dutt, \u201cElimination of Redundant Memory \r\n        Traffic in High-Level Synthesis,\u201d <i>IEEE Transactions on Computer-Aided \r\n        Design of Integrated Circuits and Systems</i>, Vol. 15, No. 11, November \r\n        1996. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J15</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        S.Y. Ohm, F.J. Kurdahi and N. Dutt, \u201cA Unified Lower Bound Estimation \r\n        Technique for High-Level Synthesis,\u201d <i>IEEE Transactions on \r\n        Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 16, \r\n        No.&nbsp;5, May 1997.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J16</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.R. Panda, N.D. Dutt and A. Nicolau, \u201cMemory Data Organization for \r\n        Improved Performance in Embedded Processor Applications,\u201d <i>ACM \r\n        Transactions on Design Automation of Electronic Systems</i>, Vol. 2, No. \r\n        4, October 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J17</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.R. Panda, N.D. Dutt and A. Nicolau, \u201cIncorporating DRAM Access Modes \r\n        into High-Level Synthesis,\u201d <i>IEEE Transactions on Computer-Aided \r\n        Design of Integrated Circuits and Systems</i>, Vol. 17, No. 2, pp. \r\n        96-109, February 1998. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J18</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.R. Panda and N.D. Dutt, \u201cLow Power Memory Mapping through Reducing \r\n        Address Bus Activity<i>,\u201d IEEE Transactions on VLSI Systems</i>,&nbsp;&nbsp; \r\n        Vol. 7, No. 3, pp. 309-320, September, 1999. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J19</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.K. Jha and N.D. Dutt, \u201cHigh-Level Library Mapping for Memories\u201d<i> ACM \r\n        Transactions on Design Automation of Electronic Systems</i>. Vol. 5, No. \r\n        3, pp. 566-603, July 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J20</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.R. Panda, N.D. Dutt and A. Nicolau, \u201cOn-Chip vs. Off-Chip Memory: The \r\n        Data Partitioning Problem in Embedded Processor-based Systems,\u201d&nbsp; <i>\r\n        ACM Transactions on Design Automation of Electronic Systems</i>. Vol. 5, \r\n        No. 3, pp. 682-704, July 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J21</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.R. Panda, N.D. Dutt and A. Nicolau, \u201cLocal Memory Exploration and \r\n        Optimization in Embedded Systems<i>,\u201d IEEE Transactions on \r\n        Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 18, \r\n        No. 1,&nbsp; pp. 3-12,&nbsp; January 1999. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J22</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        P.R. Panda, H. Nakamura, N.D. Dutt and A. Nicolau, \u201cAugmenting Loop \r\n        Tiling with Data Alignment for Improved Cache Performance,\u201d <i>IEEE \r\n        Transactions on Computers</i>, Vol. 48, No. 2, pp. 142-149, February \r\n        1999. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J23</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        A. Khare, P.R. Panda, N.D. Dutt, and A. Nicolau, &quot;High-Level Synthesis \r\n        with SDRAMs and RAMBUS DRAMs,&quot; IEICE Transactions Fundamentals Special \r\n        Section on VLSI Design and CAD Algorithms, Vol. E82-A, No. 11, November \r\n        1999, pp. 2347-2355.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J24</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <p align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. \r\n        Wang, N.D. Dutt and A. Nicolau, \u201cExploring Scalable Schedules for IIR \r\n        Filters with Resource Constraints,\u201d <i>IEEE Transactions on&nbsp; \r\n        Circuits and Systems, Part II</i>, Vol. 46, No. 11, pp. 1367-1379, \r\n        November 1999.</span><p align=\"justify\">&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J25</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, A. Khare, \r\n        N. Savoiu, P. Grun, N. Dutt and A. Nicolau, &quot;VSAT: A Visual \r\n        Specification and Analysis Tool for System-On-Chip Exploration,&quot; <i>\r\n        Journal of Systems Architecture</i>, <i>Special Issue on Modern Methods \r\n        and Tools in Digital System Design,</i> 2000. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J26</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family:Arial\">P.R. Panda, N.D. Dutt, A. Nicolau, F. \r\n        Catthoor, A. Vandecappelle, E. Brockmeyer, C. Kulkarni and E. DeGreef, \r\n        &quot;Data Memory Organization and Optimizations in Application-Specific \r\n        Systems,&quot; <i>IEEE Design and Test of Computers</i>, Vol. 18, No. 3, \r\n        May-June 2001. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J27</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">F. Catthoor, K. \r\n        Danckaert, S. Wuytack, and N.D. Dutt, &quot;Code Tranformations for Data \r\n        Transfer and Storage Exploration Preprocessing in Multimedia \r\n        Processors,&quot; <i>IEEE Design and Test of Computers</i>, Vol. 18, No. 3, \r\n        May-June 2001. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J28</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <span style=\"font-size: 9pt; font-family:Arial\">P.R. Panda, F. \r\n        Catthoor, N.D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. \r\n        Vandecappelle, and P.G. Kjeldsberg, &quot;Data and Memory Optimization \r\n        Techniques for Embedded Systems,&quot; <i>ACM Transactions on Design \r\n        Automation of Electronic Systems</i>, Vol. 6, No. 2, pp. 149-206, April \r\n        2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J29</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">N.D. Dutt, and K. Choi, \r\n        \u201cConfigurable Processors for Embedded Computer,\u201d <i>IEEE Computer</i>, \r\n        Vol. 36, No. 1, pp. 120-123, January&nbsp; 2003. </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J30</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and \r\n        N.D. Dutt, \u201cCompilation Approach for Coarse-grain Reconfigurable \r\n        Architectures,\u201d <i>IEEE Design and Test of Computers, Special Issue on \r\n        Application Specific Processors</i>, pp. 26-33, January/February 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J31</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Gr\u00fcn, N. Dutt and A. \r\n        Nicolau, \u201cAccess Pattern-Based Memory and Connectivity Architecture \r\n        Exploration,\u201d <i>ACM Transactions on Embedded Computing Systems (TECS),</i> \r\n        Vol. 2, No. 1,&nbsp; pp. 33-73, February 2003</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J32</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Gr\u00fcn, A. Halambi, \r\n        N.D. Dutt, and A. Nicolau, \u201cRTGEN:&nbsp; An Algorithm for Automatic \r\n        Generation of Reservation Tables from Architectural Descriptions,\u201d\r\n    <i>IEEE Transactions on VLSI Systems</i>, pp. 731-737, August 2003.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J33</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Mamidipaka, D. Hirschberg \r\n        and N.D. Dutt, &quot;Adaptive Low Power Encoding Techniques using Self \r\n        Organizing Lists,&quot; in IEEE Transactions on VLSI Systems, Special Issue \r\n        on Low Power Systems, pp. 827-834,&nbsp; October 2003.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J34</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-Bold\">\r\n        P. Mishra, N.D. Dutt and H. Tomiyama, &quot;Towards Automatic Validation of \r\n        Dynamic Behavior in Pipelined Processor Specifications,&quot; </span><i>\r\n    <span style=\"font-family: Times-BoldItalic\">in Kluwer Design Automation for \r\n        Embedded Systems ( DAES ).</span></i><span style=\"font-family: Times-BoldItalic\">,\r\n    </span>June - September 2003, Volume 8, Issue 2-3, pp. 249-265.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J35</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-BoldItalic\">\r\n        S. Gupta<b><i>,\r\n    </i></b></span><span style=\"font-family: Times-Roman\">N.D. Dutt, R.K. Gupta, \r\n        A. Nicolau , </span><i><span style=\"font-family: Times-Italic\">\r\n        Dynamically Increasing the Scope of Code Motions during&nbsp;&nbsp; the \r\n        High-Level Synthesis of Digital Circuits</span></i><span style=\"font-family: Times-Roman\">, </span>\r\n    <i><span style=\"font-family: Times-Italic\">IEE Proceedings: Computers and \r\n        Digital Techniques, </span></i><span style=\"font-family: Times-Roman\">\r\n        &nbsp;(Vol. 150, No.5, Sep 2003 (invited paper).</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J36</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"color:black\">S</span>.<span style=\"color:black\"> \r\n        Pasricha, S</span>.<span style=\"color:black\"> Mohapatra, M</span>.<span style=\"color:black\"> \r\n        Luthra, N</span>.D.<span style=\"color:black\"> Dutt and N</span>.\r\n    <span style=\"color:black\">Venkatasubramanian, \u201cReducing Backlight Power \r\n        Consumption for Streaming Video Applications on Mobile Handheld&nbsp; \r\n        Devices,&quot; Special Issue of the Journal of the Korean Multimedia Society \r\n        (KSSM), Vol. ISSN 12, Dec. 2003, pp. 1-13.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J37</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-BoldItalic\">\r\n        S. Gupta<b><i>\r\n    </i></b></span>,N. Savoiu ,N.D. Dutt ,R.K. Gupta ,A. Nicolau, <i>\r\n    <span style=\"font-family: Times-Italic\">Using Global Code Motions to Improve \r\n        the Quality of Results for High-Level Synthesis, </span></i>IEEE \r\n        Transactions on Computer-Aided Design, pp. 302-311, Vol 23, No. 2, Feb \r\n        2004.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J38</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-Bold\">\r\n        P. Mishra and N.D. Dutt, &quot;Automatic Modeling and Validation of Pipeline \r\n        Specifications,\u201d\r\n    </span><i><span style=\"font-family: Times-BoldItalic\">ACM Transactions on \r\n        Embedded Computing Systems ( TECS), </span></i>\r\n    <span style=\"font-family: Times-BoldItalic\">Vol 3, No. 1, pp. 114-139, \r\n        February 2004.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J39</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-Bold\">\r\n        P. Mishra, M. Mamidipaka and N.D. Dutt, &quot;Processor-Memory Co-Exploration \r\n        using an Architecture&nbsp; Description Language\u201d, </span><i>\r\n    <span style=\"font-family: Times-BoldItalic\">&nbsp;ACM Transactions on Embedded \r\n        Computing Systems ( TECS ), </span></i>\r\n    <span style=\"font-family: Times-BoldItalic\">Vol 3, No. 1, pp. 140-162, \r\n        February 2004.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J40</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-Roman\">\r\n        P. Mishra, N.D. Dutt, N. Krishnamurthy, and M. Abadir, &quot;</span>A \r\n        Top-Down Methodology for Validation of Microprocessors,\u201d IEEE Design &amp; \r\n        Test of Computers, Mar/Apr 04.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J41</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Tomiyama, H. Takada and \r\n        N.D. Dutt, &quot;Memory Data Organization for Low-Energy Address Buses,&quot; \r\n        IEICE Transactions Fundamentals Special Section on Low-Power System LSI, \r\n        IP and Related Technology, Vol. E87-C, No.4, April 2004, pp. 606-612</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J42</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Tomiyama and N.D. Dutt, &quot;ILP-Based \r\n        Program Path Analysis for Bounding Worst-Case Inter-Task Cache \r\n        Conflicts,&quot; IEICE Transactions on Information and Systems, Vol. E87-D, \r\n        No. 6, June 2004, pp. 1582-1587.&nbsp; </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J43</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"color:black\">S</span>.<span style=\"color:black\"> \r\n        Pasricha, M</span>.<span style=\"color:black\"> Luthra, S</span>.<span style=\"color:black\"> \r\n        Mohapatra, N</span>.D.<span style=\"color:black\"> Dutt and N</span>.\r\n    <span style=\"color:black\">Venkatasubramanian, \u201cDynamic Backlight Adaptation \r\n        for Low Power Handheld&nbsp; Devices,&quot; IEEE Design and Test of \r\n        Computers,&nbsp; Sep/Oct 2004.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J44</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-Roman\">\r\n        M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir,&quot; IDAP: A Tool for \r\n        High Level Power Estimation of Custom Array Structures,&quot; </span>IEEE \r\n        Transactions on Computer-Aided Design, pp. 1361-1369, Vol 23, No. 9, \r\n        Sep. 2004.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J45</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-BoldItalic\">\r\n        S. Gupta</span>, N.D. Dutt ,R.K. Gupta ,A. Nicolau, \u201c<span style=\"font-family: Times-Italic\">Coordinated \r\n        Parallelizing Compiler Optimizations and High-Level Synthesis<i>,</i>&quot; \r\n        to appear in<i> </i></span>ACM Transactions on Design Automation of \r\n        Electronic Systems (ACM-TODAES).</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J46</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span style=\"font-family: Times-Roman\">\r\n        P. Mishra, N.D. Dutt, N. Krishnamurthy, M. Abadir, \u201cA Methodology for \r\n        Validation of Microprocessors using Symbolic Simulation,\u201d to appear in \r\n        International Journal of Embedded Systems.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">J47</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">\r\n    <span style=\"font-family: Times-Roman\">Jong-eun Lee, Kiyoung Choi, and Nikil \r\n    D. Dutt, \u201cEvaluating Memory Architectures for Media Applications on \r\n    Coarse-Grained Reconfigurable Architectures,\u201d to appear in International \r\n    Journal of Embedded Systems.<i> </i>January/February 2005<i>.</i></span></font><p>&nbsp;</td>\r\n      </tr>\r\n    </table>\r\n  </tr>\r\n</table>\r\n\r\n<br>\r\n<table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"698\" id=\"AutoNumber7\">\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <p align=\"center\">\r\n<font size=\"1\" face=\"Arial\"><a href=\"http://www.ics.uci.edu/~aces/index.htm\">Home</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/projects.htm\">Projects</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/publications.htm\">Publications</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/news.htm\">News &amp; Events</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/people.htm\">People</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/sponsors.htm\">Sponsors</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/downloads.htm\">Downloads</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/links.htm\">Links</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/joinaces.htm\">Join ACES</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/aboutus.htm\">About Us</a></font></p>\r\n    </td>\r\n  </tr>\r\n</table>\r\n<br><table border=\"0\" cellspacing=\"1\" width=\"696\" id=\"AutoNumber2\" align=\"left\">\r\n    <tr>\r\n      <td width=\"692\" align=\"center\">\r\n<address align=\"center\">\r\n<span style=\"font-style: normal\">\r\n<!--webbot CLIENTSIDE \r\nbot=\"Ws4FpEx\" MODULEID=\"'navbars (Project)\\ACES.xws'\" PREVIEW=\"&lt;img src='images/ACES.gif?1935C307' editor='Webstyle4' border='0'&gt;\" startspan  --><img src=\"images/ACES.gif?1935C307\" editor=\"Webstyle4\" border=\"0\"><!--webbot \r\nbot=\"Ws4FpEx\" endspan  --></span></address>\r\n<address align=\"center\">\r\n  <font size=\"1\">Please e-mail your comments and suggestions to Sudeep Pasricha \r\n  (<a href=\"mailto:sudeep@ics.uci.edu\">sudeep@ics.uci.edu</a>)<br>\r\n  \u00a9 Copyright 1997-2004 ACES-UCI. All rights reserved</font></address>\r\n      </td>\r\n    </tr>\r\n  </table>\r\n\r\n</body>\r\n\r\n</html>", "encoding": "Windows-1252"}