--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 651812 paths analyzed, 8830 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.676ns.
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_25 (SLICE_X4Y100.C2), 606 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/money_17 (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.621ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/money_17 to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.DQ       Tcko                  0.408   ATM_Main_cont/money<17>
                                                       ATM_Main_cont/money_17
    SLICE_X0Y88.C5       net (fanout=9)        1.914   ATM_Main_cont/money<17>
    SLICE_X0Y88.COUT     Topcyc                0.295   ATM_Main_cont/Mcompar_n0748_cy<3>
                                                       ATM_Main_cont/Mcompar_n0748_lut<2>
                                                       ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.CIN      net (fanout=1)        0.003   ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.BMUX     Tcinb                 0.222   ATM_Main_cont/Mcompar_n0748_cy<5>
                                                       ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A4      net (fanout=8)        1.558   ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A       Tilo                  0.259   comm/restriction_1000<7>
                                                       ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy_1
    SLICE_X8Y90.D4       net (fanout=4)        0.659   ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X8Y90.D        Tilo                  0.205   N401
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_SW0
    SLICE_X12Y81.C3      net (fanout=3)        1.199   N401
    SLICE_X12Y81.C       Tilo                  0.205   N96
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_1
    SLICE_X5Y97.C6       net (fanout=2)        1.475   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61
    SLICE_X5Y97.C        Tilo                  0.259   ATM_Main_cont/money<23>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>41
    SLICE_X4Y100.C2      net (fanout=16)       1.619   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>4
    SLICE_X4Y100.CLK     Tas                   0.341   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<25>5
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     10.621ns (2.194ns logic, 8.427ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/money_17 (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.617ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/money_17 to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.DQ       Tcko                  0.408   ATM_Main_cont/money<17>
                                                       ATM_Main_cont/money_17
    SLICE_X0Y88.C5       net (fanout=9)        1.914   ATM_Main_cont/money<17>
    SLICE_X0Y88.COUT     Topcyc                0.291   ATM_Main_cont/Mcompar_n0748_cy<3>
                                                       ATM_Main_cont/Mcompar_n0748_lutdi2
                                                       ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.CIN      net (fanout=1)        0.003   ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.BMUX     Tcinb                 0.222   ATM_Main_cont/Mcompar_n0748_cy<5>
                                                       ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A4      net (fanout=8)        1.558   ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A       Tilo                  0.259   comm/restriction_1000<7>
                                                       ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy_1
    SLICE_X8Y90.D4       net (fanout=4)        0.659   ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X8Y90.D        Tilo                  0.205   N401
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_SW0
    SLICE_X12Y81.C3      net (fanout=3)        1.199   N401
    SLICE_X12Y81.C       Tilo                  0.205   N96
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_1
    SLICE_X5Y97.C6       net (fanout=2)        1.475   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61
    SLICE_X5Y97.C        Tilo                  0.259   ATM_Main_cont/money<23>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>41
    SLICE_X4Y100.C2      net (fanout=16)       1.619   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>4
    SLICE_X4Y100.CLK     Tas                   0.341   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<25>5
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     10.617ns (2.190ns logic, 8.427ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/money_25 (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.536ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/money_25 to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y100.CQ      Tcko                  0.408   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/money_25
    SLICE_X0Y89.A4       net (fanout=9)        1.873   ATM_Main_cont/money<25>
    SLICE_X0Y89.BMUX     Topab                 0.476   ATM_Main_cont/Mcompar_n0748_cy<5>
                                                       ATM_Main_cont/Mcompar_n0748_lutdi4
                                                       ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A4      net (fanout=8)        1.558   ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A       Tilo                  0.259   comm/restriction_1000<7>
                                                       ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy_1
    SLICE_X8Y90.D4       net (fanout=4)        0.659   ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X8Y90.D        Tilo                  0.205   N401
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_SW0
    SLICE_X12Y81.C3      net (fanout=3)        1.199   N401
    SLICE_X12Y81.C       Tilo                  0.205   N96
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_1
    SLICE_X5Y97.C6       net (fanout=2)        1.475   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61
    SLICE_X5Y97.C        Tilo                  0.259   ATM_Main_cont/money<23>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>41
    SLICE_X4Y100.C2      net (fanout=16)       1.619   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>4
    SLICE_X4Y100.CLK     Tas                   0.341   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<25>5
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     10.536ns (2.153ns logic, 8.383ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_24 (SLICE_X4Y100.A3), 606 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/money_17 (FF)
  Destination:          ATM_Main_cont/money_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.511ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/money_17 to ATM_Main_cont/money_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.DQ       Tcko                  0.408   ATM_Main_cont/money<17>
                                                       ATM_Main_cont/money_17
    SLICE_X0Y88.C5       net (fanout=9)        1.914   ATM_Main_cont/money<17>
    SLICE_X0Y88.COUT     Topcyc                0.295   ATM_Main_cont/Mcompar_n0748_cy<3>
                                                       ATM_Main_cont/Mcompar_n0748_lut<2>
                                                       ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.CIN      net (fanout=1)        0.003   ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.BMUX     Tcinb                 0.222   ATM_Main_cont/Mcompar_n0748_cy<5>
                                                       ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A4      net (fanout=8)        1.558   ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A       Tilo                  0.259   comm/restriction_1000<7>
                                                       ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy_1
    SLICE_X8Y90.D4       net (fanout=4)        0.659   ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X8Y90.D        Tilo                  0.205   N401
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_SW0
    SLICE_X12Y81.C3      net (fanout=3)        1.199   N401
    SLICE_X12Y81.C       Tilo                  0.205   N96
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_1
    SLICE_X5Y97.C6       net (fanout=2)        1.475   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61
    SLICE_X5Y97.C        Tilo                  0.259   ATM_Main_cont/money<23>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>41
    SLICE_X4Y100.A3      net (fanout=16)       1.509   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>4
    SLICE_X4Y100.CLK     Tas                   0.341   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<24>5
                                                       ATM_Main_cont/money_24
    -------------------------------------------------  ---------------------------
    Total                                     10.511ns (2.194ns logic, 8.317ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/money_17 (FF)
  Destination:          ATM_Main_cont/money_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.507ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.238 - 0.258)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/money_17 to ATM_Main_cont/money_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.DQ       Tcko                  0.408   ATM_Main_cont/money<17>
                                                       ATM_Main_cont/money_17
    SLICE_X0Y88.C5       net (fanout=9)        1.914   ATM_Main_cont/money<17>
    SLICE_X0Y88.COUT     Topcyc                0.291   ATM_Main_cont/Mcompar_n0748_cy<3>
                                                       ATM_Main_cont/Mcompar_n0748_lutdi2
                                                       ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.CIN      net (fanout=1)        0.003   ATM_Main_cont/Mcompar_n0748_cy<3>
    SLICE_X0Y89.BMUX     Tcinb                 0.222   ATM_Main_cont/Mcompar_n0748_cy<5>
                                                       ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A4      net (fanout=8)        1.558   ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A       Tilo                  0.259   comm/restriction_1000<7>
                                                       ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy_1
    SLICE_X8Y90.D4       net (fanout=4)        0.659   ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X8Y90.D        Tilo                  0.205   N401
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_SW0
    SLICE_X12Y81.C3      net (fanout=3)        1.199   N401
    SLICE_X12Y81.C       Tilo                  0.205   N96
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_1
    SLICE_X5Y97.C6       net (fanout=2)        1.475   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61
    SLICE_X5Y97.C        Tilo                  0.259   ATM_Main_cont/money<23>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>41
    SLICE_X4Y100.A3      net (fanout=16)       1.509   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>4
    SLICE_X4Y100.CLK     Tas                   0.341   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<24>5
                                                       ATM_Main_cont/money_24
    -------------------------------------------------  ---------------------------
    Total                                     10.507ns (2.190ns logic, 8.317ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/money_25 (FF)
  Destination:          ATM_Main_cont/money_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.426ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/money_25 to ATM_Main_cont/money_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y100.CQ      Tcko                  0.408   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/money_25
    SLICE_X0Y89.A4       net (fanout=9)        1.873   ATM_Main_cont/money<25>
    SLICE_X0Y89.BMUX     Topab                 0.476   ATM_Main_cont/Mcompar_n0748_cy<5>
                                                       ATM_Main_cont/Mcompar_n0748_lutdi4
                                                       ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A4      net (fanout=8)        1.558   ATM_Main_cont/Mcompar_n0748_cy<5>
    SLICE_X13Y92.A       Tilo                  0.259   comm/restriction_1000<7>
                                                       ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy_1
    SLICE_X8Y90.D4       net (fanout=4)        0.659   ATM_Main_cont/GND_27_o_GND_27_o_AND_61_o1_cy_cy_cy_cy_cy_cy_cy_cy_cy
    SLICE_X8Y90.D        Tilo                  0.205   N401
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_SW0
    SLICE_X12Y81.C3      net (fanout=3)        1.199   N401
    SLICE_X12Y81.C       Tilo                  0.205   N96
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61_1
    SLICE_X5Y97.C6       net (fanout=2)        1.475   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<10>61
    SLICE_X5Y97.C        Tilo                  0.259   ATM_Main_cont/money<23>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>41
    SLICE_X4Y100.A3      net (fanout=16)       1.509   ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<2>4
    SLICE_X4Y100.CLK     Tas                   0.341   ATM_Main_cont/money<25>
                                                       ATM_Main_cont/state_money[31]_GND_27_o_mux_894_OUT<24>5
                                                       ATM_Main_cont/money_24
    -------------------------------------------------  ---------------------------
    Total                                     10.426ns (2.153ns logic, 8.273ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_30 (SLICE_X2Y102.CE), 2573 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/data_inp/data_59 (FF)
  Destination:          ATM_Main_cont/money_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.402ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.459 - 0.509)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/data_inp/data_59 to ATM_Main_cont/money_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y76.DQ      Tcko                  0.408   ATM_Main_cont/data_inp/data<59>
                                                       ATM_Main_cont/data_inp/data_59
    SLICE_X48Y74.D1      net (fanout=7)        1.723   ATM_Main_cont/data_inp/data<59>
    SLICE_X48Y74.COUT    Topcyd                0.261   ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_lut<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
    SLICE_X48Y75.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
    SLICE_X48Y75.BMUX    Tcinb                 0.268   ATM_Main_cont/cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<5>
    SLICE_X16Y74.B4      net (fanout=86)       2.430   ATM_Main_cont/cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o
    SLICE_X16Y74.B       Tilo                  0.205   ATM_Main_cont/_n87002
                                                       ATM_Main_cont/_n870021
    SLICE_X16Y74.D1      net (fanout=2)        0.451   ATM_Main_cont/_n87002
    SLICE_X16Y74.CMUX    Topdc                 0.338   ATM_Main_cont/_n87002
                                                       ATM_Main_cont/state__n10311_inv6_SW0_F
                                                       ATM_Main_cont/state__n10311_inv6_SW0
    SLICE_X8Y86.D3       net (fanout=2)        1.406   N375
    SLICE_X8Y86.D        Tilo                  0.205   N399
                                                       ATM_Main_cont/state__n10311_inv12_SW2
    SLICE_X8Y86.C6       net (fanout=1)        0.118   N399
    SLICE_X8Y86.C        Tilo                  0.205   N399
                                                       ATM_Main_cont/state__n10311_inv12
    SLICE_X2Y102.CE      net (fanout=12)       2.050   ATM_Main_cont/_n10311_inv
    SLICE_X2Y102.CLK     Tceck                 0.331   ATM_Main_cont/money<31>
                                                       ATM_Main_cont/money_30
    -------------------------------------------------  ---------------------------
    Total                                     10.402ns (2.221ns logic, 8.181ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/data_inp/data_58 (FF)
  Destination:          ATM_Main_cont/money_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.377ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.459 - 0.509)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/data_inp/data_58 to ATM_Main_cont/money_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y76.CQ      Tcko                  0.408   ATM_Main_cont/data_inp/data<59>
                                                       ATM_Main_cont/data_inp/data_58
    SLICE_X48Y74.D3      net (fanout=7)        1.698   ATM_Main_cont/data_inp/data<58>
    SLICE_X48Y74.COUT    Topcyd                0.261   ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_lut<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
    SLICE_X48Y75.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
    SLICE_X48Y75.BMUX    Tcinb                 0.268   ATM_Main_cont/cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<5>
    SLICE_X16Y74.B4      net (fanout=86)       2.430   ATM_Main_cont/cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o
    SLICE_X16Y74.B       Tilo                  0.205   ATM_Main_cont/_n87002
                                                       ATM_Main_cont/_n870021
    SLICE_X16Y74.D1      net (fanout=2)        0.451   ATM_Main_cont/_n87002
    SLICE_X16Y74.CMUX    Topdc                 0.338   ATM_Main_cont/_n87002
                                                       ATM_Main_cont/state__n10311_inv6_SW0_F
                                                       ATM_Main_cont/state__n10311_inv6_SW0
    SLICE_X8Y86.D3       net (fanout=2)        1.406   N375
    SLICE_X8Y86.D        Tilo                  0.205   N399
                                                       ATM_Main_cont/state__n10311_inv12_SW2
    SLICE_X8Y86.C6       net (fanout=1)        0.118   N399
    SLICE_X8Y86.C        Tilo                  0.205   N399
                                                       ATM_Main_cont/state__n10311_inv12
    SLICE_X2Y102.CE      net (fanout=12)       2.050   ATM_Main_cont/_n10311_inv
    SLICE_X2Y102.CLK     Tceck                 0.331   ATM_Main_cont/money<31>
                                                       ATM_Main_cont/money_30
    -------------------------------------------------  ---------------------------
    Total                                     10.377ns (2.221ns logic, 8.156ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/data_inp/data_50 (FF)
  Destination:          ATM_Main_cont/money_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.274ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.459 - 0.507)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/data_inp/data_50 to ATM_Main_cont/money_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y75.CQ      Tcko                  0.447   ATM_Main_cont/data_inp/data<51>
                                                       ATM_Main_cont/data_inp/data_50
    SLICE_X48Y74.A3      net (fanout=7)        1.438   ATM_Main_cont/data_inp/data<50>
    SLICE_X48Y74.COUT    Topcya                0.379   ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_lut<0>
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
    SLICE_X48Y75.CIN     net (fanout=1)        0.003   ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<3>
    SLICE_X48Y75.BMUX    Tcinb                 0.268   ATM_Main_cont/cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o
                                                       ATM_Main_cont/Mcompar_cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o_cy<5>
    SLICE_X16Y74.B4      net (fanout=86)       2.430   ATM_Main_cont/cache_user_id[3][15]_data_to_be_encrypted_signal[63]_equal_68_o
    SLICE_X16Y74.B       Tilo                  0.205   ATM_Main_cont/_n87002
                                                       ATM_Main_cont/_n870021
    SLICE_X16Y74.D1      net (fanout=2)        0.451   ATM_Main_cont/_n87002
    SLICE_X16Y74.CMUX    Topdc                 0.338   ATM_Main_cont/_n87002
                                                       ATM_Main_cont/state__n10311_inv6_SW0_F
                                                       ATM_Main_cont/state__n10311_inv6_SW0
    SLICE_X8Y86.D3       net (fanout=2)        1.406   N375
    SLICE_X8Y86.D        Tilo                  0.205   N399
                                                       ATM_Main_cont/state__n10311_inv12_SW2
    SLICE_X8Y86.C6       net (fanout=1)        0.118   N399
    SLICE_X8Y86.C        Tilo                  0.205   N399
                                                       ATM_Main_cont/state__n10311_inv12
    SLICE_X2Y102.CE      net (fanout=12)       2.050   ATM_Main_cont/_n10311_inv
    SLICE_X2Y102.CLK     Tceck                 0.331   ATM_Main_cont/money<31>
                                                       ATM_Main_cont/money_30
    -------------------------------------------------  ---------------------------
    Total                                     10.274ns (2.378ns logic, 7.896ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm/restriction_total_10 (SLICE_X9Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/x3_2 (FF)
  Destination:          comm/restriction_total_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/x3_2 to comm/restriction_total_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.CQ       Tcko                  0.200   comm/x3<3>
                                                       comm/x3_2
    SLICE_X9Y99.CX       net (fanout=1)        0.138   comm/x3<2>
    SLICE_X9Y99.CLK      Tckdi       (-Th)    -0.059   comm/restriction_total<11>
                                                       comm/restriction_total_10
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_balance_18 (SLICE_X21Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/b2_2 (FF)
  Destination:          comm/data_balance_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/b2_2 to comm/data_balance_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y82.CQ      Tcko                  0.200   comm/b2<3>
                                                       comm/b2_2
    SLICE_X21Y82.CX      net (fanout=1)        0.138   comm/b2<2>
    SLICE_X21Y82.CLK     Tckdi       (-Th)    -0.059   comm/data_balance<19>
                                                       comm/data_balance_18
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_balance_22 (SLICE_X21Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/b2_6 (FF)
  Destination:          comm/data_balance_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/b2_6 to comm/data_balance_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.CQ      Tcko                  0.200   comm/b2<7>
                                                       comm/b2_6
    SLICE_X21Y86.CX      net (fanout=1)        0.138   comm/b2<6>
    SLICE_X21Y86.CLK     Tckdi       (-Th)    -0.059   comm/data_balance<23>
                                                       comm/data_balance_22
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: decrypt/sum<3>/CLK
  Logical resource: decrypt/sum_0/CK
  Location pin: SLICE_X8Y104.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: decrypt/sum<3>/SR
  Logical resource: decrypt/sum_0/SR
  Location pin: SLICE_X8Y104.SR
  Clock network: ATM_Main_cont/done_or_reset
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.676|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 651812 paths, 0 nets, and 11944 connections

Design statistics:
   Minimum period:  10.676ns{1}   (Maximum frequency:  93.668MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May  1 04:01:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 491 MB



