
Micromouse-Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009fb8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b84  0800a158  0800a158  0000b158  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcdc  0800bcdc  0000d1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bcdc  0800bcdc  0000ccdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bce4  0800bce4  0000d1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bce4  0800bce4  0000cce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bce8  0800bce8  0000cce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800bcec  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001418  200001e4  0800bed0  0000d1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015fc  0800bed0  0000d5fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d3a  00000000  00000000  0000d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000344d  00000000  00000000  00022f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001348  00000000  00000000  000263a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f65  00000000  00000000  000276e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000441c  00000000  00000000  0002864d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017791  00000000  00000000  0002ca69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0077  00000000  00000000  000441fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4271  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061c0  00000000  00000000  000e42b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000ea474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a140 	.word	0x0800a140

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800a140 	.word	0x0800a140

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <send_bluetooth_message>:
#include <string.h>
/**
 * @brief Send message via Bluetooth
 */
void send_bluetooth_message(const char* message)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)message, strlen(message), 1000);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff f9c7 	bl	8000280 <strlen>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	4803      	ldr	r0, [pc, #12]	@ (8000f0c <send_bluetooth_message+0x28>)
 8000efe:	f005 facd 	bl	800649c <HAL_UART_Transmit>
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200003e8 	.word	0x200003e8

08000f10 <send_bluetooth_printf>:

/**
 * @brief Send formatted message via Bluetooth
 */
void send_bluetooth_printf(const char* format, ...)
{
 8000f10:	b40f      	push	{r0, r1, r2, r3}
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b0c2      	sub	sp, #264	@ 0x108
 8000f16:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 8000f18:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000f1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f20:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f24:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8000f26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000f2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000f2e:	f107 0008 	add.w	r0, r7, #8
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000f38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f3c:	f007 f800 	bl	8007f40 <vsniprintf>
    va_end(args);

    send_bluetooth_message(buffer);
 8000f40:	f107 0308 	add.w	r3, r7, #8
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ffcd 	bl	8000ee4 <send_bluetooth_message>
}
 8000f4a:	bf00      	nop
 8000f4c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000f50:	46bd      	mov	sp, r7
 8000f52:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f56:	b004      	add	sp, #16
 8000f58:	4770      	bx	lr
	...

08000f5c <reset_heading_pid>:
}

/**
 * @brief Reset heading PID state
 */
static void reset_heading_pid(void) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    yaw_deg = 0.0f;
 8000f60:	4b08      	ldr	r3, [pc, #32]	@ (8000f84 <reset_heading_pid+0x28>)
 8000f62:	f04f 0200 	mov.w	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
    yaw_err_i = 0.0f;
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <reset_heading_pid+0x2c>)
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
    yaw_err_prev = 0.0f;
 8000f70:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <reset_heading_pid+0x30>)
 8000f72:	f04f 0200 	mov.w	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
    send_bluetooth_message("Heading PID reset\r\n");
 8000f78:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <reset_heading_pid+0x34>)
 8000f7a:	f7ff ffb3 	bl	8000ee4 <send_bluetooth_message>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000204 	.word	0x20000204
 8000f88:	20000208 	.word	0x20000208
 8000f8c:	2000020c 	.word	0x2000020c
 8000f90:	0800a158 	.word	0x0800a158

08000f94 <set_heading_pid_gains>:
}

/**
 * @brief Set heading PID gains for tuning
 */
void set_heading_pid_gains(float kp, float ki, float kd) {
 8000f94:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f98:	b088      	sub	sp, #32
 8000f9a:	af04      	add	r7, sp, #16
 8000f9c:	ed87 0a03 	vstr	s0, [r7, #12]
 8000fa0:	edc7 0a02 	vstr	s1, [r7, #8]
 8000fa4:	ed87 1a01 	vstr	s2, [r7, #4]
    Kp_yaw = kp;
 8000fa8:	4a13      	ldr	r2, [pc, #76]	@ (8000ff8 <set_heading_pid_gains+0x64>)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6013      	str	r3, [r2, #0]
    Ki_yaw = ki;
 8000fae:	4a13      	ldr	r2, [pc, #76]	@ (8000ffc <set_heading_pid_gains+0x68>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	6013      	str	r3, [r2, #0]
    Kd_yaw = kd;
 8000fb4:	4a12      	ldr	r2, [pc, #72]	@ (8001000 <set_heading_pid_gains+0x6c>)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6013      	str	r3, [r2, #0]
    reset_heading_pid(); // Reset state when gains change
 8000fba:	f7ff ffcf 	bl	8000f5c <reset_heading_pid>
    send_bluetooth_printf("Heading PID updated: Kp=%.2f, Ki=%.3f, Kd=%.2f\r\n", kp, ki, kd);
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff faca 	bl	8000558 <__aeabi_f2d>
 8000fc4:	4680      	mov	r8, r0
 8000fc6:	4689      	mov	r9, r1
 8000fc8:	68b8      	ldr	r0, [r7, #8]
 8000fca:	f7ff fac5 	bl	8000558 <__aeabi_f2d>
 8000fce:	4604      	mov	r4, r0
 8000fd0:	460d      	mov	r5, r1
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f7ff fac0 	bl	8000558 <__aeabi_f2d>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	460b      	mov	r3, r1
 8000fdc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000fe0:	e9cd 4500 	strd	r4, r5, [sp]
 8000fe4:	4642      	mov	r2, r8
 8000fe6:	464b      	mov	r3, r9
 8000fe8:	4806      	ldr	r0, [pc, #24]	@ (8001004 <set_heading_pid_gains+0x70>)
 8000fea:	f7ff ff91 	bl	8000f10 <send_bluetooth_printf>
}
 8000fee:	bf00      	nop
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	20000200 	.word	0x20000200
 8001000:	20000004 	.word	0x20000004
 8001004:	0800a2f0 	.word	0x0800a2f0

08001008 <mpu9250_read_register>:

/**
 * @brief Read register from MPU9250
 */
uint8_t mpu9250_read_register(uint8_t reg)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data = reg | 0x80; // Set read bit
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001018:	b2db      	uxtb	r3, r3
 800101a:	737b      	strb	r3, [r7, #13]
    uint8_t rx_data = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	733b      	strb	r3, [r7, #12]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001026:	4817      	ldr	r0, [pc, #92]	@ (8001084 <mpu9250_read_register+0x7c>)
 8001028:	f002 fe94 	bl	8003d54 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi2, &tx_data, 1, 100);
 800102c:	f107 010d 	add.w	r1, r7, #13
 8001030:	2364      	movs	r3, #100	@ 0x64
 8001032:	2201      	movs	r2, #1
 8001034:	4814      	ldr	r0, [pc, #80]	@ (8001088 <mpu9250_read_register+0x80>)
 8001036:	f003 fbba 	bl	80047ae <HAL_SPI_Transmit>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status2 = HAL_SPI_Receive(&hspi2, &rx_data, 1, 100);
 800103e:	f107 010c 	add.w	r1, r7, #12
 8001042:	2364      	movs	r3, #100	@ 0x64
 8001044:	2201      	movs	r2, #1
 8001046:	4810      	ldr	r0, [pc, #64]	@ (8001088 <mpu9250_read_register+0x80>)
 8001048:	f003 fcf5 	bl	8004a36 <HAL_SPI_Receive>
 800104c:	4603      	mov	r3, r0
 800104e:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001056:	480b      	ldr	r0, [pc, #44]	@ (8001084 <mpu9250_read_register+0x7c>)
 8001058:	f002 fe7c 	bl	8003d54 <HAL_GPIO_WritePin>

    // Check for SPI errors
    if (status1 != HAL_OK || status2 != HAL_OK) {
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d102      	bne.n	8001068 <mpu9250_read_register+0x60>
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d007      	beq.n	8001078 <mpu9250_read_register+0x70>
        send_bluetooth_message(" SPI error in register read\r\n");
 8001068:	4808      	ldr	r0, [pc, #32]	@ (800108c <mpu9250_read_register+0x84>)
 800106a:	f7ff ff3b 	bl	8000ee4 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <mpu9250_read_register+0x88>)
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
        return 0xFF; // Invalid register value
 8001074:	23ff      	movs	r3, #255	@ 0xff
 8001076:	e000      	b.n	800107a <mpu9250_read_register+0x72>
    }

    return rx_data;
 8001078:	7b3b      	ldrb	r3, [r7, #12]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40020400 	.word	0x40020400
 8001088:	20000270 	.word	0x20000270
 800108c:	0800a58c 	.word	0x0800a58c
 8001090:	20000210 	.word	0x20000210

08001094 <mpu9250_write_register>:

/**
 * @brief Write register to MPU9250
 */
void mpu9250_write_register(uint8_t reg, uint8_t data)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	460a      	mov	r2, r1
 800109e:	71fb      	strb	r3, [r7, #7]
 80010a0:	4613      	mov	r3, r2
 80010a2:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[2] = {reg, data};
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	733b      	strb	r3, [r7, #12]
 80010a8:	79bb      	ldrb	r3, [r7, #6]
 80010aa:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010b2:	4811      	ldr	r0, [pc, #68]	@ (80010f8 <mpu9250_write_register+0x64>)
 80010b4:	f002 fe4e 	bl	8003d54 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, tx_data, 2, 100);
 80010b8:	f107 010c 	add.w	r1, r7, #12
 80010bc:	2364      	movs	r3, #100	@ 0x64
 80010be:	2202      	movs	r2, #2
 80010c0:	480e      	ldr	r0, [pc, #56]	@ (80010fc <mpu9250_write_register+0x68>)
 80010c2:	f003 fb74 	bl	80047ae <HAL_SPI_Transmit>
 80010c6:	4603      	mov	r3, r0
 80010c8:	73fb      	strb	r3, [r7, #15]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80010ca:	2201      	movs	r2, #1
 80010cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010d0:	4809      	ldr	r0, [pc, #36]	@ (80010f8 <mpu9250_write_register+0x64>)
 80010d2:	f002 fe3f 	bl	8003d54 <HAL_GPIO_WritePin>

    if (status != HAL_OK) {
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <mpu9250_write_register+0x54>
        send_bluetooth_message(" SPI error in register write\r\n");
 80010dc:	4808      	ldr	r0, [pc, #32]	@ (8001100 <mpu9250_write_register+0x6c>)
 80010de:	f7ff ff01 	bl	8000ee4 <send_bluetooth_message>
        mpu9250_initialized = false; // Mark gyro as failed
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <mpu9250_write_register+0x70>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1); // Small delay for register write
 80010e8:	2001      	movs	r0, #1
 80010ea:	f001 fef5 	bl	8002ed8 <HAL_Delay>
}
 80010ee:	bf00      	nop
 80010f0:	3710      	adds	r7, #16
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40020400 	.word	0x40020400
 80010fc:	20000270 	.word	0x20000270
 8001100:	0800a5b0 	.word	0x0800a5b0
 8001104:	20000210 	.word	0x20000210

08001108 <mpu9250_init>:


/**
 * @brief Corrected MPU9250 initialization with optimal settings
 */
bool mpu9250_init(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
    send_bluetooth_message("Initializing MPU9250 (robust sequence)...\r\n");
 800110e:	483c      	ldr	r0, [pc, #240]	@ (8001200 <mpu9250_init+0xf8>)
 8001110:	f7ff fee8 	bl	8000ee4 <send_bluetooth_message>
    HAL_Delay(200);
 8001114:	20c8      	movs	r0, #200	@ 0xc8
 8001116:	f001 fedf 	bl	8002ed8 <HAL_Delay>

    // Reset device
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x80); // reset
 800111a:	2180      	movs	r1, #128	@ 0x80
 800111c:	206b      	movs	r0, #107	@ 0x6b
 800111e:	f7ff ffb9 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(250); // wait long after reset
 8001122:	20fa      	movs	r0, #250	@ 0xfa
 8001124:	f001 fed8 	bl	8002ed8 <HAL_Delay>

    // Wake device (clear sleep)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x00);
 8001128:	2100      	movs	r1, #0
 800112a:	206b      	movs	r0, #107	@ 0x6b
 800112c:	f7ff ffb2 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(50);
 8001130:	2032      	movs	r0, #50	@ 0x32
 8001132:	f001 fed1 	bl	8002ed8 <HAL_Delay>

    // Select PLL with X axis as clock source (more stable)
    mpu9250_write_register(MPU9250_PWR_MGMT_1, 0x01);
 8001136:	2101      	movs	r1, #1
 8001138:	206b      	movs	r0, #107	@ 0x6b
 800113a:	f7ff ffab 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(50);
 800113e:	2032      	movs	r0, #50	@ 0x32
 8001140:	f001 feca 	bl	8002ed8 <HAL_Delay>

    // Enable all axes
    mpu9250_write_register(MPU9250_PWR_MGMT_2, 0x00);
 8001144:	2100      	movs	r1, #0
 8001146:	206c      	movs	r0, #108	@ 0x6c
 8001148:	f7ff ffa4 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(10);
 800114c:	200a      	movs	r0, #10
 800114e:	f001 fec3 	bl	8002ed8 <HAL_Delay>

    // for disable I2C:
     uint8_t user_ctrl = mpu9250_read_register(MPU9250_USER_CTRL);
 8001152:	206a      	movs	r0, #106	@ 0x6a
 8001154:	f7ff ff58 	bl	8001008 <mpu9250_read_register>
 8001158:	4603      	mov	r3, r0
 800115a:	71fb      	strb	r3, [r7, #7]
     user_ctrl |= 0x10; // I2C_IF_DIS
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	f043 0310 	orr.w	r3, r3, #16
 8001162:	71fb      	strb	r3, [r7, #7]
     mpu9250_write_register(MPU9250_USER_CTRL, user_ctrl);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4619      	mov	r1, r3
 8001168:	206a      	movs	r0, #106	@ 0x6a
 800116a:	f7ff ff93 	bl	8001094 <mpu9250_write_register>
     HAL_Delay(10);
 800116e:	200a      	movs	r0, #10
 8001170:	f001 feb2 	bl	8002ed8 <HAL_Delay>

    // Sample rate: 1000/(1+div). For 200Hz use 4.
    mpu9250_write_register(MPU9250_SMPLRT_DIV, 0x04);
 8001174:	2104      	movs	r1, #4
 8001176:	2019      	movs	r0, #25
 8001178:	f7ff ff8c 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(10);
 800117c:	200a      	movs	r0, #10
 800117e:	f001 feab 	bl	8002ed8 <HAL_Delay>

    // CONFIG: DLPF (use value matching desired BW)
    mpu9250_write_register(MPU9250_CONFIG, 0x02);
 8001182:	2102      	movs	r1, #2
 8001184:	201a      	movs	r0, #26
 8001186:	f7ff ff85 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(10);
 800118a:	200a      	movs	r0, #10
 800118c:	f001 fea4 	bl	8002ed8 <HAL_Delay>

    // Gyro / Accel full scale
    mpu9250_write_register(MPU9250_GYRO_CONFIG, 0x08);  // 500 dps
 8001190:	2108      	movs	r1, #8
 8001192:	201b      	movs	r0, #27
 8001194:	f7ff ff7e 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(10);
 8001198:	200a      	movs	r0, #10
 800119a:	f001 fe9d 	bl	8002ed8 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG, 0x08); // 4g
 800119e:	2108      	movs	r1, #8
 80011a0:	201c      	movs	r0, #28
 80011a2:	f7ff ff77 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(10);
 80011a6:	200a      	movs	r0, #10
 80011a8:	f001 fe96 	bl	8002ed8 <HAL_Delay>
    mpu9250_write_register(MPU9250_ACCEL_CONFIG_2, 0x02); // accel DLPF
 80011ac:	2102      	movs	r1, #2
 80011ae:	201d      	movs	r0, #29
 80011b0:	f7ff ff70 	bl	8001094 <mpu9250_write_register>
    HAL_Delay(10);
 80011b4:	200a      	movs	r0, #10
 80011b6:	f001 fe8f 	bl	8002ed8 <HAL_Delay>

    uint8_t who = mpu9250_read_register(MPU9250_WHO_AM_I);
 80011ba:	2075      	movs	r0, #117	@ 0x75
 80011bc:	f7ff ff24 	bl	8001008 <mpu9250_read_register>
 80011c0:	4603      	mov	r3, r0
 80011c2:	71bb      	strb	r3, [r7, #6]
    send_bluetooth_printf("WHO_AM_I = 0x%02X\r\n", who);
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	4619      	mov	r1, r3
 80011c8:	480e      	ldr	r0, [pc, #56]	@ (8001204 <mpu9250_init+0xfc>)
 80011ca:	f7ff fea1 	bl	8000f10 <send_bluetooth_printf>
    if (who != MPU9250_WHO_AM_I_RESPONSE) {
 80011ce:	79bb      	ldrb	r3, [r7, #6]
 80011d0:	2b70      	cmp	r3, #112	@ 0x70
 80011d2:	d009      	beq.n	80011e8 <mpu9250_init+0xe0>
        send_bluetooth_printf("MPU9250 detection failed! Got 0x%02X\r\n", who);
 80011d4:	79bb      	ldrb	r3, [r7, #6]
 80011d6:	4619      	mov	r1, r3
 80011d8:	480b      	ldr	r0, [pc, #44]	@ (8001208 <mpu9250_init+0x100>)
 80011da:	f7ff fe99 	bl	8000f10 <send_bluetooth_printf>
        mpu9250_initialized=false;
 80011de:	4b0b      	ldr	r3, [pc, #44]	@ (800120c <mpu9250_init+0x104>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
        return false;
 80011e4:	2300      	movs	r3, #0
 80011e6:	e006      	b.n	80011f6 <mpu9250_init+0xee>
    }

    send_bluetooth_message("MPU9250 init OK\r\n");
 80011e8:	4809      	ldr	r0, [pc, #36]	@ (8001210 <mpu9250_init+0x108>)
 80011ea:	f7ff fe7b 	bl	8000ee4 <send_bluetooth_message>
    mpu9250_initialized=true;
 80011ee:	4b07      	ldr	r3, [pc, #28]	@ (800120c <mpu9250_init+0x104>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]
    return true;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	0800a5d8 	.word	0x0800a5d8
 8001204:	0800a604 	.word	0x0800a604
 8001208:	0800a618 	.word	0x0800a618
 800120c:	20000210 	.word	0x20000210
 8001210:	0800a640 	.word	0x0800a640

08001214 <mpu9250_calibrate_bias>:


/**
 * @brief Calibrate gyro bias (call during startup when robot is stationary)
 */
void mpu9250_calibrate_bias(void) {
 8001214:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001218:	b088      	sub	sp, #32
 800121a:	af04      	add	r7, sp, #16
    if (!mpu9250_initialized) {
 800121c:	4b4e      	ldr	r3, [pc, #312]	@ (8001358 <mpu9250_calibrate_bias+0x144>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	f083 0301 	eor.w	r3, r3, #1
 8001224:	b2db      	uxtb	r3, r3
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <mpu9250_calibrate_bias+0x1e>
        send_bluetooth_message("Cannot calibrate - gyro not initialized\r\n");
 800122a:	484c      	ldr	r0, [pc, #304]	@ (800135c <mpu9250_calibrate_bias+0x148>)
 800122c:	f7ff fe5a 	bl	8000ee4 <send_bluetooth_message>
        return;
 8001230:	e08e      	b.n	8001350 <mpu9250_calibrate_bias+0x13c>
    }

    send_bluetooth_message("Calibrating gyro bias... Keep robot stationary!\r\n");
 8001232:	484b      	ldr	r0, [pc, #300]	@ (8001360 <mpu9250_calibrate_bias+0x14c>)
 8001234:	f7ff fe56 	bl	8000ee4 <send_bluetooth_message>

    enhanced_gyro.calibration_samples = 1000;
 8001238:	4b4a      	ldr	r3, [pc, #296]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 800123a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800123e:	611a      	str	r2, [r3, #16]
    float sum_x = 0, sum_y = 0, sum_z = 0;
 8001240:	f04f 0300 	mov.w	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	f04f 0300 	mov.w	r3, #0
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	f04f 0300 	mov.w	r3, #0
 8001250:	607b      	str	r3, [r7, #4]

    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	e02e      	b.n	80012b6 <mpu9250_calibrate_bias+0xa2>
        mpu9250_read_gyro();
 8001258:	f000 f8c4 	bl	80013e4 <mpu9250_read_gyro>
        sum_x += gyro.gyro_x;
 800125c:	4b42      	ldr	r3, [pc, #264]	@ (8001368 <mpu9250_calibrate_bias+0x154>)
 800125e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126a:	ed97 7a03 	vldr	s14, [r7, #12]
 800126e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001272:	edc7 7a03 	vstr	s15, [r7, #12]
        sum_y += gyro.gyro_y;
 8001276:	4b3c      	ldr	r3, [pc, #240]	@ (8001368 <mpu9250_calibrate_bias+0x154>)
 8001278:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800127c:	ee07 3a90 	vmov	s15, r3
 8001280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001284:	ed97 7a02 	vldr	s14, [r7, #8]
 8001288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128c:	edc7 7a02 	vstr	s15, [r7, #8]
        sum_z += gyro.gyro_z;
 8001290:	4b35      	ldr	r3, [pc, #212]	@ (8001368 <mpu9250_calibrate_bias+0x154>)
 8001292:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800129e:	ed97 7a01 	vldr	s14, [r7, #4]
 80012a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a6:	edc7 7a01 	vstr	s15, [r7, #4]
        HAL_Delay(3); // 333Hz sampling for stable bias
 80012aa:	2003      	movs	r0, #3
 80012ac:	f001 fe14 	bl	8002ed8 <HAL_Delay>
    for(int i = 0; i < enhanced_gyro.calibration_samples; i++) {
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	3301      	adds	r3, #1
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 80012b8:	691a      	ldr	r2, [r3, #16]
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d8cb      	bhi.n	8001258 <mpu9250_calibrate_bias+0x44>
    }

    enhanced_gyro.gyro_bias_x = sum_x / enhanced_gyro.calibration_samples;
 80012c0:	4b28      	ldr	r3, [pc, #160]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012cc:	edd7 6a03 	vldr	s13, [r7, #12]
 80012d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012d4:	4b23      	ldr	r3, [pc, #140]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 80012d6:	edc3 7a00 	vstr	s15, [r3]
    enhanced_gyro.gyro_bias_y = sum_y / enhanced_gyro.calibration_samples;
 80012da:	4b22      	ldr	r3, [pc, #136]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 80012dc:	691b      	ldr	r3, [r3, #16]
 80012de:	ee07 3a90 	vmov	s15, r3
 80012e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012e6:	edd7 6a02 	vldr	s13, [r7, #8]
 80012ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 80012f0:	edc3 7a01 	vstr	s15, [r3, #4]
    enhanced_gyro.gyro_bias_z = sum_z / enhanced_gyro.calibration_samples;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 80012f6:	691b      	ldr	r3, [r3, #16]
 80012f8:	ee07 3a90 	vmov	s15, r3
 80012fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001300:	edd7 6a01 	vldr	s13, [r7, #4]
 8001304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001308:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 800130a:	edc3 7a02 	vstr	s15, [r3, #8]
    enhanced_gyro.calibrated = true;
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 8001310:	2201      	movs	r2, #1
 8001312:	731a      	strb	r2, [r3, #12]

    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
 8001314:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 8001316:	681b      	ldr	r3, [r3, #0]
    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f91d 	bl	8000558 <__aeabi_f2d>
 800131e:	4680      	mov	r8, r0
 8001320:	4689      	mov	r9, r1
                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
 8001322:	4b10      	ldr	r3, [pc, #64]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 8001324:	685b      	ldr	r3, [r3, #4]
    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f916 	bl	8000558 <__aeabi_f2d>
 800132c:	4604      	mov	r4, r0
 800132e:	460d      	mov	r5, r1
                         enhanced_gyro.gyro_bias_x, enhanced_gyro.gyro_bias_y, enhanced_gyro.gyro_bias_z);
 8001330:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <mpu9250_calibrate_bias+0x150>)
 8001332:	689b      	ldr	r3, [r3, #8]
    send_bluetooth_printf("Gyro bias calibrated: X:%.1f Y:%.1f Z:%.1f\r\n",
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff f90f 	bl	8000558 <__aeabi_f2d>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001342:	e9cd 4500 	strd	r4, r5, [sp]
 8001346:	4642      	mov	r2, r8
 8001348:	464b      	mov	r3, r9
 800134a:	4808      	ldr	r0, [pc, #32]	@ (800136c <mpu9250_calibrate_bias+0x158>)
 800134c:	f7ff fde0 	bl	8000f10 <send_bluetooth_printf>
}
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001358:	20000210 	.word	0x20000210
 800135c:	0800a654 	.word	0x0800a654
 8001360:	0800a680 	.word	0x0800a680
 8001364:	20000214 	.word	0x20000214
 8001368:	20001454 	.word	0x20001454
 800136c:	0800a6b4 	.word	0x0800a6b4

08001370 <mpu9250_get_gyro_z_compensated>:

/**
 * @brief Get bias-compensated gyro Z value in degrees per second
 */
float mpu9250_get_gyro_z_compensated(void) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
    if (!enhanced_gyro.calibrated) {
 8001376:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <mpu9250_get_gyro_z_compensated+0x50>)
 8001378:	7b1b      	ldrb	r3, [r3, #12]
 800137a:	f083 0301 	eor.w	r3, r3, #1
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	d004      	beq.n	800138e <mpu9250_get_gyro_z_compensated+0x1e>
        return mpu9250_get_gyro_z_dps(); // Fall back to uncompensated
 8001384:	f000 f89e 	bl	80014c4 <mpu9250_get_gyro_z_dps>
 8001388:	eef0 7a40 	vmov.f32	s15, s0
 800138c:	e013      	b.n	80013b6 <mpu9250_get_gyro_z_compensated+0x46>
    }

    float raw_z_dps = (float)(gyro.gyro_z - enhanced_gyro.gyro_bias_z) / 65.5f;
 800138e:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <mpu9250_get_gyro_z_compensated+0x54>)
 8001390:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001394:	ee07 3a90 	vmov	s15, r3
 8001398:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139c:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <mpu9250_get_gyro_z_compensated+0x50>)
 800139e:	edd3 7a02 	vldr	s15, [r3, #8]
 80013a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013a6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80013c8 <mpu9250_get_gyro_z_compensated+0x58>
 80013aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ae:	edc7 7a01 	vstr	s15, [r7, #4]
    return raw_z_dps;
 80013b2:	edd7 7a01 	vldr	s15, [r7, #4]
}
 80013b6:	eeb0 0a67 	vmov.f32	s0, s15
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000214 	.word	0x20000214
 80013c4:	20001454 	.word	0x20001454
 80013c8:	42830000 	.word	0x42830000

080013cc <mpu9250_is_initialized>:

/**
 * @brief Check if MPU9250 is initialized - NEW FUNCTION
 */
bool mpu9250_is_initialized(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
    return mpu9250_initialized;
 80013d0:	4b03      	ldr	r3, [pc, #12]	@ (80013e0 <mpu9250_is_initialized+0x14>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000210 	.word	0x20000210

080013e4 <mpu9250_read_gyro>:

/**
 * @brief Read raw gyroscope data - FIXED with error checking
 */
void mpu9250_read_gyro(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
    if (!mpu9250_initialized) {
 80013ea:	4b2f      	ldr	r3, [pc, #188]	@ (80014a8 <mpu9250_read_gyro+0xc4>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	f083 0301 	eor.w	r3, r3, #1
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d003      	beq.n	8001400 <mpu9250_read_gyro+0x1c>
        send_bluetooth_message(" MPU9250 not initialized - cannot read gyro\r\n");
 80013f8:	482c      	ldr	r0, [pc, #176]	@ (80014ac <mpu9250_read_gyro+0xc8>)
 80013fa:	f7ff fd73 	bl	8000ee4 <send_bluetooth_message>
        return;
 80013fe:	e050      	b.n	80014a2 <mpu9250_read_gyro+0xbe>
    }

    uint8_t raw_data[6];
    uint8_t reg = MPU9250_GYRO_XOUT_H | 0x80; // Set read bit
 8001400:	23c3      	movs	r3, #195	@ 0xc3
 8001402:	71fb      	strb	r3, [r7, #7]

    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800140a:	4829      	ldr	r0, [pc, #164]	@ (80014b0 <mpu9250_read_gyro+0xcc>)
 800140c:	f002 fca2 	bl	8003d54 <HAL_GPIO_WritePin>

    // FIXED: Check SPI transmission status
    HAL_StatusTypeDef spi_status = HAL_SPI_Transmit(&hspi2, &reg, 1, 100);
 8001410:	1df9      	adds	r1, r7, #7
 8001412:	2364      	movs	r3, #100	@ 0x64
 8001414:	2201      	movs	r2, #1
 8001416:	4827      	ldr	r0, [pc, #156]	@ (80014b4 <mpu9250_read_gyro+0xd0>)
 8001418:	f003 f9c9 	bl	80047ae <HAL_SPI_Transmit>
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]
    if (spi_status != HAL_OK) {
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d009      	beq.n	800143a <mpu9250_read_gyro+0x56>
        HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001426:	2201      	movs	r2, #1
 8001428:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800142c:	4820      	ldr	r0, [pc, #128]	@ (80014b0 <mpu9250_read_gyro+0xcc>)
 800142e:	f002 fc91 	bl	8003d54 <HAL_GPIO_WritePin>
        send_bluetooth_message("SPI transmit error in gyro read\r\n");
 8001432:	4821      	ldr	r0, [pc, #132]	@ (80014b8 <mpu9250_read_gyro+0xd4>)
 8001434:	f7ff fd56 	bl	8000ee4 <send_bluetooth_message>
        return;
 8001438:	e033      	b.n	80014a2 <mpu9250_read_gyro+0xbe>
    }

    spi_status = HAL_SPI_Receive(&hspi2, raw_data, 6, 100);
 800143a:	f107 0108 	add.w	r1, r7, #8
 800143e:	2364      	movs	r3, #100	@ 0x64
 8001440:	2206      	movs	r2, #6
 8001442:	481c      	ldr	r0, [pc, #112]	@ (80014b4 <mpu9250_read_gyro+0xd0>)
 8001444:	f003 faf7 	bl	8004a36 <HAL_SPI_Receive>
 8001448:	4603      	mov	r3, r0
 800144a:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001452:	4817      	ldr	r0, [pc, #92]	@ (80014b0 <mpu9250_read_gyro+0xcc>)
 8001454:	f002 fc7e 	bl	8003d54 <HAL_GPIO_WritePin>

    if (spi_status != HAL_OK) {
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <mpu9250_read_gyro+0x82>
        send_bluetooth_message("SPI receive error in gyro read\r\n");
 800145e:	4817      	ldr	r0, [pc, #92]	@ (80014bc <mpu9250_read_gyro+0xd8>)
 8001460:	f7ff fd40 	bl	8000ee4 <send_bluetooth_message>
        return;
 8001464:	e01d      	b.n	80014a2 <mpu9250_read_gyro+0xbe>
    }

    // Convert to signed 16-bit values
    gyro.gyro_x = (int16_t)((raw_data[0] << 8) | raw_data[1]);
 8001466:	7a3b      	ldrb	r3, [r7, #8]
 8001468:	b21b      	sxth	r3, r3
 800146a:	021b      	lsls	r3, r3, #8
 800146c:	b21a      	sxth	r2, r3
 800146e:	7a7b      	ldrb	r3, [r7, #9]
 8001470:	b21b      	sxth	r3, r3
 8001472:	4313      	orrs	r3, r2
 8001474:	b21a      	sxth	r2, r3
 8001476:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <mpu9250_read_gyro+0xdc>)
 8001478:	801a      	strh	r2, [r3, #0]
    gyro.gyro_y = (int16_t)((raw_data[2] << 8) | raw_data[3]);
 800147a:	7abb      	ldrb	r3, [r7, #10]
 800147c:	b21b      	sxth	r3, r3
 800147e:	021b      	lsls	r3, r3, #8
 8001480:	b21a      	sxth	r2, r3
 8001482:	7afb      	ldrb	r3, [r7, #11]
 8001484:	b21b      	sxth	r3, r3
 8001486:	4313      	orrs	r3, r2
 8001488:	b21a      	sxth	r2, r3
 800148a:	4b0d      	ldr	r3, [pc, #52]	@ (80014c0 <mpu9250_read_gyro+0xdc>)
 800148c:	805a      	strh	r2, [r3, #2]
    gyro.gyro_z = (int16_t)((raw_data[4] << 8) | raw_data[5]);
 800148e:	7b3b      	ldrb	r3, [r7, #12]
 8001490:	b21b      	sxth	r3, r3
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	b21a      	sxth	r2, r3
 8001496:	7b7b      	ldrb	r3, [r7, #13]
 8001498:	b21b      	sxth	r3, r3
 800149a:	4313      	orrs	r3, r2
 800149c:	b21a      	sxth	r2, r3
 800149e:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <mpu9250_read_gyro+0xdc>)
 80014a0:	809a      	strh	r2, [r3, #4]
}
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000210 	.word	0x20000210
 80014ac:	0800a6e4 	.word	0x0800a6e4
 80014b0:	40020400 	.word	0x40020400
 80014b4:	20000270 	.word	0x20000270
 80014b8:	0800a718 	.word	0x0800a718
 80014bc:	0800a73c 	.word	0x0800a73c
 80014c0:	20001454 	.word	0x20001454

080014c4 <mpu9250_get_gyro_z_dps>:

/**
 * @brief Get gyro Z-axis in degrees per second
 */
float mpu9250_get_gyro_z_dps(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
    // 500 dps range, 16-bit resolution
    // Sensitivity: 65.5 LSB/(dps)

    return (float)gyro.gyro_z / 65.5f;
 80014c8:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <mpu9250_get_gyro_z_dps+0x2c>)
 80014ca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d6:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80014f4 <mpu9250_get_gyro_z_dps+0x30>
 80014da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80014de:	eef0 7a66 	vmov.f32	s15, s13
}
 80014e2:	eeb0 0a67 	vmov.f32	s0, s15
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	20001454 	.word	0x20001454
 80014f4:	42830000 	.word	0x42830000

080014f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f8:	b598      	push	{r3, r4, r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fc:	f001 fc7a 	bl	8002df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001500:	f000 f876 	bl	80015f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001504:	f000 fba6 	bl	8001c54 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001508:	f000 f8da 	bl	80016c0 <MX_ADC1_Init>
  MX_SPI2_Init();
 800150c:	f000 f962 	bl	80017d4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001510:	f000 f996 	bl	8001840 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001514:	f000 fa34 	bl	8001980 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001518:	f000 fb1e 	bl	8001b58 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 800151c:	f000 fb70 	bl	8001c00 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001520:	f000 fa82 	bl	8001a28 <MX_TIM3_Init>


  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);   // PA6  (MOTOR_IN1)
 8001524:	2100      	movs	r1, #0
 8001526:	4829      	ldr	r0, [pc, #164]	@ (80015cc <main+0xd4>)
 8001528:	f003 ff32 	bl	8005390 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);   // PA7  (MOTOR_IN2)
 800152c:	2104      	movs	r1, #4
 800152e:	4827      	ldr	r0, [pc, #156]	@ (80015cc <main+0xd4>)
 8001530:	f003 ff2e 	bl	8005390 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // PB0  (MOTOR_IN3)
 8001534:	2108      	movs	r1, #8
 8001536:	4825      	ldr	r0, [pc, #148]	@ (80015cc <main+0xd4>)
 8001538:	f003 ff2a 	bl	8005390 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // PB1  (MOTOR_IN4)
 800153c:	210c      	movs	r1, #12
 800153e:	4823      	ldr	r0, [pc, #140]	@ (80015cc <main+0xd4>)
 8001540:	f003 ff26 	bl	8005390 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_SET); // wake DRV8833
 8001544:	2201      	movs	r2, #1
 8001546:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800154a:	4821      	ldr	r0, [pc, #132]	@ (80015d0 <main+0xd8>)
 800154c:	f002 fc02 	bl	8003d54 <HAL_GPIO_WritePin>

  /* Initialize micromouse system */
  championship_micromouse_init();
 8001550:	f000 fcb2 	bl	8001eb8 <championship_micromouse_init>
  verify_adc_gpio_configuration();
 8001554:	f000 fc60 	bl	8001e18 <verify_adc_gpio_configuration>
  adc_system_diagnostics();
 8001558:	f000 ffe6 	bl	8002528 <adc_system_diagnostics>

  // Check gyro initialization
  if (mpu9250_is_initialized()) {
 800155c:	f7ff ff36 	bl	80013cc <mpu9250_is_initialized>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d017      	beq.n	8001596 <main+0x9e>
	  send_bluetooth_message("Calibrating gyro for heading control...\r\n");
 8001566:	481b      	ldr	r0, [pc, #108]	@ (80015d4 <main+0xdc>)
 8001568:	f7ff fcbc 	bl	8000ee4 <send_bluetooth_message>
	  send_bluetooth_message(" KEEP ROBOT STATIONARY during calibration!\r\n");
 800156c:	481a      	ldr	r0, [pc, #104]	@ (80015d8 <main+0xe0>)
 800156e:	f7ff fcb9 	bl	8000ee4 <send_bluetooth_message>
	  HAL_Delay(2000);  // Give user time to see message
 8001572:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001576:	f001 fcaf 	bl	8002ed8 <HAL_Delay>
	  mpu9250_calibrate_bias();
 800157a:	f7ff fe4b 	bl	8001214 <mpu9250_calibrate_bias>
	  send_bluetooth_message(" Gyro calibration complete\r\n");
 800157e:	4817      	ldr	r0, [pc, #92]	@ (80015dc <main+0xe4>)
 8001580:	f7ff fcb0 	bl	8000ee4 <send_bluetooth_message>

	  // Set initial conservative PID gains
	  set_heading_pid_gains(1.0f, 0.0f, 0.1f);
 8001584:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 80015e0 <main+0xe8>
 8001588:	eddf 0a16 	vldr	s1, [pc, #88]	@ 80015e4 <main+0xec>
 800158c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001590:	f7ff fd00 	bl	8000f94 <set_heading_pid_gains>
 8001594:	e002      	b.n	800159c <main+0xa4>
//
//	  }


  } else {
	  send_bluetooth_message(" Gyro not available - using basic movement\r\n");
 8001596:	4814      	ldr	r0, [pc, #80]	@ (80015e8 <main+0xf0>)
 8001598:	f7ff fca4 	bl	8000ee4 <send_bluetooth_message>
//      sensors.front_right == 0 && sensors.side_left == 0 && sensors.side_right == 0) {
//      send_bluetooth_message(" CRITICAL: All sensors reading zero - ADC failure!\r\n");
//  }
//
  // Test encoder functionality
  start_encoders();
 800159c:	f000 fda8 	bl	80020f0 <start_encoders>
  HAL_Delay(100);
 80015a0:	2064      	movs	r0, #100	@ 0x64
 80015a2:	f001 fc99 	bl	8002ed8 <HAL_Delay>

  while(1){//get_left_encoder_total()<=2000 || get_right_encoder_total()<=2000){
	  mpu9250_read_gyro();
 80015a6:	f7ff ff1d 	bl	80013e4 <mpu9250_read_gyro>
	  moveStraightGyroPID_Reset();
 80015aa:	f000 fe57 	bl	800225c <moveStraightGyroPID_Reset>
	  moveStraightGyroPID();
 80015ae:	f000 fe73 	bl	8002298 <moveStraightGyroPID>
	  send_bluetooth_printf("L:%ld R:%ld\r\n",get_left_encoder_total(),get_right_encoder_total());
 80015b2:	f000 fd89 	bl	80020c8 <get_left_encoder_total>
 80015b6:	4604      	mov	r4, r0
 80015b8:	f000 fd90 	bl	80020dc <get_right_encoder_total>
 80015bc:	4603      	mov	r3, r0
 80015be:	461a      	mov	r2, r3
 80015c0:	4621      	mov	r1, r4
 80015c2:	480a      	ldr	r0, [pc, #40]	@ (80015ec <main+0xf4>)
 80015c4:	f7ff fca4 	bl	8000f10 <send_bluetooth_printf>
	  mpu9250_read_gyro();
 80015c8:	bf00      	nop
 80015ca:	e7ec      	b.n	80015a6 <main+0xae>
 80015cc:	20000358 	.word	0x20000358
 80015d0:	40020800 	.word	0x40020800
 80015d4:	0800a898 	.word	0x0800a898
 80015d8:	0800a8c4 	.word	0x0800a8c4
 80015dc:	0800a8f8 	.word	0x0800a8f8
 80015e0:	3dcccccd 	.word	0x3dcccccd
 80015e4:	00000000 	.word	0x00000000
 80015e8:	0800a918 	.word	0x0800a918
 80015ec:	0800a94c 	.word	0x0800a94c

080015f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b094      	sub	sp, #80	@ 0x50
 80015f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015f6:	f107 0320 	add.w	r3, r7, #32
 80015fa:	2230      	movs	r2, #48	@ 0x30
 80015fc:	2100      	movs	r1, #0
 80015fe:	4618      	mov	r0, r3
 8001600:	f006 fcac 	bl	8007f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001614:	2300      	movs	r3, #0
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	4b27      	ldr	r3, [pc, #156]	@ (80016b8 <SystemClock_Config+0xc8>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	4a26      	ldr	r2, [pc, #152]	@ (80016b8 <SystemClock_Config+0xc8>)
 800161e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001622:	6413      	str	r3, [r2, #64]	@ 0x40
 8001624:	4b24      	ldr	r3, [pc, #144]	@ (80016b8 <SystemClock_Config+0xc8>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001630:	2300      	movs	r3, #0
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	4b21      	ldr	r3, [pc, #132]	@ (80016bc <SystemClock_Config+0xcc>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a20      	ldr	r2, [pc, #128]	@ (80016bc <SystemClock_Config+0xcc>)
 800163a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	4b1e      	ldr	r3, [pc, #120]	@ (80016bc <SystemClock_Config+0xcc>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800164c:	2302      	movs	r3, #2
 800164e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001650:	2301      	movs	r3, #1
 8001652:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001654:	2310      	movs	r3, #16
 8001656:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001658:	2302      	movs	r3, #2
 800165a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800165c:	2300      	movs	r3, #0
 800165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001660:	2310      	movs	r3, #16
 8001662:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001664:	23a8      	movs	r3, #168	@ 0xa8
 8001666:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001668:	2302      	movs	r3, #2
 800166a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800166c:	2304      	movs	r3, #4
 800166e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001670:	f107 0320 	add.w	r3, r7, #32
 8001674:	4618      	mov	r0, r3
 8001676:	f002 fbb9 	bl	8003dec <HAL_RCC_OscConfig>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001680:	f000 fc06 	bl	8001e90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001684:	230f      	movs	r3, #15
 8001686:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001688:	2302      	movs	r3, #2
 800168a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001694:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800169a:	f107 030c 	add.w	r3, r7, #12
 800169e:	2102      	movs	r1, #2
 80016a0:	4618      	mov	r0, r3
 80016a2:	f002 fe1b 	bl	80042dc <HAL_RCC_ClockConfig>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016ac:	f000 fbf0 	bl	8001e90 <Error_Handler>
  }
}
 80016b0:	bf00      	nop
 80016b2:	3750      	adds	r7, #80	@ 0x50
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40007000 	.word	0x40007000

080016c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016c6:	463b      	mov	r3, r7
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016d2:	4b3d      	ldr	r3, [pc, #244]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016d4:	4a3d      	ldr	r2, [pc, #244]	@ (80017cc <MX_ADC1_Init+0x10c>)
 80016d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80016d8:	4b3b      	ldr	r3, [pc, #236]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016e0:	4b39      	ldr	r3, [pc, #228]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80016e6:	4b38      	ldr	r3, [pc, #224]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80016ec:	4b36      	ldr	r3, [pc, #216]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80016f2:	4b35      	ldr	r3, [pc, #212]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80016fa:	4b33      	ldr	r3, [pc, #204]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001700:	4b31      	ldr	r3, [pc, #196]	@ (80017c8 <MX_ADC1_Init+0x108>)
 8001702:	4a33      	ldr	r2, [pc, #204]	@ (80017d0 <MX_ADC1_Init+0x110>)
 8001704:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001706:	4b30      	ldr	r3, [pc, #192]	@ (80017c8 <MX_ADC1_Init+0x108>)
 8001708:	2200      	movs	r2, #0
 800170a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800170c:	4b2e      	ldr	r3, [pc, #184]	@ (80017c8 <MX_ADC1_Init+0x108>)
 800170e:	2205      	movs	r2, #5
 8001710:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001712:	4b2d      	ldr	r3, [pc, #180]	@ (80017c8 <MX_ADC1_Init+0x108>)
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800171a:	4b2b      	ldr	r3, [pc, #172]	@ (80017c8 <MX_ADC1_Init+0x108>)
 800171c:	2201      	movs	r2, #1
 800171e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001720:	4829      	ldr	r0, [pc, #164]	@ (80017c8 <MX_ADC1_Init+0x108>)
 8001722:	f001 fbfd 	bl	8002f20 <HAL_ADC_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800172c:	f000 fbb0 	bl	8001e90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001730:	2300      	movs	r3, #0
 8001732:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001734:	2301      	movs	r3, #1
 8001736:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001738:	2300      	movs	r3, #0
 800173a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800173c:	463b      	mov	r3, r7
 800173e:	4619      	mov	r1, r3
 8001740:	4821      	ldr	r0, [pc, #132]	@ (80017c8 <MX_ADC1_Init+0x108>)
 8001742:	f001 fdb1 	bl	80032a8 <HAL_ADC_ConfigChannel>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800174c:	f000 fba0 	bl	8001e90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001750:	2302      	movs	r3, #2
 8001752:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001754:	2302      	movs	r3, #2
 8001756:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001758:	463b      	mov	r3, r7
 800175a:	4619      	mov	r1, r3
 800175c:	481a      	ldr	r0, [pc, #104]	@ (80017c8 <MX_ADC1_Init+0x108>)
 800175e:	f001 fda3 	bl	80032a8 <HAL_ADC_ConfigChannel>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001768:	f000 fb92 	bl	8001e90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800176c:	2303      	movs	r3, #3
 800176e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001770:	2303      	movs	r3, #3
 8001772:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001774:	463b      	mov	r3, r7
 8001776:	4619      	mov	r1, r3
 8001778:	4813      	ldr	r0, [pc, #76]	@ (80017c8 <MX_ADC1_Init+0x108>)
 800177a:	f001 fd95 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001784:	f000 fb84 	bl	8001e90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001788:	2304      	movs	r3, #4
 800178a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800178c:	2304      	movs	r3, #4
 800178e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001790:	463b      	mov	r3, r7
 8001792:	4619      	mov	r1, r3
 8001794:	480c      	ldr	r0, [pc, #48]	@ (80017c8 <MX_ADC1_Init+0x108>)
 8001796:	f001 fd87 	bl	80032a8 <HAL_ADC_ConfigChannel>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80017a0:	f000 fb76 	bl	8001e90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80017a4:	2305      	movs	r3, #5
 80017a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80017a8:	2305      	movs	r3, #5
 80017aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ac:	463b      	mov	r3, r7
 80017ae:	4619      	mov	r1, r3
 80017b0:	4805      	ldr	r0, [pc, #20]	@ (80017c8 <MX_ADC1_Init+0x108>)
 80017b2:	f001 fd79 	bl	80032a8 <HAL_ADC_ConfigChannel>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80017bc:	f000 fb68 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000228 	.word	0x20000228
 80017cc:	40012000 	.word	0x40012000
 80017d0:	0f000001 	.word	0x0f000001

080017d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017d8:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <MX_SPI2_Init+0x64>)
 80017da:	4a18      	ldr	r2, [pc, #96]	@ (800183c <MX_SPI2_Init+0x68>)
 80017dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017de:	4b16      	ldr	r3, [pc, #88]	@ (8001838 <MX_SPI2_Init+0x64>)
 80017e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017e6:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <MX_SPI2_Init+0x64>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017ec:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <MX_SPI2_Init+0x64>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <MX_SPI2_Init+0x64>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <MX_SPI2_Init+0x64>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001838 <MX_SPI2_Init+0x64>)
 8001800:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001804:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <MX_SPI2_Init+0x64>)
 8001808:	2230      	movs	r2, #48	@ 0x30
 800180a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800180c:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <MX_SPI2_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <MX_SPI2_Init+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <MX_SPI2_Init+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <MX_SPI2_Init+0x64>)
 8001820:	220a      	movs	r2, #10
 8001822:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	@ (8001838 <MX_SPI2_Init+0x64>)
 8001826:	f002 ff39 	bl	800469c <HAL_SPI_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001830:	f000 fb2e 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000270 	.word	0x20000270
 800183c:	40003800 	.word	0x40003800

08001840 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b096      	sub	sp, #88	@ 0x58
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001846:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001854:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800185e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
 800186e:	615a      	str	r2, [r3, #20]
 8001870:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2220      	movs	r2, #32
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f006 fb6f 	bl	8007f5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800187e:	4b3e      	ldr	r3, [pc, #248]	@ (8001978 <MX_TIM1_Init+0x138>)
 8001880:	4a3e      	ldr	r2, [pc, #248]	@ (800197c <MX_TIM1_Init+0x13c>)
 8001882:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20;
 8001884:	4b3c      	ldr	r3, [pc, #240]	@ (8001978 <MX_TIM1_Init+0x138>)
 8001886:	2214      	movs	r2, #20
 8001888:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188a:	4b3b      	ldr	r3, [pc, #236]	@ (8001978 <MX_TIM1_Init+0x138>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001890:	4b39      	ldr	r3, [pc, #228]	@ (8001978 <MX_TIM1_Init+0x138>)
 8001892:	22c8      	movs	r2, #200	@ 0xc8
 8001894:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001896:	4b38      	ldr	r3, [pc, #224]	@ (8001978 <MX_TIM1_Init+0x138>)
 8001898:	2200      	movs	r2, #0
 800189a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800189c:	4b36      	ldr	r3, [pc, #216]	@ (8001978 <MX_TIM1_Init+0x138>)
 800189e:	2200      	movs	r2, #0
 80018a0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018a2:	4b35      	ldr	r3, [pc, #212]	@ (8001978 <MX_TIM1_Init+0x138>)
 80018a4:	2280      	movs	r2, #128	@ 0x80
 80018a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018a8:	4833      	ldr	r0, [pc, #204]	@ (8001978 <MX_TIM1_Init+0x138>)
 80018aa:	f003 fcc9 	bl	8005240 <HAL_TIM_Base_Init>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80018b4:	f000 faec 	bl	8001e90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018be:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80018c2:	4619      	mov	r1, r3
 80018c4:	482c      	ldr	r0, [pc, #176]	@ (8001978 <MX_TIM1_Init+0x138>)
 80018c6:	f004 f8f9 	bl	8005abc <HAL_TIM_ConfigClockSource>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80018d0:	f000 fade 	bl	8001e90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018d4:	4828      	ldr	r0, [pc, #160]	@ (8001978 <MX_TIM1_Init+0x138>)
 80018d6:	f003 fd02 	bl	80052de <HAL_TIM_PWM_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80018e0:	f000 fad6 	bl	8001e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018e4:	2300      	movs	r3, #0
 80018e6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018e8:	2300      	movs	r3, #0
 80018ea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018f0:	4619      	mov	r1, r3
 80018f2:	4821      	ldr	r0, [pc, #132]	@ (8001978 <MX_TIM1_Init+0x138>)
 80018f4:	f004 fcae 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80018fe:	f000 fac7 	bl	8001e90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001902:	2360      	movs	r3, #96	@ 0x60
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8001906:	2364      	movs	r3, #100	@ 0x64
 8001908:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800190a:	2300      	movs	r3, #0
 800190c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800190e:	2300      	movs	r3, #0
 8001910:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001916:	2300      	movs	r3, #0
 8001918:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800191a:	2300      	movs	r3, #0
 800191c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800191e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001922:	2208      	movs	r2, #8
 8001924:	4619      	mov	r1, r3
 8001926:	4814      	ldr	r0, [pc, #80]	@ (8001978 <MX_TIM1_Init+0x138>)
 8001928:	f004 f806 	bl	8005938 <HAL_TIM_PWM_ConfigChannel>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001932:	f000 faad 	bl	8001e90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800193a:	2300      	movs	r3, #0
 800193c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800194a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800194e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	4619      	mov	r1, r3
 8001958:	4807      	ldr	r0, [pc, #28]	@ (8001978 <MX_TIM1_Init+0x138>)
 800195a:	f004 fce9 	bl	8006330 <HAL_TIMEx_ConfigBreakDeadTime>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001964:	f000 fa94 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001968:	4803      	ldr	r0, [pc, #12]	@ (8001978 <MX_TIM1_Init+0x138>)
 800196a:	f001 f81f 	bl	80029ac <HAL_TIM_MspPostInit>

}
 800196e:	bf00      	nop
 8001970:	3758      	adds	r7, #88	@ 0x58
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200002c8 	.word	0x200002c8
 800197c:	40010000 	.word	0x40010000

08001980 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08c      	sub	sp, #48	@ 0x30
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	2224      	movs	r2, #36	@ 0x24
 800198c:	2100      	movs	r1, #0
 800198e:	4618      	mov	r0, r3
 8001990:	f006 fae4 	bl	8007f5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800199c:	4b21      	ldr	r3, [pc, #132]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 800199e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80019b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 80019b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019be:	4b19      	ldr	r3, [pc, #100]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 80019c0:	2280      	movs	r2, #128	@ 0x80
 80019c2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019c4:	2303      	movs	r3, #3
 80019c6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019c8:	2300      	movs	r3, #0
 80019ca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019cc:	2301      	movs	r3, #1
 80019ce:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019dc:	2301      	movs	r3, #1
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80019e8:	f107 030c 	add.w	r3, r7, #12
 80019ec:	4619      	mov	r1, r3
 80019ee:	480d      	ldr	r0, [pc, #52]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 80019f0:	f003 fd7e 	bl	80054f0 <HAL_TIM_Encoder_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80019fa:	f000 fa49 	bl	8001e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4806      	ldr	r0, [pc, #24]	@ (8001a24 <MX_TIM2_Init+0xa4>)
 8001a0c:	f004 fc22 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a16:	f000 fa3b 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a1a:	bf00      	nop
 8001a1c:	3730      	adds	r7, #48	@ 0x30
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000310 	.word	0x20000310

08001a28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08e      	sub	sp, #56	@ 0x38
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3c:	f107 0320 	add.w	r3, r7, #32
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a46:	1d3b      	adds	r3, r7, #4
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
 8001a54:	615a      	str	r2, [r3, #20]
 8001a56:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a58:	4b3d      	ldr	r3, [pc, #244]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a5a:	4a3e      	ldr	r2, [pc, #248]	@ (8001b54 <MX_TIM3_Init+0x12c>)
 8001a5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 8001a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a60:	2204      	movs	r2, #4
 8001a62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a64:	4b3a      	ldr	r3, [pc, #232]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 838;
 8001a6a:	4b39      	ldr	r3, [pc, #228]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a6c:	f240 3246 	movw	r2, #838	@ 0x346
 8001a70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a72:	4b37      	ldr	r3, [pc, #220]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a78:	4b35      	ldr	r3, [pc, #212]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a7a:	2280      	movs	r2, #128	@ 0x80
 8001a7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a7e:	4834      	ldr	r0, [pc, #208]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a80:	f003 fbde 	bl	8005240 <HAL_TIM_Base_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001a8a:	f000 fa01 	bl	8001e90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a92:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a98:	4619      	mov	r1, r3
 8001a9a:	482d      	ldr	r0, [pc, #180]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001a9c:	f004 f80e 	bl	8005abc <HAL_TIM_ConfigClockSource>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001aa6:	f000 f9f3 	bl	8001e90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001aaa:	4829      	ldr	r0, [pc, #164]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001aac:	f003 fc17 	bl	80052de <HAL_TIM_PWM_Init>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001ab6:	f000 f9eb 	bl	8001e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ac2:	f107 0320 	add.w	r3, r7, #32
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4821      	ldr	r0, [pc, #132]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001aca:	f004 fbc3 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ad4:	f000 f9dc 	bl	8001e90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ad8:	2360      	movs	r3, #96	@ 0x60
 8001ada:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2200      	movs	r2, #0
 8001aec:	4619      	mov	r1, r3
 8001aee:	4818      	ldr	r0, [pc, #96]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001af0:	f003 ff22 	bl	8005938 <HAL_TIM_PWM_ConfigChannel>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001afa:	f000 f9c9 	bl	8001e90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001afe:	1d3b      	adds	r3, r7, #4
 8001b00:	2204      	movs	r2, #4
 8001b02:	4619      	mov	r1, r3
 8001b04:	4812      	ldr	r0, [pc, #72]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001b06:	f003 ff17 	bl	8005938 <HAL_TIM_PWM_ConfigChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001b10:	f000 f9be 	bl	8001e90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2208      	movs	r2, #8
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480d      	ldr	r0, [pc, #52]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001b1c:	f003 ff0c 	bl	8005938 <HAL_TIM_PWM_ConfigChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001b26:	f000 f9b3 	bl	8001e90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	220c      	movs	r2, #12
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4807      	ldr	r0, [pc, #28]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001b32:	f003 ff01 	bl	8005938 <HAL_TIM_PWM_ConfigChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001b3c:	f000 f9a8 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b40:	4803      	ldr	r0, [pc, #12]	@ (8001b50 <MX_TIM3_Init+0x128>)
 8001b42:	f000 ff33 	bl	80029ac <HAL_TIM_MspPostInit>

}
 8001b46:	bf00      	nop
 8001b48:	3738      	adds	r7, #56	@ 0x38
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000358 	.word	0x20000358
 8001b54:	40000400 	.word	0x40000400

08001b58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	@ 0x30
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	2224      	movs	r2, #36	@ 0x24
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f006 f9f8 	bl	8007f5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b74:	4b20      	ldr	r3, [pc, #128]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001b76:	4a21      	ldr	r2, [pc, #132]	@ (8001bfc <MX_TIM4_Init+0xa4>)
 8001b78:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b80:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b86:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001b88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b8c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b94:	4b18      	ldr	r3, [pc, #96]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001b96:	2280      	movs	r2, #128	@ 0x80
 8001b98:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480c      	ldr	r0, [pc, #48]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001bc6:	f003 fc93 	bl	80054f0 <HAL_TIM_Encoder_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001bd0:	f000 f95e 	bl	8001e90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	4619      	mov	r1, r3
 8001be0:	4805      	ldr	r0, [pc, #20]	@ (8001bf8 <MX_TIM4_Init+0xa0>)
 8001be2:	f004 fb37 	bl	8006254 <HAL_TIMEx_MasterConfigSynchronization>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001bec:	f000 f950 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001bf0:	bf00      	nop
 8001bf2:	3730      	adds	r7, #48	@ 0x30
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200003a0 	.word	0x200003a0
 8001bfc:	40000800 	.word	0x40000800

08001c00 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001c04:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c06:	4a12      	ldr	r2, [pc, #72]	@ (8001c50 <MX_USART6_UART_Init+0x50>)
 8001c08:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001c0a:	4b10      	ldr	r3, [pc, #64]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c0c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001c10:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c24:	4b09      	ldr	r3, [pc, #36]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c26:	220c      	movs	r2, #12
 8001c28:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c2a:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c30:	4b06      	ldr	r3, [pc, #24]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c36:	4805      	ldr	r0, [pc, #20]	@ (8001c4c <MX_USART6_UART_Init+0x4c>)
 8001c38:	f004 fbe0 	bl	80063fc <HAL_UART_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001c42:	f000 f925 	bl	8001e90 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200003e8 	.word	0x200003e8
 8001c50:	40011400 	.word	0x40011400

08001c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5a:	f107 030c 	add.w	r3, r7, #12
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
 8001c66:	60da      	str	r2, [r3, #12]
 8001c68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	4a4a      	ldr	r2, [pc, #296]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001c74:	f043 0304 	orr.w	r3, r3, #4
 8001c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7a:	4b48      	ldr	r3, [pc, #288]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	f003 0304 	and.w	r3, r3, #4
 8001c82:	60bb      	str	r3, [r7, #8]
 8001c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	4b44      	ldr	r3, [pc, #272]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	4a43      	ldr	r2, [pc, #268]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c96:	4b41      	ldr	r3, [pc, #260]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	603b      	str	r3, [r7, #0]
 8001ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a3c      	ldr	r2, [pc, #240]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001cac:	f043 0302 	orr.w	r3, r3, #2
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8001d9c <MX_GPIO_Init+0x148>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	603b      	str	r3, [r7, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STBY_GPIO_Port, MOTOR_STBY_Pin, GPIO_PIN_RESET);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001cc4:	4836      	ldr	r0, [pc, #216]	@ (8001da0 <MX_GPIO_Init+0x14c>)
 8001cc6:	f002 f845 	bl	8003d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f241 3130 	movw	r1, #4912	@ 0x1330
 8001cd0:	4834      	ldr	r0, [pc, #208]	@ (8001da4 <MX_GPIO_Init+0x150>)
 8001cd2:	f002 f83f 	bl	8003d54 <HAL_GPIO_WritePin>
                          |EMIT_FRONT_LEFT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin, GPIO_PIN_RESET);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001cdc:	4832      	ldr	r0, [pc, #200]	@ (8001da8 <MX_GPIO_Init+0x154>)
 8001cde:	f002 f839 	bl	8003d54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOTOR_STBY_Pin */
  GPIO_InitStruct.Pin = MOTOR_STBY_Pin;
 8001ce2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOTOR_STBY_GPIO_Port, &GPIO_InitStruct);
 8001cf4:	f107 030c 	add.w	r3, r7, #12
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4829      	ldr	r0, [pc, #164]	@ (8001da0 <MX_GPIO_Init+0x14c>)
 8001cfc:	f001 fea6 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LEFT_Pin */
  GPIO_InitStruct.Pin = BTN_LEFT_Pin;
 8001d00:	2302      	movs	r3, #2
 8001d02:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_LEFT_GPIO_Port, &GPIO_InitStruct);
 8001d0e:	f107 030c 	add.w	r3, r7, #12
 8001d12:	4619      	mov	r1, r3
 8001d14:	4824      	ldr	r0, [pc, #144]	@ (8001da8 <MX_GPIO_Init+0x154>)
 8001d16:	f001 fe99 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_RIGHT_Pin */
  GPIO_InitStruct.Pin = BTN_RIGHT_Pin;
 8001d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001d2a:	f107 030c 	add.w	r3, r7, #12
 8001d2e:	4619      	mov	r1, r3
 8001d30:	481c      	ldr	r0, [pc, #112]	@ (8001da4 <MX_GPIO_Init+0x150>)
 8001d32:	f001 fe8b 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : Chip_Select_Pin LED_LEFT_Pin LED_RIGHT_Pin EMIT_SIDE_RIGHT_Pin
                           EMIT_FRONT_LEFT_Pin */
  GPIO_InitStruct.Pin = Chip_Select_Pin|LED_LEFT_Pin|LED_RIGHT_Pin|EMIT_SIDE_RIGHT_Pin
 8001d36:	f241 3330 	movw	r3, #4912	@ 0x1330
 8001d3a:	60fb      	str	r3, [r7, #12]
                          |EMIT_FRONT_LEFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4815      	ldr	r0, [pc, #84]	@ (8001da4 <MX_GPIO_Init+0x150>)
 8001d50:	f001 fe7c 	bl	8003a4c <HAL_GPIO_Init>

  /*Configure GPIO pins : EMIT_FRONT_RIGHT_Pin EMIT_SIDE_LEFT_Pin */
  GPIO_InitStruct.Pin = EMIT_FRONT_RIGHT_Pin|EMIT_SIDE_LEFT_Pin;
 8001d54:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d66:	f107 030c 	add.w	r3, r7, #12
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	480e      	ldr	r0, [pc, #56]	@ (8001da8 <MX_GPIO_Init+0x154>)
 8001d6e:	f001 fe6d 	bl	8003a4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2105      	movs	r1, #5
 8001d76:	2007      	movs	r0, #7
 8001d78:	f001 fd9f 	bl	80038ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001d7c:	2007      	movs	r0, #7
 8001d7e:	f001 fdb8 	bl	80038f2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2105      	movs	r1, #5
 8001d86:	2028      	movs	r0, #40	@ 0x28
 8001d88:	f001 fd97 	bl	80038ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d8c:	2028      	movs	r0, #40	@ 0x28
 8001d8e:	f001 fdb0 	bl	80038f2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d92:	bf00      	nop
 8001d94:	3720      	adds	r7, #32
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40020800 	.word	0x40020800
 8001da4:	40020400 	.word	0x40020400
 8001da8:	40020000 	.word	0x40020000

08001dac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	80fb      	strh	r3, [r7, #6]
    static uint32_t last_press = 0;
    uint32_t current_time = HAL_GetTick();
 8001db6:	f001 f883 	bl	8002ec0 <HAL_GetTick>
 8001dba:	60f8      	str	r0, [r7, #12]

    // Debounce - ignore presses within 200ms
    if ((current_time - last_press) > 200) {
 8001dbc:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <HAL_GPIO_EXTI_Callback+0x58>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2bc8      	cmp	r3, #200	@ 0xc8
 8001dc6:	d919      	bls.n	8001dfc <HAL_GPIO_EXTI_Callback+0x50>
        if (GPIO_Pin == BTN_LEFT_Pin) {
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d109      	bne.n	8001de2 <HAL_GPIO_EXTI_Callback+0x36>
            button_pressed = 1;
 8001dce:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
            start_flag = 1;  // Allow system to start
 8001dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <HAL_GPIO_EXTI_Callback+0x60>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Left button pressed\r\n");
 8001dda:	480d      	ldr	r0, [pc, #52]	@ (8001e10 <HAL_GPIO_EXTI_Callback+0x64>)
 8001ddc:	f7ff f882 	bl	8000ee4 <send_bluetooth_message>
 8001de0:	e009      	b.n	8001df6 <HAL_GPIO_EXTI_Callback+0x4a>
        } else if (GPIO_Pin == BTN_RIGHT_Pin) {
 8001de2:	88fb      	ldrh	r3, [r7, #6]
 8001de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001de8:	d105      	bne.n	8001df6 <HAL_GPIO_EXTI_Callback+0x4a>
            button_pressed = 2;
 8001dea:	4b07      	ldr	r3, [pc, #28]	@ (8001e08 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001dec:	2202      	movs	r2, #2
 8001dee:	701a      	strb	r2, [r3, #0]
            send_bluetooth_message("Right button pressed\r\n");
 8001df0:	4808      	ldr	r0, [pc, #32]	@ (8001e14 <HAL_GPIO_EXTI_Callback+0x68>)
 8001df2:	f7ff f877 	bl	8000ee4 <send_bluetooth_message>
        }
        last_press = current_time;
 8001df6:	4a03      	ldr	r2, [pc, #12]	@ (8001e04 <HAL_GPIO_EXTI_Callback+0x58>)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6013      	str	r3, [r2, #0]
    }
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20001484 	.word	0x20001484
 8001e08:	20001478 	.word	0x20001478
 8001e0c:	20001479 	.word	0x20001479
 8001e10:	0800a95c 	.word	0x0800a95c
 8001e14:	0800a974 	.word	0x0800a974

08001e18 <verify_adc_gpio_configuration>:

// Add this function to main.c after MX_GPIO_Init()
void verify_adc_gpio_configuration(void) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]

    // Ensure all ADC pins are in analog mode
    // PA0 (ADC_CHANNEL_0) - Battery
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e30:	2303      	movs	r3, #3
 8001e32:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e38:	1d3b      	adds	r3, r7, #4
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4812      	ldr	r0, [pc, #72]	@ (8001e88 <verify_adc_gpio_configuration+0x70>)
 8001e3e:	f001 fe05 	bl	8003a4c <HAL_GPIO_Init>

    // PA2 (ADC_CHANNEL_2) - Front Right
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e42:	2304      	movs	r3, #4
 8001e44:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	4619      	mov	r1, r3
 8001e4a:	480f      	ldr	r0, [pc, #60]	@ (8001e88 <verify_adc_gpio_configuration+0x70>)
 8001e4c:	f001 fdfe 	bl	8003a4c <HAL_GPIO_Init>

    // PA3 (ADC_CHANNEL_3) - Side Right
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e50:	2308      	movs	r3, #8
 8001e52:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	4619      	mov	r1, r3
 8001e58:	480b      	ldr	r0, [pc, #44]	@ (8001e88 <verify_adc_gpio_configuration+0x70>)
 8001e5a:	f001 fdf7 	bl	8003a4c <HAL_GPIO_Init>

    // PA4 (ADC_CHANNEL_4) - Side Left
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e5e:	2310      	movs	r3, #16
 8001e60:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	4619      	mov	r1, r3
 8001e66:	4808      	ldr	r0, [pc, #32]	@ (8001e88 <verify_adc_gpio_configuration+0x70>)
 8001e68:	f001 fdf0 	bl	8003a4c <HAL_GPIO_Init>

    // PA5 (ADC_CHANNEL_5) - Front Left
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e6c:	2320      	movs	r3, #32
 8001e6e:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4804      	ldr	r0, [pc, #16]	@ (8001e88 <verify_adc_gpio_configuration+0x70>)
 8001e76:	f001 fde9 	bl	8003a4c <HAL_GPIO_Init>

    send_bluetooth_message(" ADC GPIO configuration verified\r\n");
 8001e7a:	4804      	ldr	r0, [pc, #16]	@ (8001e8c <verify_adc_gpio_configuration+0x74>)
 8001e7c:	f7ff f832 	bl	8000ee4 <send_bluetooth_message>
}
 8001e80:	bf00      	nop
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40020000 	.word	0x40020000
 8001e8c:	0800a98c 	.word	0x0800a98c

08001e90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e94:	b672      	cpsid	i
}
 8001e96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8001e98:	2110      	movs	r1, #16
 8001e9a:	4806      	ldr	r0, [pc, #24]	@ (8001eb4 <Error_Handler+0x24>)
 8001e9c:	f001 ff73 	bl	8003d86 <HAL_GPIO_TogglePin>
      HAL_GPIO_TogglePin(LED_RIGHT_GPIO_Port, LED_RIGHT_Pin);
 8001ea0:	2120      	movs	r1, #32
 8001ea2:	4804      	ldr	r0, [pc, #16]	@ (8001eb4 <Error_Handler+0x24>)
 8001ea4:	f001 ff6f 	bl	8003d86 <HAL_GPIO_TogglePin>
      HAL_Delay(100);
 8001ea8:	2064      	movs	r0, #100	@ 0x64
 8001eaa:	f001 f815 	bl	8002ed8 <HAL_Delay>
      HAL_GPIO_TogglePin(LED_LEFT_GPIO_Port, LED_LEFT_Pin);
 8001eae:	bf00      	nop
 8001eb0:	e7f2      	b.n	8001e98 <Error_Handler+0x8>
 8001eb2:	bf00      	nop
 8001eb4:	40020400 	.word	0x40020400

08001eb8 <championship_micromouse_init>:

/**
 * @brief Initialize championship micromouse system with MMS integration
 */
void championship_micromouse_init(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
    // Initialize championship maze
    initialize_championship_maze();
 8001ebc:	f000 f842 	bl	8001f44 <initialize_championship_maze>

    // Initialize robot state
    robot.x = 0;
 8001ec0:	4b18      	ldr	r3, [pc, #96]	@ (8001f24 <championship_micromouse_init+0x6c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
    robot.y = 0;
 8001ec6:	4b17      	ldr	r3, [pc, #92]	@ (8001f24 <championship_micromouse_init+0x6c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	605a      	str	r2, [r3, #4]
    robot.direction = NORTH;
 8001ecc:	4b15      	ldr	r3, [pc, #84]	@ (8001f24 <championship_micromouse_init+0x6c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
    robot.center_reached = false;
 8001ed2:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <championship_micromouse_init+0x6c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	731a      	strb	r2, [r3, #12]
    robot.returned_to_start = false;
 8001ed8:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <championship_micromouse_init+0x6c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	735a      	strb	r2, [r3, #13]
    robot.exploration_steps = 0;
 8001ede:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <championship_micromouse_init+0x6c>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	611a      	str	r2, [r3, #16]

    // Initialize sensors
    memset(&sensors, 0, sizeof(sensors));
 8001ee4:	220e      	movs	r2, #14
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	480f      	ldr	r0, [pc, #60]	@ (8001f28 <championship_micromouse_init+0x70>)
 8001eea:	f006 f837 	bl	8007f5c <memset>
    memset(&gyro, 0, sizeof(gyro));
 8001eee:	2212      	movs	r2, #18
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	480e      	ldr	r0, [pc, #56]	@ (8001f2c <championship_micromouse_init+0x74>)
 8001ef4:	f006 f832 	bl	8007f5c <memset>
    memset(&encoders, 0, sizeof(encoders));
 8001ef8:	2210      	movs	r2, #16
 8001efa:	2100      	movs	r1, #0
 8001efc:	480c      	ldr	r0, [pc, #48]	@ (8001f30 <championship_micromouse_init+0x78>)
 8001efe:	f006 f82d 	bl	8007f5c <memset>

    // Initialize championship path analysis
    exploration_steps = 0;
 8001f02:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <championship_micromouse_init+0x7c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
    theoretical_minimum = 0;
 8001f08:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <championship_micromouse_init+0x80>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	601a      	str	r2, [r3, #0]

    // Initialize gyroscope
    mpu9250_init();
 8001f0e:	f7ff f8fb 	bl	8001108 <mpu9250_init>

    send_bluetooth_message("Championship micromouse system initialized\r\n");
 8001f12:	480a      	ldr	r0, [pc, #40]	@ (8001f3c <championship_micromouse_init+0x84>)
 8001f14:	f7fe ffe6 	bl	8000ee4 <send_bluetooth_message>
    send_bluetooth_message("Based on MMS championship algorithms\r\n");
 8001f18:	4809      	ldr	r0, [pc, #36]	@ (8001f40 <championship_micromouse_init+0x88>)
 8001f1a:	f7fe ffe3 	bl	8000ee4 <send_bluetooth_message>
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20001430 	.word	0x20001430
 8001f28:	20001444 	.word	0x20001444
 8001f2c:	20001454 	.word	0x20001454
 8001f30:	20001468 	.word	0x20001468
 8001f34:	2000147c 	.word	0x2000147c
 8001f38:	20001480 	.word	0x20001480
 8001f3c:	0800a9b4 	.word	0x0800a9b4
 8001f40:	0800a9e4 	.word	0x0800a9e4

08001f44 <initialize_championship_maze>:

/**
 * @brief Initialize maze with championship settings (MMS style)
 */
void initialize_championship_maze(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
    // Initialize all cells
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	e03e      	b.n	8001fce <initialize_championship_maze+0x8a>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8001f50:	2300      	movs	r3, #0
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	e035      	b.n	8001fc2 <initialize_championship_maze+0x7e>
            maze[x][y].distance = MAX_DISTANCE;
 8001f56:	4939      	ldr	r1, [pc, #228]	@ (800203c <initialize_championship_maze+0xf8>)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	011a      	lsls	r2, r3, #4
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4413      	add	r3, r2
 8001f60:	011b      	lsls	r3, r3, #4
 8001f62:	440b      	add	r3, r1
 8001f64:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f68:	601a      	str	r2, [r3, #0]
            maze[x][y].visited = false;
 8001f6a:	4934      	ldr	r1, [pc, #208]	@ (800203c <initialize_championship_maze+0xf8>)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	011a      	lsls	r2, r3, #4
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	4413      	add	r3, r2
 8001f74:	011b      	lsls	r3, r3, #4
 8001f76:	440b      	add	r3, r1
 8001f78:	3304      	adds	r3, #4
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	701a      	strb	r2, [r3, #0]
            maze[x][y].visit_count = 0;
 8001f7e:	492f      	ldr	r1, [pc, #188]	@ (800203c <initialize_championship_maze+0xf8>)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	011a      	lsls	r2, r3, #4
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	4413      	add	r3, r2
 8001f88:	011b      	lsls	r3, r3, #4
 8001f8a:	440b      	add	r3, r1
 8001f8c:	330c      	adds	r3, #12
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < 4; i++) {
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	e00e      	b.n	8001fb6 <initialize_championship_maze+0x72>
                maze[x][y].walls[i] = false;
 8001f98:	4928      	ldr	r1, [pc, #160]	@ (800203c <initialize_championship_maze+0xf8>)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	011a      	lsls	r2, r3, #4
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	011b      	lsls	r3, r3, #4
 8001fa4:	18ca      	adds	r2, r1, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4413      	add	r3, r2
 8001faa:	3305      	adds	r3, #5
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 4; i++) {
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	dded      	ble.n	8001f98 <initialize_championship_maze+0x54>
        for (int y = 0; y < MAZE_SIZE; y++) {
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	2b0f      	cmp	r3, #15
 8001fc6:	ddc6      	ble.n	8001f56 <initialize_championship_maze+0x12>
    for (int x = 0; x < MAZE_SIZE; x++) {
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2b0f      	cmp	r3, #15
 8001fd2:	ddbd      	ble.n	8001f50 <initialize_championship_maze+0xc>
            }
        }
    }

    // Set boundary walls
    for (int i = 0; i < MAZE_SIZE; i++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	e01f      	b.n	800201a <initialize_championship_maze+0xd6>
        maze[i][0].walls[SOUTH] = true;           // South boundary
 8001fda:	4a18      	ldr	r2, [pc, #96]	@ (800203c <initialize_championship_maze+0xf8>)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	021b      	lsls	r3, r3, #8
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3307      	adds	r3, #7
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
        maze[i][MAZE_SIZE-1].walls[NORTH] = true; // North boundary
 8001fe8:	4a14      	ldr	r2, [pc, #80]	@ (800203c <initialize_championship_maze+0xf8>)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	021b      	lsls	r3, r3, #8
 8001fee:	4413      	add	r3, r2
 8001ff0:	33f5      	adds	r3, #245	@ 0xf5
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	701a      	strb	r2, [r3, #0]
        maze[0][i].walls[WEST] = true;            // West boundary
 8001ff6:	4a11      	ldr	r2, [pc, #68]	@ (800203c <initialize_championship_maze+0xf8>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	011b      	lsls	r3, r3, #4
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3308      	adds	r3, #8
 8002000:	2201      	movs	r2, #1
 8002002:	701a      	strb	r2, [r3, #0]
        maze[MAZE_SIZE-1][i].walls[EAST] = true;  // East boundary
 8002004:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <initialize_championship_maze+0xf8>)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	4413      	add	r3, r2
 800200c:	f603 7306 	addw	r3, r3, #3846	@ 0xf06
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < MAZE_SIZE; i++) {
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	3301      	adds	r3, #1
 8002018:	603b      	str	r3, [r7, #0]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	2b0f      	cmp	r3, #15
 800201e:	dddc      	ble.n	8001fda <initialize_championship_maze+0x96>
    }

    // Mark start position as visited
    maze[0][0].visited = true;
 8002020:	4b06      	ldr	r3, [pc, #24]	@ (800203c <initialize_championship_maze+0xf8>)
 8002022:	2201      	movs	r2, #1
 8002024:	711a      	strb	r2, [r3, #4]
    maze[0][0].visit_count = 1;
 8002026:	4b05      	ldr	r3, [pc, #20]	@ (800203c <initialize_championship_maze+0xf8>)
 8002028:	2201      	movs	r2, #1
 800202a:	60da      	str	r2, [r3, #12]

    send_bluetooth_message("Championship maze initialized with boundary walls\r\n");
 800202c:	4804      	ldr	r0, [pc, #16]	@ (8002040 <initialize_championship_maze+0xfc>)
 800202e:	f7fe ff59 	bl	8000ee4 <send_bluetooth_message>
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000430 	.word	0x20000430
 8002040:	0800aa0c 	.word	0x0800aa0c

08002044 <update_encoder_totals>:

/**
 * @brief Update encoder totals with proper overflow handling - NEW FUNCTION
 */
void update_encoder_totals(void)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
    uint16_t current_left_raw = __HAL_TIM_GET_COUNTER(&htim2);
 800204a:	4b19      	ldr	r3, [pc, #100]	@ (80020b0 <update_encoder_totals+0x6c>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	80fb      	strh	r3, [r7, #6]
    uint16_t current_right_raw = __HAL_TIM_GET_COUNTER(&htim4);
 8002052:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <update_encoder_totals+0x70>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002058:	80bb      	strh	r3, [r7, #4]

    // Calculate differences accounting for 16-bit overflow
    int16_t left_diff = current_left_raw - last_left_count;
 800205a:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <update_encoder_totals+0x74>)
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	88fa      	ldrh	r2, [r7, #6]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	b29b      	uxth	r3, r3
 8002064:	807b      	strh	r3, [r7, #2]
    int16_t right_diff = current_right_raw - last_right_count;
 8002066:	4b15      	ldr	r3, [pc, #84]	@ (80020bc <update_encoder_totals+0x78>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	88ba      	ldrh	r2, [r7, #4]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	b29b      	uxth	r3, r3
 8002070:	803b      	strh	r3, [r7, #0]

    // FIXED: Invert left encoder to match right encoder direction
    right_diff = -right_diff;  // Make left encoder positive for forward movement
 8002072:	883b      	ldrh	r3, [r7, #0]
 8002074:	425b      	negs	r3, r3
 8002076:	b29b      	uxth	r3, r3
 8002078:	803b      	strh	r3, [r7, #0]

    // Update totals
    left_total += left_diff;
 800207a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <update_encoder_totals+0x7c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4413      	add	r3, r2
 8002084:	4a0e      	ldr	r2, [pc, #56]	@ (80020c0 <update_encoder_totals+0x7c>)
 8002086:	6013      	str	r3, [r2, #0]
    right_total += right_diff;
 8002088:	f9b7 2000 	ldrsh.w	r2, [r7]
 800208c:	4b0d      	ldr	r3, [pc, #52]	@ (80020c4 <update_encoder_totals+0x80>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4413      	add	r3, r2
 8002092:	4a0c      	ldr	r2, [pc, #48]	@ (80020c4 <update_encoder_totals+0x80>)
 8002094:	6013      	str	r3, [r2, #0]

    // Update last counts
    last_left_count = current_left_raw;
 8002096:	4a08      	ldr	r2, [pc, #32]	@ (80020b8 <update_encoder_totals+0x74>)
 8002098:	88fb      	ldrh	r3, [r7, #6]
 800209a:	8013      	strh	r3, [r2, #0]
    last_right_count = current_right_raw;
 800209c:	4a07      	ldr	r2, [pc, #28]	@ (80020bc <update_encoder_totals+0x78>)
 800209e:	88bb      	ldrh	r3, [r7, #4]
 80020a0:	8013      	strh	r3, [r2, #0]
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	20000310 	.word	0x20000310
 80020b4:	200003a0 	.word	0x200003a0
 80020b8:	20000008 	.word	0x20000008
 80020bc:	2000000a 	.word	0x2000000a
 80020c0:	20001488 	.word	0x20001488
 80020c4:	2000148c 	.word	0x2000148c

080020c8 <get_left_encoder_total>:

/**
 * @brief Get safe left encoder total - NEW FUNCTION
 */
int32_t get_left_encoder_total(void) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80020cc:	f7ff ffba 	bl	8002044 <update_encoder_totals>
    return left_total;
 80020d0:	4b01      	ldr	r3, [pc, #4]	@ (80020d8 <get_left_encoder_total+0x10>)
 80020d2:	681b      	ldr	r3, [r3, #0]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20001488 	.word	0x20001488

080020dc <get_right_encoder_total>:

/**
 * @brief Get safe right encoder total - NEW FUNCTION
 */
int32_t get_right_encoder_total(void) {
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
    update_encoder_totals();
 80020e0:	f7ff ffb0 	bl	8002044 <update_encoder_totals>
    return right_total;
 80020e4:	4b01      	ldr	r3, [pc, #4]	@ (80020ec <get_right_encoder_total+0x10>)
 80020e6:	681b      	ldr	r3, [r3, #0]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	2000148c 	.word	0x2000148c

080020f0 <start_encoders>:
}

/**
 * @brief Start encoder timers - FIXED VERSION
 */
void start_encoders(void) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Right encoder
 80020f4:	213c      	movs	r1, #60	@ 0x3c
 80020f6:	4815      	ldr	r0, [pc, #84]	@ (800214c <start_encoders+0x5c>)
 80020f8:	f003 faa0 	bl	800563c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Left encoder
 80020fc:	213c      	movs	r1, #60	@ 0x3c
 80020fe:	4814      	ldr	r0, [pc, #80]	@ (8002150 <start_encoders+0x60>)
 8002100:	f003 fa9c 	bl	800563c <HAL_TIM_Encoder_Start>

    // Reset encoder counts
    __HAL_TIM_SET_COUNTER(&htim4, 32768);
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <start_encoders+0x5c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800210c:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim2, 32768);
 800210e:	4b10      	ldr	r3, [pc, #64]	@ (8002150 <start_encoders+0x60>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002116:	625a      	str	r2, [r3, #36]	@ 0x24

    HAL_Delay(1);
 8002118:	2001      	movs	r0, #1
 800211a:	f000 fedd 	bl	8002ed8 <HAL_Delay>
    // FIXED: Initialize our safe tracking variables
    last_left_count = 32768;
 800211e:	4b0d      	ldr	r3, [pc, #52]	@ (8002154 <start_encoders+0x64>)
 8002120:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002124:	801a      	strh	r2, [r3, #0]
    last_right_count = 32768;
 8002126:	4b0c      	ldr	r3, [pc, #48]	@ (8002158 <start_encoders+0x68>)
 8002128:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800212c:	801a      	strh	r2, [r3, #0]
    left_total = 0;
 800212e:	4b0b      	ldr	r3, [pc, #44]	@ (800215c <start_encoders+0x6c>)
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
    right_total = 0;
 8002134:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <start_encoders+0x70>)
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
    encoders.left_total = 0;
 800213a:	4b0a      	ldr	r3, [pc, #40]	@ (8002164 <start_encoders+0x74>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
    encoders.right_total = 0;
 8002140:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <start_encoders+0x74>)
 8002142:	2200      	movs	r2, #0
 8002144:	60da      	str	r2, [r3, #12]
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	200003a0 	.word	0x200003a0
 8002150:	20000310 	.word	0x20000310
 8002154:	20000008 	.word	0x20000008
 8002158:	2000000a 	.word	0x2000000a
 800215c:	20001488 	.word	0x20001488
 8002160:	2000148c 	.word	0x2000148c
 8002164:	20001468 	.word	0x20001468

08002168 <motor_set_fixed>:
    } else {
        HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_SET);    // Direction HIGH for backward
    }
}
// Fixed motor_set function for DRV8833
void motor_set_fixed(uint8_t motor, bool forward, uint16_t duty) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	4603      	mov	r3, r0
 8002170:	71fb      	strb	r3, [r7, #7]
 8002172:	460b      	mov	r3, r1
 8002174:	71bb      	strb	r3, [r7, #6]
 8002176:	4613      	mov	r3, r2
 8002178:	80bb      	strh	r3, [r7, #4]
    if (motor == 0) { // Left motor
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d115      	bne.n	80021ac <motor_set_fixed+0x44>
        if (forward) {
 8002180:	79bb      	ldrb	r3, [r7, #6]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d009      	beq.n	800219a <motor_set_fixed+0x32>
			// Left reverse: IN1=LOW, IN2=PWM
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty); // PA7 = PWM
 8002186:	4b1d      	ldr	r3, [pc, #116]	@ (80021fc <motor_set_fixed+0x94>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	88ba      	ldrh	r2, [r7, #4]
 800218c:	639a      	str	r2, [r3, #56]	@ 0x38
        	HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET); // PA6 = LOW
 800218e:	2200      	movs	r2, #0
 8002190:	2140      	movs	r1, #64	@ 0x40
 8002192:	481b      	ldr	r0, [pc, #108]	@ (8002200 <motor_set_fixed+0x98>)
 8002194:	f001 fdde 	bl	8003d54 <HAL_GPIO_WritePin>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM

        }
    }
}
 8002198:	e02b      	b.n	80021f2 <motor_set_fixed+0x8a>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty); // PA6 = PWM
 800219a:	4b18      	ldr	r3, [pc, #96]	@ (80021fc <motor_set_fixed+0x94>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	88ba      	ldrh	r2, [r7, #4]
 80021a0:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0); // PA7 = LOW
 80021a2:	4b16      	ldr	r3, [pc, #88]	@ (80021fc <motor_set_fixed+0x94>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2200      	movs	r2, #0
 80021a8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80021aa:	e022      	b.n	80021f2 <motor_set_fixed+0x8a>
    	bool actual_forward = !forward;  // invert direction
 80021ac:	79bb      	ldrb	r3, [r7, #6]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	bf14      	ite	ne
 80021b2:	2301      	movne	r3, #1
 80021b4:	2300      	moveq	r3, #0
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	f083 0301 	eor.w	r3, r3, #1
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	73fb      	strb	r3, [r7, #15]
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
        if (actual_forward) {
 80021c8:	7bfb      	ldrb	r3, [r7, #15]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d009      	beq.n	80021e2 <motor_set_fixed+0x7a>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, duty); // PB1 = PWM
 80021ce:	4b0b      	ldr	r3, [pc, #44]	@ (80021fc <motor_set_fixed+0x94>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	88ba      	ldrh	r2, [r7, #4]
 80021d4:	641a      	str	r2, [r3, #64]	@ 0x40
        	HAL_GPIO_WritePin(MOTOR_IN3_GPIO_Port, MOTOR_IN3_Pin, GPIO_PIN_RESET); // PB0 = LOW
 80021d6:	2200      	movs	r2, #0
 80021d8:	2101      	movs	r1, #1
 80021da:	480a      	ldr	r0, [pc, #40]	@ (8002204 <motor_set_fixed+0x9c>)
 80021dc:	f001 fdba 	bl	8003d54 <HAL_GPIO_WritePin>
}
 80021e0:	e007      	b.n	80021f2 <motor_set_fixed+0x8a>
        	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0); // PB1 = LOW
 80021e2:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <motor_set_fixed+0x94>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2200      	movs	r2, #0
 80021e8:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty); // PB0 = PWM
 80021ea:	4b04      	ldr	r3, [pc, #16]	@ (80021fc <motor_set_fixed+0x94>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	88ba      	ldrh	r2, [r7, #4]
 80021f0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80021f2:	bf00      	nop
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000358 	.word	0x20000358
 8002200:	40020000 	.word	0x40020000
 8002204:	40020400 	.word	0x40020400

08002208 <clampf_local>:
static const int PWM_MIN = 0;
static const int PWM_MAX = 1000;
static const int PWM_MIN_MOVE = 50;   // min to overcome stiction, if you want

/* Helper: clamp float */
static inline float clampf_local(float v, float lo, float hi) {
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002212:	edc7 0a02 	vstr	s1, [r7, #8]
 8002216:	ed87 1a01 	vstr	s2, [r7, #4]
    return (v < lo) ? lo : (v > hi) ? hi : v;
 800221a:	ed97 7a03 	vldr	s14, [r7, #12]
 800221e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222a:	d501      	bpl.n	8002230 <clampf_local+0x28>
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	e00b      	b.n	8002248 <clampf_local+0x40>
 8002230:	ed97 7a03 	vldr	s14, [r7, #12]
 8002234:	edd7 7a01 	vldr	s15, [r7, #4]
 8002238:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002240:	dd01      	ble.n	8002246 <clampf_local+0x3e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	e000      	b.n	8002248 <clampf_local+0x40>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	ee07 3a90 	vmov	s15, r3
}
 800224c:	eeb0 0a67 	vmov.f32	s0, s15
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
	...

0800225c <moveStraightGyroPID_Reset>:

/* Call this once immediately before starting a straight movement */
void moveStraightGyroPID_Reset(void) {
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
    pid_error_prev = 0.0f;
 8002260:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <moveStraightGyroPID_Reset+0x2c>)
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
    pid_integral = 0.0f;
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <moveStraightGyroPID_Reset+0x30>)
 800226a:	f04f 0200 	mov.w	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
    pid_deriv_filt = 0.0f;
 8002270:	4b07      	ldr	r3, [pc, #28]	@ (8002290 <moveStraightGyroPID_Reset+0x34>)
 8002272:	f04f 0200 	mov.w	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
    pid_last_ms = HAL_GetTick();
 8002278:	f000 fe22 	bl	8002ec0 <HAL_GetTick>
 800227c:	4603      	mov	r3, r0
 800227e:	4a05      	ldr	r2, [pc, #20]	@ (8002294 <moveStraightGyroPID_Reset+0x38>)
 8002280:	6013      	str	r3, [r2, #0]
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20001498 	.word	0x20001498
 800228c:	2000149c 	.word	0x2000149c
 8002290:	200014a0 	.word	0x200014a0
 8002294:	200014a4 	.word	0x200014a4

08002298 <moveStraightGyroPID>:
//
//
//	previousError_g = error_g;
//}

void moveStraightGyroPID(void) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800229e:	f000 fe0f 	bl	8002ec0 <HAL_GetTick>
 80022a2:	6138      	str	r0, [r7, #16]
    float dt = (now - pid_last_ms) / 1000.0f;
 80022a4:	4b6d      	ldr	r3, [pc, #436]	@ (800245c <moveStraightGyroPID+0x1c4>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	ee07 3a90 	vmov	s15, r3
 80022b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022b4:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002460 <moveStraightGyroPID+0x1c8>
 80022b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022bc:	edc7 7a07 	vstr	s15, [r7, #28]
    if (dt <= 0.0f) dt = 0.001f; // safety small dt if HAL tick didn't advance
 80022c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80022c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022cc:	d801      	bhi.n	80022d2 <moveStraightGyroPID+0x3a>
 80022ce:	4b65      	ldr	r3, [pc, #404]	@ (8002464 <moveStraightGyroPID+0x1cc>)
 80022d0:	61fb      	str	r3, [r7, #28]
    pid_last_ms = now;
 80022d2:	4a62      	ldr	r2, [pc, #392]	@ (800245c <moveStraightGyroPID+0x1c4>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]

    /* READ: your gyro rate (deg/s). Keep original sign convention:
       original code used error_g = mpu9250_get_gyro_z_compensated();
       and motor1 = base - correction; motor2 = base + correction;
       so we preserve that mapping for compatibility. */
    float error = mpu9250_get_gyro_z_compensated();
 80022d8:	f7ff f84a 	bl	8001370 <mpu9250_get_gyro_z_compensated>
 80022dc:	ed87 0a03 	vstr	s0, [r7, #12]

    /* Integral (with dt) + anti-windup clamp */
    pid_integral += error * dt;
 80022e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80022e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80022e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ec:	4b5e      	ldr	r3, [pc, #376]	@ (8002468 <moveStraightGyroPID+0x1d0>)
 80022ee:	edd3 7a00 	vldr	s15, [r3]
 80022f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002468 <moveStraightGyroPID+0x1d0>)
 80022f8:	edc3 7a00 	vstr	s15, [r3]
    pid_integral = clampf_local(pid_integral, -INTEGRAL_LIMIT, INTEGRAL_LIMIT);
 80022fc:	4b5a      	ldr	r3, [pc, #360]	@ (8002468 <moveStraightGyroPID+0x1d0>)
 80022fe:	edd3 7a00 	vldr	s15, [r3]
 8002302:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800246c <moveStraightGyroPID+0x1d4>
 8002306:	eeb1 7a47 	vneg.f32	s14, s14
 800230a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800246c <moveStraightGyroPID+0x1d4>
 800230e:	eeb0 1a66 	vmov.f32	s2, s13
 8002312:	eef0 0a47 	vmov.f32	s1, s14
 8002316:	eeb0 0a67 	vmov.f32	s0, s15
 800231a:	f7ff ff75 	bl	8002208 <clampf_local>
 800231e:	eef0 7a40 	vmov.f32	s15, s0
 8002322:	4b51      	ldr	r3, [pc, #324]	@ (8002468 <moveStraightGyroPID+0x1d0>)
 8002324:	edc3 7a00 	vstr	s15, [r3]

    /* Derivative (on error) and low-pass filter */
    float deriv_raw = (error - pid_error_prev) / dt;    // d(error)/dt
 8002328:	4b51      	ldr	r3, [pc, #324]	@ (8002470 <moveStraightGyroPID+0x1d8>)
 800232a:	edd3 7a00 	vldr	s15, [r3]
 800232e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002332:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002336:	ed97 7a07 	vldr	s14, [r7, #28]
 800233a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800233e:	edc7 7a02 	vstr	s15, [r7, #8]
    pid_deriv_filt = DERIV_FILTER_ALPHA * pid_deriv_filt + (1.0f - DERIV_FILTER_ALPHA) * deriv_raw;
 8002342:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8002474 <moveStraightGyroPID+0x1dc>
 8002346:	4b4c      	ldr	r3, [pc, #304]	@ (8002478 <moveStraightGyroPID+0x1e0>)
 8002348:	edd3 7a00 	vldr	s15, [r3]
 800234c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002350:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8002474 <moveStraightGyroPID+0x1dc>
 8002354:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002358:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800235c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002368:	4b43      	ldr	r3, [pc, #268]	@ (8002478 <moveStraightGyroPID+0x1e0>)
 800236a:	edc3 7a00 	vstr	s15, [r3]

    /* PID output (correction) */
    float correction = (Kp_g * error) + (Ki_g * pid_integral) + (Kd_g * pid_deriv_filt);
 800236e:	4b43      	ldr	r3, [pc, #268]	@ (800247c <moveStraightGyroPID+0x1e4>)
 8002370:	ed93 7a00 	vldr	s14, [r3]
 8002374:	edd7 7a03 	vldr	s15, [r7, #12]
 8002378:	ee27 7a27 	vmul.f32	s14, s14, s15
 800237c:	4b40      	ldr	r3, [pc, #256]	@ (8002480 <moveStraightGyroPID+0x1e8>)
 800237e:	edd3 6a00 	vldr	s13, [r3]
 8002382:	4b39      	ldr	r3, [pc, #228]	@ (8002468 <moveStraightGyroPID+0x1d0>)
 8002384:	edd3 7a00 	vldr	s15, [r3]
 8002388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800238c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002390:	4b3c      	ldr	r3, [pc, #240]	@ (8002484 <moveStraightGyroPID+0x1ec>)
 8002392:	edd3 6a00 	vldr	s13, [r3]
 8002396:	4b38      	ldr	r3, [pc, #224]	@ (8002478 <moveStraightGyroPID+0x1e0>)
 8002398:	edd3 7a00 	vldr	s15, [r3]
 800239c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023a4:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Base PWM for forward motion (adjust to your nominal cruising PWM) */
    const int base_pwm = 500;
 80023a8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80023ac:	603b      	str	r3, [r7, #0]

    int motor1Speed = (int)roundf((float)base_pwm - correction); // right wheel in your mapping
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80023bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023c0:	eeb0 0a67 	vmov.f32	s0, s15
 80023c4:	f007 fe98 	bl	800a0f8 <roundf>
 80023c8:	eef0 7a40 	vmov.f32	s15, s0
 80023cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023d0:	ee17 3a90 	vmov	r3, s15
 80023d4:	61bb      	str	r3, [r7, #24]
    int motor2Speed = (int)roundf((float)base_pwm + correction); // left wheel
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	ee07 3a90 	vmov	s15, r3
 80023dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80023e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e8:	eeb0 0a67 	vmov.f32	s0, s15
 80023ec:	f007 fe84 	bl	800a0f8 <roundf>
 80023f0:	eef0 7a40 	vmov.f32	s15, s0
 80023f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023f8:	ee17 3a90 	vmov	r3, s15
 80023fc:	617b      	str	r3, [r7, #20]

    /* Clamp PWM outputs (and provide a safe top, not full 1000 if you prefer) */
    if (motor1Speed > 700) motor1Speed = 700;
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002404:	dd02      	ble.n	800240c <moveStraightGyroPID+0x174>
 8002406:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 800240a:	61bb      	str	r3, [r7, #24]
    if (motor2Speed > 700) motor2Speed = 700;
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8002412:	dd02      	ble.n	800241a <moveStraightGyroPID+0x182>
 8002414:	f44f 732f 	mov.w	r3, #700	@ 0x2bc
 8002418:	617b      	str	r3, [r7, #20]
    if (motor1Speed < PWM_MIN) motor1Speed = PWM_MIN;
 800241a:	2200      	movs	r2, #0
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	4293      	cmp	r3, r2
 8002420:	da01      	bge.n	8002426 <moveStraightGyroPID+0x18e>
 8002422:	2300      	movs	r3, #0
 8002424:	61bb      	str	r3, [r7, #24]
    if (motor2Speed < PWM_MIN) motor2Speed = PWM_MIN;
 8002426:	2200      	movs	r2, #0
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	4293      	cmp	r3, r2
 800242c:	da01      	bge.n	8002432 <moveStraightGyroPID+0x19a>
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]



    /* Set motors: adjust direction flags if your wiring uses opposite logic */
    motor_set_fixed(0, true, motor2Speed); // Left
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	b29b      	uxth	r3, r3
 8002436:	461a      	mov	r2, r3
 8002438:	2101      	movs	r1, #1
 800243a:	2000      	movs	r0, #0
 800243c:	f7ff fe94 	bl	8002168 <motor_set_fixed>
    motor_set_fixed(1, true, motor1Speed); // Right
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	b29b      	uxth	r3, r3
 8002444:	461a      	mov	r2, r3
 8002446:	2101      	movs	r1, #1
 8002448:	2001      	movs	r0, #1
 800244a:	f7ff fe8d 	bl	8002168 <motor_set_fixed>

    /* store previous error for next derivative computation */
    pid_error_prev = error;
 800244e:	4a08      	ldr	r2, [pc, #32]	@ (8002470 <moveStraightGyroPID+0x1d8>)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6013      	str	r3, [r2, #0]
}
 8002454:	bf00      	nop
 8002456:	3720      	adds	r7, #32
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	200014a4 	.word	0x200014a4
 8002460:	447a0000 	.word	0x447a0000
 8002464:	3a83126f 	.word	0x3a83126f
 8002468:	2000149c 	.word	0x2000149c
 800246c:	44fa0000 	.word	0x44fa0000
 8002470:	20001498 	.word	0x20001498
 8002474:	3f59999a 	.word	0x3f59999a
 8002478:	200014a0 	.word	0x200014a0
 800247c:	2000000c 	.word	0x2000000c
 8002480:	20001490 	.word	0x20001490
 8002484:	20001494 	.word	0x20001494

08002488 <read_adc_channel>:
}

/**
 * @brief Read specific ADC channel using main.c multi-channel setup
 */
uint16_t read_adc_channel(uint32_t channel) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8002490:	f107 030c 	add.w	r3, r7, #12
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	60da      	str	r2, [r3, #12]
    uint16_t adc_value = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	83fb      	strh	r3, [r7, #30]

    // Configure the channel
    sConfig.Channel = channel;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 80024a6:	2301      	movs	r3, #1
 80024a8:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES; // Longer sampling time
 80024aa:	2304      	movs	r3, #4
 80024ac:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80024ae:	f107 030c 	add.w	r3, r7, #12
 80024b2:	4619      	mov	r1, r3
 80024b4:	4818      	ldr	r0, [pc, #96]	@ (8002518 <read_adc_channel+0x90>)
 80024b6:	f000 fef7 	bl	80032a8 <HAL_ADC_ConfigChannel>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d004      	beq.n	80024ca <read_adc_channel+0x42>
        send_bluetooth_message(" ADC channel config failed\r\n");
 80024c0:	4816      	ldr	r0, [pc, #88]	@ (800251c <read_adc_channel+0x94>)
 80024c2:	f7fe fd0f 	bl	8000ee4 <send_bluetooth_message>
        return 0;
 80024c6:	2300      	movs	r3, #0
 80024c8:	e022      	b.n	8002510 <read_adc_channel+0x88>
    }

    // Start ADC conversion
    if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 80024ca:	4813      	ldr	r0, [pc, #76]	@ (8002518 <read_adc_channel+0x90>)
 80024cc:	f000 fd6c 	bl	8002fa8 <HAL_ADC_Start>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d004      	beq.n	80024e0 <read_adc_channel+0x58>
        send_bluetooth_message(" ADC start failed\r\n");
 80024d6:	4812      	ldr	r0, [pc, #72]	@ (8002520 <read_adc_channel+0x98>)
 80024d8:	f7fe fd04 	bl	8000ee4 <send_bluetooth_message>
        return 0;
 80024dc:	2300      	movs	r3, #0
 80024de:	e017      	b.n	8002510 <read_adc_channel+0x88>
    }

    // Wait for conversion with longer timeout
    if (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK) {
 80024e0:	2164      	movs	r1, #100	@ 0x64
 80024e2:	480d      	ldr	r0, [pc, #52]	@ (8002518 <read_adc_channel+0x90>)
 80024e4:	f000 fe47 	bl	8003176 <HAL_ADC_PollForConversion>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d007      	beq.n	80024fe <read_adc_channel+0x76>
        send_bluetooth_message(" ADC conversion timeout\r\n");
 80024ee:	480d      	ldr	r0, [pc, #52]	@ (8002524 <read_adc_channel+0x9c>)
 80024f0:	f7fe fcf8 	bl	8000ee4 <send_bluetooth_message>
        HAL_ADC_Stop(&hadc1);
 80024f4:	4808      	ldr	r0, [pc, #32]	@ (8002518 <read_adc_channel+0x90>)
 80024f6:	f000 fe0b 	bl	8003110 <HAL_ADC_Stop>
        return 0;
 80024fa:	2300      	movs	r3, #0
 80024fc:	e008      	b.n	8002510 <read_adc_channel+0x88>
    }

    // Get the converted value
    adc_value = HAL_ADC_GetValue(&hadc1);
 80024fe:	4806      	ldr	r0, [pc, #24]	@ (8002518 <read_adc_channel+0x90>)
 8002500:	f000 fec4 	bl	800328c <HAL_ADC_GetValue>
 8002504:	4603      	mov	r3, r0
 8002506:	83fb      	strh	r3, [r7, #30]

    // Stop ADC
    HAL_ADC_Stop(&hadc1);
 8002508:	4803      	ldr	r0, [pc, #12]	@ (8002518 <read_adc_channel+0x90>)
 800250a:	f000 fe01 	bl	8003110 <HAL_ADC_Stop>

    return adc_value;
 800250e:	8bfb      	ldrh	r3, [r7, #30]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3720      	adds	r7, #32
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000228 	.word	0x20000228
 800251c:	0800af64 	.word	0x0800af64
 8002520:	0800af84 	.word	0x0800af84
 8002524:	0800af9c 	.word	0x0800af9c

08002528 <adc_system_diagnostics>:

    send_bluetooth_message("===============================\r\n");
}


void adc_system_diagnostics(void) {
 8002528:	b5b0      	push	{r4, r5, r7, lr}
 800252a:	b08e      	sub	sp, #56	@ 0x38
 800252c:	af00      	add	r7, sp, #0
    send_bluetooth_message("\r\n=== ADC SYSTEM DIAGNOSTICS ===\r\n");
 800252e:	484b      	ldr	r0, [pc, #300]	@ (800265c <adc_system_diagnostics+0x134>)
 8002530:	f7fe fcd8 	bl	8000ee4 <send_bluetooth_message>

    // Check if ADC clock is enabled
    if (__HAL_RCC_ADC1_IS_CLK_ENABLED()) {
 8002534:	4b4a      	ldr	r3, [pc, #296]	@ (8002660 <adc_system_diagnostics+0x138>)
 8002536:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <adc_system_diagnostics+0x20>
        send_bluetooth_message(" ADC1 clock: ENABLED\r\n");
 8002540:	4848      	ldr	r0, [pc, #288]	@ (8002664 <adc_system_diagnostics+0x13c>)
 8002542:	f7fe fccf 	bl	8000ee4 <send_bluetooth_message>
 8002546:	e002      	b.n	800254e <adc_system_diagnostics+0x26>
    } else {
        send_bluetooth_message(" ADC1 clock: DISABLED\r\n");
 8002548:	4847      	ldr	r0, [pc, #284]	@ (8002668 <adc_system_diagnostics+0x140>)
 800254a:	f7fe fccb 	bl	8000ee4 <send_bluetooth_message>
    }

    // Check GPIO clock
    if (__HAL_RCC_GPIOA_IS_CLK_ENABLED()) {
 800254e:	4b44      	ldr	r3, [pc, #272]	@ (8002660 <adc_system_diagnostics+0x138>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <adc_system_diagnostics+0x3a>
        send_bluetooth_message(" GPIOA clock: ENABLED\r\n");
 800255a:	4844      	ldr	r0, [pc, #272]	@ (800266c <adc_system_diagnostics+0x144>)
 800255c:	f7fe fcc2 	bl	8000ee4 <send_bluetooth_message>
 8002560:	e002      	b.n	8002568 <adc_system_diagnostics+0x40>
    } else {
        send_bluetooth_message(" GPIOA clock: DISABLED\r\n");
 8002562:	4843      	ldr	r0, [pc, #268]	@ (8002670 <adc_system_diagnostics+0x148>)
 8002564:	f7fe fcbe 	bl	8000ee4 <send_bluetooth_message>
    }

    // Check ADC status
    if (hadc1.State == HAL_ADC_STATE_READY) {
 8002568:	4b42      	ldr	r3, [pc, #264]	@ (8002674 <adc_system_diagnostics+0x14c>)
 800256a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256c:	2b01      	cmp	r3, #1
 800256e:	d103      	bne.n	8002578 <adc_system_diagnostics+0x50>
        send_bluetooth_message(" ADC state: READY\r\n");
 8002570:	4841      	ldr	r0, [pc, #260]	@ (8002678 <adc_system_diagnostics+0x150>)
 8002572:	f7fe fcb7 	bl	8000ee4 <send_bluetooth_message>
 8002576:	e005      	b.n	8002584 <adc_system_diagnostics+0x5c>
    } else {
        send_bluetooth_printf(" ADC state: %d\r\n", hadc1.State);
 8002578:	4b3e      	ldr	r3, [pc, #248]	@ (8002674 <adc_system_diagnostics+0x14c>)
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	4619      	mov	r1, r3
 800257e:	483f      	ldr	r0, [pc, #252]	@ (800267c <adc_system_diagnostics+0x154>)
 8002580:	f7fe fcc6 	bl	8000f10 <send_bluetooth_printf>
    }

    // Test individual channel readings
    send_bluetooth_message("Testing individual channels:\r\n");
 8002584:	483e      	ldr	r0, [pc, #248]	@ (8002680 <adc_system_diagnostics+0x158>)
 8002586:	f7fe fcad 	bl	8000ee4 <send_bluetooth_message>

    uint32_t channels[5] = {ADC_CHANNEL_0, ADC_CHANNEL_2, ADC_CHANNEL_3, ADC_CHANNEL_4, ADC_CHANNEL_5};
 800258a:	4b3e      	ldr	r3, [pc, #248]	@ (8002684 <adc_system_diagnostics+0x15c>)
 800258c:	f107 0420 	add.w	r4, r7, #32
 8002590:	461d      	mov	r5, r3
 8002592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002596:	682b      	ldr	r3, [r5, #0]
 8002598:	6023      	str	r3, [r4, #0]
    const char* channel_names[5] = {"Battery", "Front_Right", "Side_Right", "Side_Left", "Front_Left"};
 800259a:	4b3b      	ldr	r3, [pc, #236]	@ (8002688 <adc_system_diagnostics+0x160>)
 800259c:	f107 040c 	add.w	r4, r7, #12
 80025a0:	461d      	mov	r5, r3
 80025a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025a6:	682b      	ldr	r3, [r5, #0]
 80025a8:	6023      	str	r3, [r4, #0]
    uint16_t test_values[5];  // Fixed: Added array brackets

    for (int i = 0; i < 5; i++) {
 80025aa:	2300      	movs	r3, #0
 80025ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80025ae:	e04b      	b.n	8002648 <adc_system_diagnostics+0x120>
        test_values[i] = read_adc_channel(channels[i]);
 80025b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	3338      	adds	r3, #56	@ 0x38
 80025b6:	443b      	add	r3, r7
 80025b8:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff63 	bl	8002488 <read_adc_channel>
 80025c2:	4603      	mov	r3, r0
 80025c4:	461a      	mov	r2, r3
 80025c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	3338      	adds	r3, #56	@ 0x38
 80025cc:	443b      	add	r3, r7
 80025ce:	f823 2c38 	strh.w	r2, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80025d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	3338      	adds	r3, #56	@ 0x38
 80025d8:	443b      	add	r3, r7
 80025da:	f853 1c2c 	ldr.w	r1, [r3, #-44]
                             channels[i] == ADC_CHANNEL_0 ? 0 :
 80025de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	3338      	adds	r3, #56	@ 0x38
 80025e4:	443b      	add	r3, r7
 80025e6:	f853 3c18 	ldr.w	r3, [r3, #-24]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d01f      	beq.n	800262e <adc_system_diagnostics+0x106>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 80025ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	3338      	adds	r3, #56	@ 0x38
 80025f4:	443b      	add	r3, r7
 80025f6:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d015      	beq.n	800262a <adc_system_diagnostics+0x102>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 80025fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	3338      	adds	r3, #56	@ 0x38
 8002604:	443b      	add	r3, r7
 8002606:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800260a:	2b03      	cmp	r3, #3
 800260c:	d00b      	beq.n	8002626 <adc_system_diagnostics+0xfe>
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 800260e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	3338      	adds	r3, #56	@ 0x38
 8002614:	443b      	add	r3, r7
 8002616:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800261a:	2b04      	cmp	r3, #4
 800261c:	d101      	bne.n	8002622 <adc_system_diagnostics+0xfa>
 800261e:	2204      	movs	r2, #4
 8002620:	e006      	b.n	8002630 <adc_system_diagnostics+0x108>
 8002622:	2205      	movs	r2, #5
 8002624:	e004      	b.n	8002630 <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_3 ? 3 :
 8002626:	2203      	movs	r2, #3
 8002628:	e002      	b.n	8002630 <adc_system_diagnostics+0x108>
                             channels[i] == ADC_CHANNEL_2 ? 2 :
 800262a:	2202      	movs	r2, #2
 800262c:	e000      	b.n	8002630 <adc_system_diagnostics+0x108>
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 800262e:	2200      	movs	r2, #0
                             channels[i] == ADC_CHANNEL_4 ? 4 : 5, test_values[i]);
 8002630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	3338      	adds	r3, #56	@ 0x38
 8002636:	443b      	add	r3, r7
 8002638:	f833 3c38 	ldrh.w	r3, [r3, #-56]
        send_bluetooth_printf("%s (CH%d): %d\r\n", channel_names[i],
 800263c:	4813      	ldr	r0, [pc, #76]	@ (800268c <adc_system_diagnostics+0x164>)
 800263e:	f7fe fc67 	bl	8000f10 <send_bluetooth_printf>
    for (int i = 0; i < 5; i++) {
 8002642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002644:	3301      	adds	r3, #1
 8002646:	637b      	str	r3, [r7, #52]	@ 0x34
 8002648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800264a:	2b04      	cmp	r3, #4
 800264c:	ddb0      	ble.n	80025b0 <adc_system_diagnostics+0x88>
    }

    send_bluetooth_message("===============================\r\n");
 800264e:	4810      	ldr	r0, [pc, #64]	@ (8002690 <adc_system_diagnostics+0x168>)
 8002650:	f7fe fc48 	bl	8000ee4 <send_bluetooth_message>
}
 8002654:	bf00      	nop
 8002656:	3738      	adds	r7, #56	@ 0x38
 8002658:	46bd      	mov	sp, r7
 800265a:	bdb0      	pop	{r4, r5, r7, pc}
 800265c:	0800b188 	.word	0x0800b188
 8002660:	40023800 	.word	0x40023800
 8002664:	0800b1ac 	.word	0x0800b1ac
 8002668:	0800b1c8 	.word	0x0800b1c8
 800266c:	0800b1e4 	.word	0x0800b1e4
 8002670:	0800b200 	.word	0x0800b200
 8002674:	20000228 	.word	0x20000228
 8002678:	0800b21c 	.word	0x0800b21c
 800267c:	0800b234 	.word	0x0800b234
 8002680:	0800b24c 	.word	0x0800b24c
 8002684:	0800b27c 	.word	0x0800b27c
 8002688:	0800b2c8 	.word	0x0800b2c8
 800268c:	0800b26c 	.word	0x0800b26c
 8002690:	0800b164 	.word	0x0800b164

08002694 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	607b      	str	r3, [r7, #4]
 800269e:	4b10      	ldr	r3, [pc, #64]	@ (80026e0 <HAL_MspInit+0x4c>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	4a0f      	ldr	r2, [pc, #60]	@ (80026e0 <HAL_MspInit+0x4c>)
 80026a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026aa:	4b0d      	ldr	r3, [pc, #52]	@ (80026e0 <HAL_MspInit+0x4c>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026b2:	607b      	str	r3, [r7, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	603b      	str	r3, [r7, #0]
 80026ba:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <HAL_MspInit+0x4c>)
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	4a08      	ldr	r2, [pc, #32]	@ (80026e0 <HAL_MspInit+0x4c>)
 80026c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_MspInit+0x4c>)
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d2:	bf00      	nop
 80026d4:	370c      	adds	r7, #12
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40023800 	.word	0x40023800

080026e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b08a      	sub	sp, #40	@ 0x28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a17      	ldr	r2, [pc, #92]	@ (8002760 <HAL_ADC_MspInit+0x7c>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d127      	bne.n	8002756 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	4b16      	ldr	r3, [pc, #88]	@ (8002764 <HAL_ADC_MspInit+0x80>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	4a15      	ldr	r2, [pc, #84]	@ (8002764 <HAL_ADC_MspInit+0x80>)
 8002710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002714:	6453      	str	r3, [r2, #68]	@ 0x44
 8002716:	4b13      	ldr	r3, [pc, #76]	@ (8002764 <HAL_ADC_MspInit+0x80>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800271e:	613b      	str	r3, [r7, #16]
 8002720:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	4b0f      	ldr	r3, [pc, #60]	@ (8002764 <HAL_ADC_MspInit+0x80>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	4a0e      	ldr	r2, [pc, #56]	@ (8002764 <HAL_ADC_MspInit+0x80>)
 800272c:	f043 0301 	orr.w	r3, r3, #1
 8002730:	6313      	str	r3, [r2, #48]	@ 0x30
 8002732:	4b0c      	ldr	r3, [pc, #48]	@ (8002764 <HAL_ADC_MspInit+0x80>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	60fb      	str	r3, [r7, #12]
 800273c:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = Battery_Voltage_Pin|Front_Right_Receiver_Pin|Side_Right_Receiver_Pin|Side_Left_Receiver_Pin
 800273e:	233d      	movs	r3, #61	@ 0x3d
 8002740:	617b      	str	r3, [r7, #20]
                          |Front_Left_Receiver_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002742:	2303      	movs	r3, #3
 8002744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274a:	f107 0314 	add.w	r3, r7, #20
 800274e:	4619      	mov	r1, r3
 8002750:	4805      	ldr	r0, [pc, #20]	@ (8002768 <HAL_ADC_MspInit+0x84>)
 8002752:	f001 f97b 	bl	8003a4c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002756:	bf00      	nop
 8002758:	3728      	adds	r7, #40	@ 0x28
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40012000 	.word	0x40012000
 8002764:	40023800 	.word	0x40023800
 8002768:	40020000 	.word	0x40020000

0800276c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08a      	sub	sp, #40	@ 0x28
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002774:	f107 0314 	add.w	r3, r7, #20
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a19      	ldr	r2, [pc, #100]	@ (80027f0 <HAL_SPI_MspInit+0x84>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d12c      	bne.n	80027e8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <HAL_SPI_MspInit+0x88>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	4a17      	ldr	r2, [pc, #92]	@ (80027f4 <HAL_SPI_MspInit+0x88>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800279c:	6413      	str	r3, [r2, #64]	@ 0x40
 800279e:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <HAL_SPI_MspInit+0x88>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
 80027ae:	4b11      	ldr	r3, [pc, #68]	@ (80027f4 <HAL_SPI_MspInit+0x88>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	4a10      	ldr	r2, [pc, #64]	@ (80027f4 <HAL_SPI_MspInit+0x88>)
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ba:	4b0e      	ldr	r3, [pc, #56]	@ (80027f4 <HAL_SPI_MspInit+0x88>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = Gyro_SCL_Pin|Gyro_ADO_Pin|Gyro_SDA_Pin;
 80027c6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80027ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027cc:	2302      	movs	r3, #2
 80027ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80027d8:	2305      	movs	r3, #5
 80027da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027dc:	f107 0314 	add.w	r3, r7, #20
 80027e0:	4619      	mov	r1, r3
 80027e2:	4805      	ldr	r0, [pc, #20]	@ (80027f8 <HAL_SPI_MspInit+0x8c>)
 80027e4:	f001 f932 	bl	8003a4c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80027e8:	bf00      	nop
 80027ea:	3728      	adds	r7, #40	@ 0x28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40003800 	.word	0x40003800
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020400 	.word	0x40020400

080027fc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a18      	ldr	r2, [pc, #96]	@ (800286c <HAL_TIM_Base_MspInit+0x70>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d116      	bne.n	800283c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	4b17      	ldr	r3, [pc, #92]	@ (8002870 <HAL_TIM_Base_MspInit+0x74>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	4a16      	ldr	r2, [pc, #88]	@ (8002870 <HAL_TIM_Base_MspInit+0x74>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6453      	str	r3, [r2, #68]	@ 0x44
 800281e:	4b14      	ldr	r3, [pc, #80]	@ (8002870 <HAL_TIM_Base_MspInit+0x74>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 7, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2107      	movs	r1, #7
 800282e:	2019      	movs	r0, #25
 8002830:	f001 f843 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002834:	2019      	movs	r0, #25
 8002836:	f001 f85c 	bl	80038f2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800283a:	e012      	b.n	8002862 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a0c      	ldr	r2, [pc, #48]	@ (8002874 <HAL_TIM_Base_MspInit+0x78>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d10d      	bne.n	8002862 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <HAL_TIM_Base_MspInit+0x74>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	4a08      	ldr	r2, [pc, #32]	@ (8002870 <HAL_TIM_Base_MspInit+0x74>)
 8002850:	f043 0302 	orr.w	r3, r3, #2
 8002854:	6413      	str	r3, [r2, #64]	@ 0x40
 8002856:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <HAL_TIM_Base_MspInit+0x74>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
}
 8002862:	bf00      	nop
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40010000 	.word	0x40010000
 8002870:	40023800 	.word	0x40023800
 8002874:	40000400 	.word	0x40000400

08002878 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08c      	sub	sp, #48	@ 0x30
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	f107 031c 	add.w	r3, r7, #28
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002898:	d14b      	bne.n	8002932 <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
 800289e:	4b3f      	ldr	r3, [pc, #252]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	4a3e      	ldr	r2, [pc, #248]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80028aa:	4b3c      	ldr	r3, [pc, #240]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	617b      	str	r3, [r7, #20]
 80028ba:	4b38      	ldr	r3, [pc, #224]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	4a37      	ldr	r2, [pc, #220]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c6:	4b35      	ldr	r3, [pc, #212]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	4b31      	ldr	r3, [pc, #196]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028da:	4a30      	ldr	r2, [pc, #192]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e2:	4b2e      	ldr	r3, [pc, #184]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Left_EncoderA_Pin;
 80028ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f4:	2302      	movs	r3, #2
 80028f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fc:	2300      	movs	r3, #0
 80028fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002900:	2301      	movs	r3, #1
 8002902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderA_GPIO_Port, &GPIO_InitStruct);
 8002904:	f107 031c 	add.w	r3, r7, #28
 8002908:	4619      	mov	r1, r3
 800290a:	4825      	ldr	r0, [pc, #148]	@ (80029a0 <HAL_TIM_Encoder_MspInit+0x128>)
 800290c:	f001 f89e 	bl	8003a4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Left_EncoderB_Pin;
 8002910:	2308      	movs	r3, #8
 8002912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002914:	2302      	movs	r3, #2
 8002916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002918:	2300      	movs	r3, #0
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800291c:	2300      	movs	r3, #0
 800291e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002920:	2301      	movs	r3, #1
 8002922:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Left_EncoderB_GPIO_Port, &GPIO_InitStruct);
 8002924:	f107 031c 	add.w	r3, r7, #28
 8002928:	4619      	mov	r1, r3
 800292a:	481e      	ldr	r0, [pc, #120]	@ (80029a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 800292c:	f001 f88e 	bl	8003a4c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002930:	e030      	b.n	8002994 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a1c      	ldr	r2, [pc, #112]	@ (80029a8 <HAL_TIM_Encoder_MspInit+0x130>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d12b      	bne.n	8002994 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	4b16      	ldr	r3, [pc, #88]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 8002942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002944:	4a15      	ldr	r2, [pc, #84]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 8002946:	f043 0304 	orr.w	r3, r3, #4
 800294a:	6413      	str	r3, [r2, #64]	@ 0x40
 800294c:	4b13      	ldr	r3, [pc, #76]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	f003 0304 	and.w	r3, r3, #4
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002958:	2300      	movs	r3, #0
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	4b0f      	ldr	r3, [pc, #60]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 800295e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002960:	4a0e      	ldr	r2, [pc, #56]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 8002962:	f043 0302 	orr.w	r3, r3, #2
 8002966:	6313      	str	r3, [r2, #48]	@ 0x30
 8002968:	4b0c      	ldr	r3, [pc, #48]	@ (800299c <HAL_TIM_Encoder_MspInit+0x124>)
 800296a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Right_EncoderA_Pin|Right_EncoderB_Pin;
 8002974:	23c0      	movs	r3, #192	@ 0xc0
 8002976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002978:	2302      	movs	r3, #2
 800297a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002980:	2300      	movs	r3, #0
 8002982:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002984:	2302      	movs	r3, #2
 8002986:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002988:	f107 031c 	add.w	r3, r7, #28
 800298c:	4619      	mov	r1, r3
 800298e:	4805      	ldr	r0, [pc, #20]	@ (80029a4 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002990:	f001 f85c 	bl	8003a4c <HAL_GPIO_Init>
}
 8002994:	bf00      	nop
 8002996:	3730      	adds	r7, #48	@ 0x30
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40023800 	.word	0x40023800
 80029a0:	40020000 	.word	0x40020000
 80029a4:	40020400 	.word	0x40020400
 80029a8:	40000800 	.word	0x40000800

080029ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08a      	sub	sp, #40	@ 0x28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a33      	ldr	r2, [pc, #204]	@ (8002a98 <HAL_TIM_MspPostInit+0xec>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d11f      	bne.n	8002a0e <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	2300      	movs	r3, #0
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	4b32      	ldr	r3, [pc, #200]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a31      	ldr	r2, [pc, #196]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b2f      	ldr	r3, [pc, #188]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = speaker_PWM_Pin;
 80029ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f0:	2302      	movs	r3, #2
 80029f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f8:	2300      	movs	r3, #0
 80029fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029fc:	2301      	movs	r3, #1
 80029fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(speaker_PWM_GPIO_Port, &GPIO_InitStruct);
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	4619      	mov	r1, r3
 8002a06:	4826      	ldr	r0, [pc, #152]	@ (8002aa0 <HAL_TIM_MspPostInit+0xf4>)
 8002a08:	f001 f820 	bl	8003a4c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a0c:	e040      	b.n	8002a90 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a24      	ldr	r2, [pc, #144]	@ (8002aa4 <HAL_TIM_MspPostInit+0xf8>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d13b      	bne.n	8002a90 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a20:	4a1e      	ldr	r2, [pc, #120]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a28:	4b1c      	ldr	r3, [pc, #112]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 8002a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a34:	2300      	movs	r3, #0
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	4b18      	ldr	r3, [pc, #96]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 8002a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3c:	4a17      	ldr	r2, [pc, #92]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 8002a3e:	f043 0302 	orr.w	r3, r3, #2
 8002a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a44:	4b15      	ldr	r3, [pc, #84]	@ (8002a9c <HAL_TIM_MspPostInit+0xf0>)
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 8002a50:	23c0      	movs	r3, #192	@ 0xc0
 8002a52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a54:	2302      	movs	r3, #2
 8002a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a60:	2302      	movs	r3, #2
 8002a62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a64:	f107 0314 	add.w	r3, r7, #20
 8002a68:	4619      	mov	r1, r3
 8002a6a:	480d      	ldr	r0, [pc, #52]	@ (8002aa0 <HAL_TIM_MspPostInit+0xf4>)
 8002a6c:	f000 ffee 	bl	8003a4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MOTOR_IN3_Pin|MOTOR_IN4_Pin;
 8002a70:	2303      	movs	r3, #3
 8002a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a74:	2302      	movs	r3, #2
 8002a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a80:	2302      	movs	r3, #2
 8002a82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a84:	f107 0314 	add.w	r3, r7, #20
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4807      	ldr	r0, [pc, #28]	@ (8002aa8 <HAL_TIM_MspPostInit+0xfc>)
 8002a8c:	f000 ffde 	bl	8003a4c <HAL_GPIO_Init>
}
 8002a90:	bf00      	nop
 8002a92:	3728      	adds	r7, #40	@ 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	40023800 	.word	0x40023800
 8002aa0:	40020000 	.word	0x40020000
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40020400 	.word	0x40020400

08002aac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08a      	sub	sp, #40	@ 0x28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	2200      	movs	r2, #0
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	609a      	str	r2, [r3, #8]
 8002ac0:	60da      	str	r2, [r3, #12]
 8002ac2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8002b40 <HAL_UART_MspInit+0x94>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d134      	bne.n	8002b38 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b44 <HAL_UART_MspInit+0x98>)
 8002ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad6:	4a1b      	ldr	r2, [pc, #108]	@ (8002b44 <HAL_UART_MspInit+0x98>)
 8002ad8:	f043 0320 	orr.w	r3, r3, #32
 8002adc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ade:	4b19      	ldr	r3, [pc, #100]	@ (8002b44 <HAL_UART_MspInit+0x98>)
 8002ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ae2:	f003 0320 	and.w	r3, r3, #32
 8002ae6:	613b      	str	r3, [r7, #16]
 8002ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	4b15      	ldr	r3, [pc, #84]	@ (8002b44 <HAL_UART_MspInit+0x98>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af2:	4a14      	ldr	r2, [pc, #80]	@ (8002b44 <HAL_UART_MspInit+0x98>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002afa:	4b12      	ldr	r3, [pc, #72]	@ (8002b44 <HAL_UART_MspInit+0x98>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8002b06:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b14:	2303      	movs	r3, #3
 8002b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002b18:	2308      	movs	r3, #8
 8002b1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	4619      	mov	r1, r3
 8002b22:	4809      	ldr	r0, [pc, #36]	@ (8002b48 <HAL_UART_MspInit+0x9c>)
 8002b24:	f000 ff92 	bl	8003a4c <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2106      	movs	r1, #6
 8002b2c:	2047      	movs	r0, #71	@ 0x47
 8002b2e:	f000 fec4 	bl	80038ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002b32:	2047      	movs	r0, #71	@ 0x47
 8002b34:	f000 fedd 	bl	80038f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002b38:	bf00      	nop
 8002b3a:	3728      	adds	r7, #40	@ 0x28
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40011400 	.word	0x40011400
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40020000 	.word	0x40020000

08002b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b50:	bf00      	nop
 8002b52:	e7fd      	b.n	8002b50 <NMI_Handler+0x4>

08002b54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b58:	bf00      	nop
 8002b5a:	e7fd      	b.n	8002b58 <HardFault_Handler+0x4>

08002b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b60:	bf00      	nop
 8002b62:	e7fd      	b.n	8002b60 <MemManage_Handler+0x4>

08002b64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b68:	bf00      	nop
 8002b6a:	e7fd      	b.n	8002b68 <BusFault_Handler+0x4>

08002b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <UsageFault_Handler+0x4>

08002b74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b78:	bf00      	nop
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b82:	b480      	push	{r7}
 8002b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b86:	bf00      	nop
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ba2:	f000 f979 	bl	8002e98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_LEFT_Pin);
 8002bae:	2002      	movs	r0, #2
 8002bb0:	f001 f904 	bl	8003dbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002bb4:	bf00      	nop
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bbc:	4802      	ldr	r0, [pc, #8]	@ (8002bc8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002bbe:	f002 fdcb 	bl	8005758 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	200002c8 	.word	0x200002c8

08002bcc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_RIGHT_Pin);
 8002bd0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002bd4:	f001 f8f2 	bl	8003dbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002bd8:	bf00      	nop
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002be0:	4802      	ldr	r0, [pc, #8]	@ (8002bec <USART6_IRQHandler+0x10>)
 8002be2:	f003 fce7 	bl	80065b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200003e8 	.word	0x200003e8

08002bf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  return 1;
 8002bf4:	2301      	movs	r3, #1
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <_kill>:

int _kill(int pid, int sig)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c0a:	f005 f9f9 	bl	8008000 <__errno>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2216      	movs	r2, #22
 8002c12:	601a      	str	r2, [r3, #0]
  return -1;
 8002c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3708      	adds	r7, #8
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <_exit>:

void _exit (int status)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c28:	f04f 31ff 	mov.w	r1, #4294967295
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7ff ffe7 	bl	8002c00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c32:	bf00      	nop
 8002c34:	e7fd      	b.n	8002c32 <_exit+0x12>

08002c36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b086      	sub	sp, #24
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
 8002c46:	e00a      	b.n	8002c5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c48:	f3af 8000 	nop.w
 8002c4c:	4601      	mov	r1, r0
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	1c5a      	adds	r2, r3, #1
 8002c52:	60ba      	str	r2, [r7, #8]
 8002c54:	b2ca      	uxtb	r2, r1
 8002c56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	dbf0      	blt.n	8002c48 <_read+0x12>
  }

  return len;
 8002c66:	687b      	ldr	r3, [r7, #4]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3718      	adds	r7, #24
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	e009      	b.n	8002c96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	1c5a      	adds	r2, r3, #1
 8002c86:	60ba      	str	r2, [r7, #8]
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	3301      	adds	r3, #1
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	dbf1      	blt.n	8002c82 <_write+0x12>
  }
  return len;
 8002c9e:	687b      	ldr	r3, [r7, #4]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <_close>:

int _close(int file)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002cd0:	605a      	str	r2, [r3, #4]
  return 0;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <_isatty>:

int _isatty(int file)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ce8:	2301      	movs	r3, #1
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b085      	sub	sp, #20
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d18:	4a14      	ldr	r2, [pc, #80]	@ (8002d6c <_sbrk+0x5c>)
 8002d1a:	4b15      	ldr	r3, [pc, #84]	@ (8002d70 <_sbrk+0x60>)
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d24:	4b13      	ldr	r3, [pc, #76]	@ (8002d74 <_sbrk+0x64>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d102      	bne.n	8002d32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d2c:	4b11      	ldr	r3, [pc, #68]	@ (8002d74 <_sbrk+0x64>)
 8002d2e:	4a12      	ldr	r2, [pc, #72]	@ (8002d78 <_sbrk+0x68>)
 8002d30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d32:	4b10      	ldr	r3, [pc, #64]	@ (8002d74 <_sbrk+0x64>)
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4413      	add	r3, r2
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d207      	bcs.n	8002d50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d40:	f005 f95e 	bl	8008000 <__errno>
 8002d44:	4603      	mov	r3, r0
 8002d46:	220c      	movs	r2, #12
 8002d48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d4e:	e009      	b.n	8002d64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d50:	4b08      	ldr	r3, [pc, #32]	@ (8002d74 <_sbrk+0x64>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d56:	4b07      	ldr	r3, [pc, #28]	@ (8002d74 <_sbrk+0x64>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	4a05      	ldr	r2, [pc, #20]	@ (8002d74 <_sbrk+0x64>)
 8002d60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d62:	68fb      	ldr	r3, [r7, #12]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20020000 	.word	0x20020000
 8002d70:	00000400 	.word	0x00000400
 8002d74:	200014a8 	.word	0x200014a8
 8002d78:	20001600 	.word	0x20001600

08002d7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d80:	4b06      	ldr	r3, [pc, #24]	@ (8002d9c <SystemInit+0x20>)
 8002d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d86:	4a05      	ldr	r2, [pc, #20]	@ (8002d9c <SystemInit+0x20>)
 8002d88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d90:	bf00      	nop
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002da0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002dd8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002da4:	f7ff ffea 	bl	8002d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002da8:	480c      	ldr	r0, [pc, #48]	@ (8002ddc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002daa:	490d      	ldr	r1, [pc, #52]	@ (8002de0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002dac:	4a0d      	ldr	r2, [pc, #52]	@ (8002de4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db0:	e002      	b.n	8002db8 <LoopCopyDataInit>

08002db2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db6:	3304      	adds	r3, #4

08002db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dbc:	d3f9      	bcc.n	8002db2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002de8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dc0:	4c0a      	ldr	r4, [pc, #40]	@ (8002dec <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc4:	e001      	b.n	8002dca <LoopFillZerobss>

08002dc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc8:	3204      	adds	r2, #4

08002dca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dcc:	d3fb      	bcc.n	8002dc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002dce:	f005 f91d 	bl	800800c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd2:	f7fe fb91 	bl	80014f8 <main>
  bx  lr    
 8002dd6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002dd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002de4:	0800bcec 	.word	0x0800bcec
  ldr r2, =_sbss
 8002de8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002dec:	200015fc 	.word	0x200015fc

08002df0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df0:	e7fe      	b.n	8002df0 <ADC_IRQHandler>
	...

08002df4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002df8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e34 <HAL_Init+0x40>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e34 <HAL_Init+0x40>)
 8002dfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_Init+0x40>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a0a      	ldr	r2, [pc, #40]	@ (8002e34 <HAL_Init+0x40>)
 8002e0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e10:	4b08      	ldr	r3, [pc, #32]	@ (8002e34 <HAL_Init+0x40>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a07      	ldr	r2, [pc, #28]	@ (8002e34 <HAL_Init+0x40>)
 8002e16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e1c:	2003      	movs	r0, #3
 8002e1e:	f000 fd41 	bl	80038a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e22:	200f      	movs	r0, #15
 8002e24:	f000 f808 	bl	8002e38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e28:	f7ff fc34 	bl	8002694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40023c00 	.word	0x40023c00

08002e38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e40:	4b12      	ldr	r3, [pc, #72]	@ (8002e8c <HAL_InitTick+0x54>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_InitTick+0x58>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	4619      	mov	r1, r3
 8002e4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002e4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 fd59 	bl	800390e <HAL_SYSTICK_Config>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00e      	b.n	8002e84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b0f      	cmp	r3, #15
 8002e6a:	d80a      	bhi.n	8002e82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f000 fd21 	bl	80038ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e78:	4a06      	ldr	r2, [pc, #24]	@ (8002e94 <HAL_InitTick+0x5c>)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e000      	b.n	8002e84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}
 8002e8c:	20000010 	.word	0x20000010
 8002e90:	20000018 	.word	0x20000018
 8002e94:	20000014 	.word	0x20000014

08002e98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e9c:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <HAL_IncTick+0x20>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <HAL_IncTick+0x24>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <HAL_IncTick+0x24>)
 8002eaa:	6013      	str	r3, [r2, #0]
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20000018 	.word	0x20000018
 8002ebc:	200014ac 	.word	0x200014ac

08002ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <HAL_GetTick+0x14>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	200014ac 	.word	0x200014ac

08002ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7ff ffee 	bl	8002ec0 <HAL_GetTick>
 8002ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef0:	d005      	beq.n	8002efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f1c <HAL_Delay+0x44>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	4413      	add	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002efe:	bf00      	nop
 8002f00:	f7ff ffde 	bl	8002ec0 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d8f7      	bhi.n	8002f00 <HAL_Delay+0x28>
  {
  }
}
 8002f10:	bf00      	nop
 8002f12:	bf00      	nop
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000018 	.word	0x20000018

08002f20 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e033      	b.n	8002f9e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d109      	bne.n	8002f52 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7ff fbd0 	bl	80026e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d118      	bne.n	8002f90 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f66:	f023 0302 	bic.w	r3, r3, #2
 8002f6a:	f043 0202 	orr.w	r2, r3, #2
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 faca 	bl	800350c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f82:	f023 0303 	bic.w	r3, r3, #3
 8002f86:	f043 0201 	orr.w	r2, r3, #1
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f8e:	e001      	b.n	8002f94 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_Start+0x1a>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e097      	b.n	80030f2 <HAL_ADC_Start+0x14a>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d018      	beq.n	800300a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 0201 	orr.w	r2, r2, #1
 8002fe6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fe8:	4b45      	ldr	r3, [pc, #276]	@ (8003100 <HAL_ADC_Start+0x158>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a45      	ldr	r2, [pc, #276]	@ (8003104 <HAL_ADC_Start+0x15c>)
 8002fee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff2:	0c9a      	lsrs	r2, r3, #18
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4413      	add	r3, r2
 8002ffa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ffc:	e002      	b.n	8003004 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	3b01      	subs	r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f9      	bne.n	8002ffe <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b01      	cmp	r3, #1
 8003016:	d15f      	bne.n	80030d8 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003020:	f023 0301 	bic.w	r3, r3, #1
 8003024:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003036:	2b00      	cmp	r3, #0
 8003038:	d007      	beq.n	800304a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003042:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003056:	d106      	bne.n	8003066 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305c:	f023 0206 	bic.w	r2, r3, #6
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	645a      	str	r2, [r3, #68]	@ 0x44
 8003064:	e002      	b.n	800306c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003074:	4b24      	ldr	r3, [pc, #144]	@ (8003108 <HAL_ADC_Start+0x160>)
 8003076:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003080:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 031f 	and.w	r3, r3, #31
 800308a:	2b00      	cmp	r3, #0
 800308c:	d10f      	bne.n	80030ae <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d129      	bne.n	80030f0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689a      	ldr	r2, [r3, #8]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030aa:	609a      	str	r2, [r3, #8]
 80030ac:	e020      	b.n	80030f0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a16      	ldr	r2, [pc, #88]	@ (800310c <HAL_ADC_Start+0x164>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d11b      	bne.n	80030f0 <HAL_ADC_Start+0x148>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d114      	bne.n	80030f0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	e00b      	b.n	80030f0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030dc:	f043 0210 	orr.w	r2, r3, #16
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e8:	f043 0201 	orr.w	r2, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	20000010 	.word	0x20000010
 8003104:	431bde83 	.word	0x431bde83
 8003108:	40012300 	.word	0x40012300
 800310c:	40012000 	.word	0x40012000

08003110 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800311e:	2b01      	cmp	r3, #1
 8003120:	d101      	bne.n	8003126 <HAL_ADC_Stop+0x16>
 8003122:	2302      	movs	r3, #2
 8003124:	e021      	b.n	800316a <HAL_ADC_Stop+0x5a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0201 	bic.w	r2, r2, #1
 800313c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003150:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003154:	f023 0301 	bic.w	r3, r3, #1
 8003158:	f043 0201 	orr.w	r2, r3, #1
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr

08003176 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003192:	d113      	bne.n	80031bc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800319e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031a2:	d10b      	bne.n	80031bc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	f043 0220 	orr.w	r2, r3, #32
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e063      	b.n	8003284 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80031bc:	f7ff fe80 	bl	8002ec0 <HAL_GetTick>
 80031c0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031c2:	e021      	b.n	8003208 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ca:	d01d      	beq.n	8003208 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d007      	beq.n	80031e2 <HAL_ADC_PollForConversion+0x6c>
 80031d2:	f7ff fe75 	bl	8002ec0 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d212      	bcs.n	8003208 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d00b      	beq.n	8003208 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f4:	f043 0204 	orr.w	r2, r3, #4
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e03d      	b.n	8003284 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b02      	cmp	r3, #2
 8003214:	d1d6      	bne.n	80031c4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f06f 0212 	mvn.w	r2, #18
 800321e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003224:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d123      	bne.n	8003282 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800323e:	2b00      	cmp	r3, #0
 8003240:	d11f      	bne.n	8003282 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003248:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800324c:	2b00      	cmp	r3, #0
 800324e:	d006      	beq.n	800325e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800325a:	2b00      	cmp	r3, #0
 800325c:	d111      	bne.n	8003282 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d105      	bne.n	8003282 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327a:	f043 0201 	orr.w	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x1c>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e113      	b.n	80034ec <HAL_ADC_ConfigChannel+0x244>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b09      	cmp	r3, #9
 80032d2:	d925      	bls.n	8003320 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68d9      	ldr	r1, [r3, #12]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	b29b      	uxth	r3, r3
 80032e0:	461a      	mov	r2, r3
 80032e2:	4613      	mov	r3, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4413      	add	r3, r2
 80032e8:	3b1e      	subs	r3, #30
 80032ea:	2207      	movs	r2, #7
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	43da      	mvns	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	400a      	ands	r2, r1
 80032f8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68d9      	ldr	r1, [r3, #12]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	b29b      	uxth	r3, r3
 800330a:	4618      	mov	r0, r3
 800330c:	4603      	mov	r3, r0
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	4403      	add	r3, r0
 8003312:	3b1e      	subs	r3, #30
 8003314:	409a      	lsls	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	e022      	b.n	8003366 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6919      	ldr	r1, [r3, #16]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	b29b      	uxth	r3, r3
 800332c:	461a      	mov	r2, r3
 800332e:	4613      	mov	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4413      	add	r3, r2
 8003334:	2207      	movs	r2, #7
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	400a      	ands	r2, r1
 8003342:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6919      	ldr	r1, [r3, #16]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	689a      	ldr	r2, [r3, #8]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	b29b      	uxth	r3, r3
 8003354:	4618      	mov	r0, r3
 8003356:	4603      	mov	r3, r0
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4403      	add	r3, r0
 800335c:	409a      	lsls	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	2b06      	cmp	r3, #6
 800336c:	d824      	bhi.n	80033b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	4613      	mov	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	4413      	add	r3, r2
 800337e:	3b05      	subs	r3, #5
 8003380:	221f      	movs	r2, #31
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43da      	mvns	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	400a      	ands	r2, r1
 800338e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	b29b      	uxth	r3, r3
 800339c:	4618      	mov	r0, r3
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	3b05      	subs	r3, #5
 80033aa:	fa00 f203 	lsl.w	r2, r0, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80033b6:	e04c      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	2b0c      	cmp	r3, #12
 80033be:	d824      	bhi.n	800340a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685a      	ldr	r2, [r3, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	3b23      	subs	r3, #35	@ 0x23
 80033d2:	221f      	movs	r2, #31
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43da      	mvns	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	400a      	ands	r2, r1
 80033e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	4618      	mov	r0, r3
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	3b23      	subs	r3, #35	@ 0x23
 80033fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	631a      	str	r2, [r3, #48]	@ 0x30
 8003408:	e023      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	3b41      	subs	r3, #65	@ 0x41
 800341c:	221f      	movs	r2, #31
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43da      	mvns	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	400a      	ands	r2, r1
 800342a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	b29b      	uxth	r3, r3
 8003438:	4618      	mov	r0, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	3b41      	subs	r3, #65	@ 0x41
 8003446:	fa00 f203 	lsl.w	r2, r0, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003452:	4b29      	ldr	r3, [pc, #164]	@ (80034f8 <HAL_ADC_ConfigChannel+0x250>)
 8003454:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a28      	ldr	r2, [pc, #160]	@ (80034fc <HAL_ADC_ConfigChannel+0x254>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d10f      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1d8>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b12      	cmp	r3, #18
 8003466:	d10b      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <HAL_ADC_ConfigChannel+0x254>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d12b      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1c      	ldr	r2, [pc, #112]	@ (8003500 <HAL_ADC_ConfigChannel+0x258>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d003      	beq.n	800349c <HAL_ADC_ConfigChannel+0x1f4>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2b11      	cmp	r3, #17
 800349a:	d122      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a11      	ldr	r2, [pc, #68]	@ (8003500 <HAL_ADC_ConfigChannel+0x258>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d111      	bne.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034be:	4b11      	ldr	r3, [pc, #68]	@ (8003504 <HAL_ADC_ConfigChannel+0x25c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a11      	ldr	r2, [pc, #68]	@ (8003508 <HAL_ADC_ConfigChannel+0x260>)
 80034c4:	fba2 2303 	umull	r2, r3, r2, r3
 80034c8:	0c9a      	lsrs	r2, r3, #18
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034d4:	e002      	b.n	80034dc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	3b01      	subs	r3, #1
 80034da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f9      	bne.n	80034d6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40012300 	.word	0x40012300
 80034fc:	40012000 	.word	0x40012000
 8003500:	10000012 	.word	0x10000012
 8003504:	20000010 	.word	0x20000010
 8003508:	431bde83 	.word	0x431bde83

0800350c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003514:	4b79      	ldr	r3, [pc, #484]	@ (80036fc <ADC_Init+0x1f0>)
 8003516:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	431a      	orrs	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003540:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	691b      	ldr	r3, [r3, #16]
 800354c:	021a      	lsls	r2, r3, #8
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003564:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6899      	ldr	r1, [r3, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68da      	ldr	r2, [r3, #12]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359e:	4a58      	ldr	r2, [pc, #352]	@ (8003700 <ADC_Init+0x1f4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d022      	beq.n	80035ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689a      	ldr	r2, [r3, #8]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6899      	ldr	r1, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	430a      	orrs	r2, r1
 80035c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	6899      	ldr	r1, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	e00f      	b.n	800360a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003608:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 0202 	bic.w	r2, r2, #2
 8003618:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6899      	ldr	r1, [r3, #8]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	7e1b      	ldrb	r3, [r3, #24]
 8003624:	005a      	lsls	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d01b      	beq.n	8003670 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003646:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003656:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6859      	ldr	r1, [r3, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	3b01      	subs	r3, #1
 8003664:	035a      	lsls	r2, r3, #13
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]
 800366e:	e007      	b.n	8003680 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800367e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800368e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	3b01      	subs	r3, #1
 800369c:	051a      	lsls	r2, r3, #20
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80036b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6899      	ldr	r1, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036c2:	025a      	lsls	r2, r3, #9
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6899      	ldr	r1, [r3, #8]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	029a      	lsls	r2, r3, #10
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	609a      	str	r2, [r3, #8]
}
 80036f0:	bf00      	nop
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	40012300 	.word	0x40012300
 8003700:	0f000001 	.word	0x0f000001

08003704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003714:	4b0c      	ldr	r3, [pc, #48]	@ (8003748 <__NVIC_SetPriorityGrouping+0x44>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800371a:	68ba      	ldr	r2, [r7, #8]
 800371c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003720:	4013      	ands	r3, r2
 8003722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800372c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003736:	4a04      	ldr	r2, [pc, #16]	@ (8003748 <__NVIC_SetPriorityGrouping+0x44>)
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	60d3      	str	r3, [r2, #12]
}
 800373c:	bf00      	nop
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr
 8003748:	e000ed00 	.word	0xe000ed00

0800374c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003750:	4b04      	ldr	r3, [pc, #16]	@ (8003764 <__NVIC_GetPriorityGrouping+0x18>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	0a1b      	lsrs	r3, r3, #8
 8003756:	f003 0307 	and.w	r3, r3, #7
}
 800375a:	4618      	mov	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	4603      	mov	r3, r0
 8003770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	2b00      	cmp	r3, #0
 8003778:	db0b      	blt.n	8003792 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	f003 021f 	and.w	r2, r3, #31
 8003780:	4907      	ldr	r1, [pc, #28]	@ (80037a0 <__NVIC_EnableIRQ+0x38>)
 8003782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003786:	095b      	lsrs	r3, r3, #5
 8003788:	2001      	movs	r0, #1
 800378a:	fa00 f202 	lsl.w	r2, r0, r2
 800378e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000e100 	.word	0xe000e100

080037a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	6039      	str	r1, [r7, #0]
 80037ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	db0a      	blt.n	80037ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	b2da      	uxtb	r2, r3
 80037bc:	490c      	ldr	r1, [pc, #48]	@ (80037f0 <__NVIC_SetPriority+0x4c>)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	0112      	lsls	r2, r2, #4
 80037c4:	b2d2      	uxtb	r2, r2
 80037c6:	440b      	add	r3, r1
 80037c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037cc:	e00a      	b.n	80037e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	4908      	ldr	r1, [pc, #32]	@ (80037f4 <__NVIC_SetPriority+0x50>)
 80037d4:	79fb      	ldrb	r3, [r7, #7]
 80037d6:	f003 030f 	and.w	r3, r3, #15
 80037da:	3b04      	subs	r3, #4
 80037dc:	0112      	lsls	r2, r2, #4
 80037de:	b2d2      	uxtb	r2, r2
 80037e0:	440b      	add	r3, r1
 80037e2:	761a      	strb	r2, [r3, #24]
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr
 80037f0:	e000e100 	.word	0xe000e100
 80037f4:	e000ed00 	.word	0xe000ed00

080037f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b089      	sub	sp, #36	@ 0x24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	f1c3 0307 	rsb	r3, r3, #7
 8003812:	2b04      	cmp	r3, #4
 8003814:	bf28      	it	cs
 8003816:	2304      	movcs	r3, #4
 8003818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	3304      	adds	r3, #4
 800381e:	2b06      	cmp	r3, #6
 8003820:	d902      	bls.n	8003828 <NVIC_EncodePriority+0x30>
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	3b03      	subs	r3, #3
 8003826:	e000      	b.n	800382a <NVIC_EncodePriority+0x32>
 8003828:	2300      	movs	r3, #0
 800382a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800382c:	f04f 32ff 	mov.w	r2, #4294967295
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43da      	mvns	r2, r3
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	401a      	ands	r2, r3
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003840:	f04f 31ff 	mov.w	r1, #4294967295
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	fa01 f303 	lsl.w	r3, r1, r3
 800384a:	43d9      	mvns	r1, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003850:	4313      	orrs	r3, r2
         );
}
 8003852:	4618      	mov	r0, r3
 8003854:	3724      	adds	r7, #36	@ 0x24
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
	...

08003860 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3b01      	subs	r3, #1
 800386c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003870:	d301      	bcc.n	8003876 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003872:	2301      	movs	r3, #1
 8003874:	e00f      	b.n	8003896 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003876:	4a0a      	ldr	r2, [pc, #40]	@ (80038a0 <SysTick_Config+0x40>)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3b01      	subs	r3, #1
 800387c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800387e:	210f      	movs	r1, #15
 8003880:	f04f 30ff 	mov.w	r0, #4294967295
 8003884:	f7ff ff8e 	bl	80037a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003888:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <SysTick_Config+0x40>)
 800388a:	2200      	movs	r2, #0
 800388c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800388e:	4b04      	ldr	r3, [pc, #16]	@ (80038a0 <SysTick_Config+0x40>)
 8003890:	2207      	movs	r2, #7
 8003892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	e000e010 	.word	0xe000e010

080038a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f7ff ff29 	bl	8003704 <__NVIC_SetPriorityGrouping>
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b086      	sub	sp, #24
 80038be:	af00      	add	r7, sp, #0
 80038c0:	4603      	mov	r3, r0
 80038c2:	60b9      	str	r1, [r7, #8]
 80038c4:	607a      	str	r2, [r7, #4]
 80038c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038c8:	2300      	movs	r3, #0
 80038ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038cc:	f7ff ff3e 	bl	800374c <__NVIC_GetPriorityGrouping>
 80038d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	68b9      	ldr	r1, [r7, #8]
 80038d6:	6978      	ldr	r0, [r7, #20]
 80038d8:	f7ff ff8e 	bl	80037f8 <NVIC_EncodePriority>
 80038dc:	4602      	mov	r2, r0
 80038de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038e2:	4611      	mov	r1, r2
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff ff5d 	bl	80037a4 <__NVIC_SetPriority>
}
 80038ea:	bf00      	nop
 80038ec:	3718      	adds	r7, #24
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b082      	sub	sp, #8
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	4603      	mov	r3, r0
 80038fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff ff31 	bl	8003768 <__NVIC_EnableIRQ>
}
 8003906:	bf00      	nop
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b082      	sub	sp, #8
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff ffa2 	bl	8003860 <SysTick_Config>
 800391c:	4603      	mov	r3, r0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b084      	sub	sp, #16
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003932:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003934:	f7ff fac4 	bl	8002ec0 <HAL_GetTick>
 8003938:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b02      	cmp	r3, #2
 8003944:	d008      	beq.n	8003958 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2280      	movs	r2, #128	@ 0x80
 800394a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e052      	b.n	80039fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0216 	bic.w	r2, r2, #22
 8003966:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	695a      	ldr	r2, [r3, #20]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003976:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397c:	2b00      	cmp	r3, #0
 800397e:	d103      	bne.n	8003988 <HAL_DMA_Abort+0x62>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003984:	2b00      	cmp	r3, #0
 8003986:	d007      	beq.n	8003998 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0208 	bic.w	r2, r2, #8
 8003996:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0201 	bic.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a8:	e013      	b.n	80039d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039aa:	f7ff fa89 	bl	8002ec0 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b05      	cmp	r3, #5
 80039b6:	d90c      	bls.n	80039d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2220      	movs	r2, #32
 80039bc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2203      	movs	r2, #3
 80039c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e015      	b.n	80039fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0301 	and.w	r3, r3, #1
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d1e4      	bne.n	80039aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e4:	223f      	movs	r2, #63	@ 0x3f
 80039e6:	409a      	lsls	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d004      	beq.n	8003a24 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2280      	movs	r2, #128	@ 0x80
 8003a1e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e00c      	b.n	8003a3e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2205      	movs	r2, #5
 8003a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0201 	bic.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
	...

08003a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b089      	sub	sp, #36	@ 0x24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a56:	2300      	movs	r3, #0
 8003a58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a62:	2300      	movs	r3, #0
 8003a64:	61fb      	str	r3, [r7, #28]
 8003a66:	e159      	b.n	8003d1c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a68:	2201      	movs	r2, #1
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	4013      	ands	r3, r2
 8003a7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a7c:	693a      	ldr	r2, [r7, #16]
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	f040 8148 	bne.w	8003d16 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d005      	beq.n	8003a9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d130      	bne.n	8003b00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	68da      	ldr	r2, [r3, #12]
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	43db      	mvns	r3, r3
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	091b      	lsrs	r3, r3, #4
 8003aea:	f003 0201 	and.w	r2, r3, #1
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d017      	beq.n	8003b3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	2203      	movs	r2, #3
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	4013      	ands	r3, r2
 8003b22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	69ba      	ldr	r2, [r7, #24]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 0303 	and.w	r3, r3, #3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d123      	bne.n	8003b90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	08da      	lsrs	r2, r3, #3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3208      	adds	r2, #8
 8003b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	220f      	movs	r2, #15
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	43db      	mvns	r3, r3
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	08da      	lsrs	r2, r3, #3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	3208      	adds	r2, #8
 8003b8a:	69b9      	ldr	r1, [r7, #24]
 8003b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f003 0203 	and.w	r2, r3, #3
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 80a2 	beq.w	8003d16 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	4b57      	ldr	r3, [pc, #348]	@ (8003d34 <HAL_GPIO_Init+0x2e8>)
 8003bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bda:	4a56      	ldr	r2, [pc, #344]	@ (8003d34 <HAL_GPIO_Init+0x2e8>)
 8003bdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003be2:	4b54      	ldr	r3, [pc, #336]	@ (8003d34 <HAL_GPIO_Init+0x2e8>)
 8003be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bee:	4a52      	ldr	r2, [pc, #328]	@ (8003d38 <HAL_GPIO_Init+0x2ec>)
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	089b      	lsrs	r3, r3, #2
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	220f      	movs	r2, #15
 8003c06:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a49      	ldr	r2, [pc, #292]	@ (8003d3c <HAL_GPIO_Init+0x2f0>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d019      	beq.n	8003c4e <HAL_GPIO_Init+0x202>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a48      	ldr	r2, [pc, #288]	@ (8003d40 <HAL_GPIO_Init+0x2f4>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d013      	beq.n	8003c4a <HAL_GPIO_Init+0x1fe>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a47      	ldr	r2, [pc, #284]	@ (8003d44 <HAL_GPIO_Init+0x2f8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d00d      	beq.n	8003c46 <HAL_GPIO_Init+0x1fa>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a46      	ldr	r2, [pc, #280]	@ (8003d48 <HAL_GPIO_Init+0x2fc>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d007      	beq.n	8003c42 <HAL_GPIO_Init+0x1f6>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a45      	ldr	r2, [pc, #276]	@ (8003d4c <HAL_GPIO_Init+0x300>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d101      	bne.n	8003c3e <HAL_GPIO_Init+0x1f2>
 8003c3a:	2304      	movs	r3, #4
 8003c3c:	e008      	b.n	8003c50 <HAL_GPIO_Init+0x204>
 8003c3e:	2307      	movs	r3, #7
 8003c40:	e006      	b.n	8003c50 <HAL_GPIO_Init+0x204>
 8003c42:	2303      	movs	r3, #3
 8003c44:	e004      	b.n	8003c50 <HAL_GPIO_Init+0x204>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e002      	b.n	8003c50 <HAL_GPIO_Init+0x204>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <HAL_GPIO_Init+0x204>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	69fa      	ldr	r2, [r7, #28]
 8003c52:	f002 0203 	and.w	r2, r2, #3
 8003c56:	0092      	lsls	r2, r2, #2
 8003c58:	4093      	lsls	r3, r2
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c60:	4935      	ldr	r1, [pc, #212]	@ (8003d38 <HAL_GPIO_Init+0x2ec>)
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	089b      	lsrs	r3, r3, #2
 8003c66:	3302      	adds	r3, #2
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c6e:	4b38      	ldr	r3, [pc, #224]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	43db      	mvns	r3, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c92:	4a2f      	ldr	r2, [pc, #188]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c98:	4b2d      	ldr	r3, [pc, #180]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d003      	beq.n	8003cbc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cbc:	4a24      	ldr	r2, [pc, #144]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cc2:	4b23      	ldr	r3, [pc, #140]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ce6:	4a1a      	ldr	r2, [pc, #104]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003ce8:	69bb      	ldr	r3, [r7, #24]
 8003cea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cec:	4b18      	ldr	r3, [pc, #96]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	43db      	mvns	r3, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d10:	4a0f      	ldr	r2, [pc, #60]	@ (8003d50 <HAL_GPIO_Init+0x304>)
 8003d12:	69bb      	ldr	r3, [r7, #24]
 8003d14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	3301      	adds	r3, #1
 8003d1a:	61fb      	str	r3, [r7, #28]
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	2b0f      	cmp	r3, #15
 8003d20:	f67f aea2 	bls.w	8003a68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d24:	bf00      	nop
 8003d26:	bf00      	nop
 8003d28:	3724      	adds	r7, #36	@ 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40023800 	.word	0x40023800
 8003d38:	40013800 	.word	0x40013800
 8003d3c:	40020000 	.word	0x40020000
 8003d40:	40020400 	.word	0x40020400
 8003d44:	40020800 	.word	0x40020800
 8003d48:	40020c00 	.word	0x40020c00
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	40013c00 	.word	0x40013c00

08003d54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	807b      	strh	r3, [r7, #2]
 8003d60:	4613      	mov	r3, r2
 8003d62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d64:	787b      	ldrb	r3, [r7, #1]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d6a:	887a      	ldrh	r2, [r7, #2]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d70:	e003      	b.n	8003d7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d72:	887b      	ldrh	r3, [r7, #2]
 8003d74:	041a      	lsls	r2, r3, #16
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	619a      	str	r2, [r3, #24]
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b085      	sub	sp, #20
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	460b      	mov	r3, r1
 8003d90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d98:	887a      	ldrh	r2, [r7, #2]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	041a      	lsls	r2, r3, #16
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	43d9      	mvns	r1, r3
 8003da4:	887b      	ldrh	r3, [r7, #2]
 8003da6:	400b      	ands	r3, r1
 8003da8:	431a      	orrs	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	619a      	str	r2, [r3, #24]
}
 8003dae:	bf00      	nop
 8003db0:	3714      	adds	r7, #20
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
	...

08003dbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b082      	sub	sp, #8
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003dc6:	4b08      	ldr	r3, [pc, #32]	@ (8003de8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	88fb      	ldrh	r3, [r7, #6]
 8003dcc:	4013      	ands	r3, r2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d006      	beq.n	8003de0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dd2:	4a05      	ldr	r2, [pc, #20]	@ (8003de8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dd4:	88fb      	ldrh	r3, [r7, #6]
 8003dd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003dd8:	88fb      	ldrh	r3, [r7, #6]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fd ffe6 	bl	8001dac <HAL_GPIO_EXTI_Callback>
  }
}
 8003de0:	bf00      	nop
 8003de2:	3708      	adds	r7, #8
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40013c00 	.word	0x40013c00

08003dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e267      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d075      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e0a:	4b88      	ldr	r3, [pc, #544]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d00c      	beq.n	8003e30 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e16:	4b85      	ldr	r3, [pc, #532]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d112      	bne.n	8003e48 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e22:	4b82      	ldr	r3, [pc, #520]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e2e:	d10b      	bne.n	8003e48 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e30:	4b7e      	ldr	r3, [pc, #504]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d05b      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x108>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d157      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e242      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e50:	d106      	bne.n	8003e60 <HAL_RCC_OscConfig+0x74>
 8003e52:	4b76      	ldr	r3, [pc, #472]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a75      	ldr	r2, [pc, #468]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	e01d      	b.n	8003e9c <HAL_RCC_OscConfig+0xb0>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0x98>
 8003e6a:	4b70      	ldr	r3, [pc, #448]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a6f      	ldr	r2, [pc, #444]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b6d      	ldr	r3, [pc, #436]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a6c      	ldr	r2, [pc, #432]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e00b      	b.n	8003e9c <HAL_RCC_OscConfig+0xb0>
 8003e84:	4b69      	ldr	r3, [pc, #420]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a68      	ldr	r2, [pc, #416]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	4b66      	ldr	r3, [pc, #408]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a65      	ldr	r2, [pc, #404]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d013      	beq.n	8003ecc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7ff f80c 	bl	8002ec0 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eac:	f7ff f808 	bl	8002ec0 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	@ 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e207      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ebe:	4b5b      	ldr	r3, [pc, #364]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0xc0>
 8003eca:	e014      	b.n	8003ef6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ecc:	f7fe fff8 	bl	8002ec0 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed4:	f7fe fff4 	bl	8002ec0 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b64      	cmp	r3, #100	@ 0x64
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e1f3      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee6:	4b51      	ldr	r3, [pc, #324]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0xe8>
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d063      	beq.n	8003fca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f02:	4b4a      	ldr	r3, [pc, #296]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f0e:	4b47      	ldr	r3, [pc, #284]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d11c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f1a:	4b44      	ldr	r3, [pc, #272]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d116      	bne.n	8003f54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f26:	4b41      	ldr	r3, [pc, #260]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_RCC_OscConfig+0x152>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d001      	beq.n	8003f3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e1c7      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4937      	ldr	r1, [pc, #220]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f52:	e03a      	b.n	8003fca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d020      	beq.n	8003f9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f5c:	4b34      	ldr	r3, [pc, #208]	@ (8004030 <HAL_RCC_OscConfig+0x244>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f62:	f7fe ffad 	bl	8002ec0 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f6a:	f7fe ffa9 	bl	8002ec0 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e1a8      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0f0      	beq.n	8003f6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f88:	4b28      	ldr	r3, [pc, #160]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4925      	ldr	r1, [pc, #148]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	600b      	str	r3, [r1, #0]
 8003f9c:	e015      	b.n	8003fca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9e:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <HAL_RCC_OscConfig+0x244>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa4:	f7fe ff8c 	bl	8002ec0 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fac:	f7fe ff88 	bl	8002ec0 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e187      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d036      	beq.n	8004044 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d016      	beq.n	800400c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fde:	4b15      	ldr	r3, [pc, #84]	@ (8004034 <HAL_RCC_OscConfig+0x248>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe4:	f7fe ff6c 	bl	8002ec0 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fec:	f7fe ff68 	bl	8002ec0 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e167      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8004000:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f0      	beq.n	8003fec <HAL_RCC_OscConfig+0x200>
 800400a:	e01b      	b.n	8004044 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800400c:	4b09      	ldr	r3, [pc, #36]	@ (8004034 <HAL_RCC_OscConfig+0x248>)
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004012:	f7fe ff55 	bl	8002ec0 <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004018:	e00e      	b.n	8004038 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800401a:	f7fe ff51 	bl	8002ec0 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d907      	bls.n	8004038 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e150      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
 800402c:	40023800 	.word	0x40023800
 8004030:	42470000 	.word	0x42470000
 8004034:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004038:	4b88      	ldr	r3, [pc, #544]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800403a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1ea      	bne.n	800401a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 8097 	beq.w	8004180 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004052:	2300      	movs	r3, #0
 8004054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004056:	4b81      	ldr	r3, [pc, #516]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10f      	bne.n	8004082 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004062:	2300      	movs	r3, #0
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	4b7d      	ldr	r3, [pc, #500]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	4a7c      	ldr	r2, [pc, #496]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800406c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004070:	6413      	str	r3, [r2, #64]	@ 0x40
 8004072:	4b7a      	ldr	r3, [pc, #488]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407e:	2301      	movs	r3, #1
 8004080:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004082:	4b77      	ldr	r3, [pc, #476]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408a:	2b00      	cmp	r3, #0
 800408c:	d118      	bne.n	80040c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800408e:	4b74      	ldr	r3, [pc, #464]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a73      	ldr	r2, [pc, #460]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 8004094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409a:	f7fe ff11 	bl	8002ec0 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a2:	f7fe ff0d 	bl	8002ec0 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e10c      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b4:	4b6a      	ldr	r3, [pc, #424]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0f0      	beq.n	80040a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x2ea>
 80040c8:	4b64      	ldr	r3, [pc, #400]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040cc:	4a63      	ldr	r2, [pc, #396]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80040d4:	e01c      	b.n	8004110 <HAL_RCC_OscConfig+0x324>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	2b05      	cmp	r3, #5
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x30c>
 80040de:	4b5f      	ldr	r3, [pc, #380]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e2:	4a5e      	ldr	r2, [pc, #376]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040e4:	f043 0304 	orr.w	r3, r3, #4
 80040e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ea:	4b5c      	ldr	r3, [pc, #368]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ee:	4a5b      	ldr	r2, [pc, #364]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80040f6:	e00b      	b.n	8004110 <HAL_RCC_OscConfig+0x324>
 80040f8:	4b58      	ldr	r3, [pc, #352]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040fc:	4a57      	ldr	r2, [pc, #348]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040fe:	f023 0301 	bic.w	r3, r3, #1
 8004102:	6713      	str	r3, [r2, #112]	@ 0x70
 8004104:	4b55      	ldr	r3, [pc, #340]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004108:	4a54      	ldr	r2, [pc, #336]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800410a:	f023 0304 	bic.w	r3, r3, #4
 800410e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d015      	beq.n	8004144 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004118:	f7fe fed2 	bl	8002ec0 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800411e:	e00a      	b.n	8004136 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004120:	f7fe fece 	bl	8002ec0 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e0cb      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004136:	4b49      	ldr	r3, [pc, #292]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0ee      	beq.n	8004120 <HAL_RCC_OscConfig+0x334>
 8004142:	e014      	b.n	800416e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004144:	f7fe febc 	bl	8002ec0 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800414a:	e00a      	b.n	8004162 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800414c:	f7fe feb8 	bl	8002ec0 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e0b5      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004162:	4b3e      	ldr	r3, [pc, #248]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1ee      	bne.n	800414c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800416e:	7dfb      	ldrb	r3, [r7, #23]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d105      	bne.n	8004180 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004174:	4b39      	ldr	r3, [pc, #228]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	4a38      	ldr	r2, [pc, #224]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800417a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800417e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 80a1 	beq.w	80042cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800418a:	4b34      	ldr	r3, [pc, #208]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	2b08      	cmp	r3, #8
 8004194:	d05c      	beq.n	8004250 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d141      	bne.n	8004222 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800419e:	4b31      	ldr	r3, [pc, #196]	@ (8004264 <HAL_RCC_OscConfig+0x478>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a4:	f7fe fe8c 	bl	8002ec0 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ac:	f7fe fe88 	bl	8002ec0 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e087      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041be:	4b27      	ldr	r3, [pc, #156]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69da      	ldr	r2, [r3, #28]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	019b      	lsls	r3, r3, #6
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	3b01      	subs	r3, #1
 80041e4:	041b      	lsls	r3, r3, #16
 80041e6:	431a      	orrs	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	061b      	lsls	r3, r3, #24
 80041ee:	491b      	ldr	r1, [pc, #108]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004264 <HAL_RCC_OscConfig+0x478>)
 80041f6:	2201      	movs	r2, #1
 80041f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fa:	f7fe fe61 	bl	8002ec0 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004202:	f7fe fe5d 	bl	8002ec0 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e05c      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004214:	4b11      	ldr	r3, [pc, #68]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x416>
 8004220:	e054      	b.n	80042cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004222:	4b10      	ldr	r3, [pc, #64]	@ (8004264 <HAL_RCC_OscConfig+0x478>)
 8004224:	2200      	movs	r2, #0
 8004226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004228:	f7fe fe4a 	bl	8002ec0 <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004230:	f7fe fe46 	bl	8002ec0 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e045      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1f0      	bne.n	8004230 <HAL_RCC_OscConfig+0x444>
 800424e:	e03d      	b.n	80042cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d107      	bne.n	8004268 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e038      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
 800425c:	40023800 	.word	0x40023800
 8004260:	40007000 	.word	0x40007000
 8004264:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004268:	4b1b      	ldr	r3, [pc, #108]	@ (80042d8 <HAL_RCC_OscConfig+0x4ec>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d028      	beq.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004280:	429a      	cmp	r2, r3
 8004282:	d121      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800428e:	429a      	cmp	r2, r3
 8004290:	d11a      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004298:	4013      	ands	r3, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800429e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d111      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ae:	085b      	lsrs	r3, r3, #1
 80042b0:	3b01      	subs	r3, #1
 80042b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d107      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d001      	beq.n	80042cc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40023800 	.word	0x40023800

080042dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0cc      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042f0:	4b68      	ldr	r3, [pc, #416]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d90c      	bls.n	8004318 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fe:	4b65      	ldr	r3, [pc, #404]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004306:	4b63      	ldr	r3, [pc, #396]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0b8      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d020      	beq.n	8004366 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004330:	4b59      	ldr	r3, [pc, #356]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a58      	ldr	r2, [pc, #352]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800433a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004348:	4b53      	ldr	r3, [pc, #332]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	4a52      	ldr	r2, [pc, #328]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800434e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004352:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004354:	4b50      	ldr	r3, [pc, #320]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	494d      	ldr	r1, [pc, #308]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004362:	4313      	orrs	r3, r2
 8004364:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d044      	beq.n	80043fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d107      	bne.n	800438a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437a:	4b47      	ldr	r3, [pc, #284]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d119      	bne.n	80043ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e07f      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d003      	beq.n	800439a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004396:	2b03      	cmp	r3, #3
 8004398:	d107      	bne.n	80043aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800439a:	4b3f      	ldr	r3, [pc, #252]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e06f      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e067      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ba:	4b37      	ldr	r3, [pc, #220]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f023 0203 	bic.w	r2, r3, #3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4934      	ldr	r1, [pc, #208]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043cc:	f7fe fd78 	bl	8002ec0 <HAL_GetTick>
 80043d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d2:	e00a      	b.n	80043ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043d4:	f7fe fd74 	bl	8002ec0 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e04f      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 020c 	and.w	r2, r3, #12
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d1eb      	bne.n	80043d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043fc:	4b25      	ldr	r3, [pc, #148]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d20c      	bcs.n	8004424 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440a:	4b22      	ldr	r3, [pc, #136]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	b2d2      	uxtb	r2, r2
 8004410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004412:	4b20      	ldr	r3, [pc, #128]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	429a      	cmp	r2, r3
 800441e:	d001      	beq.n	8004424 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e032      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d008      	beq.n	8004442 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004430:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	4916      	ldr	r1, [pc, #88]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800443e:	4313      	orrs	r3, r2
 8004440:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b00      	cmp	r3, #0
 800444c:	d009      	beq.n	8004462 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800444e:	4b12      	ldr	r3, [pc, #72]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	490e      	ldr	r1, [pc, #56]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	4313      	orrs	r3, r2
 8004460:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004462:	f000 f821 	bl	80044a8 <HAL_RCC_GetSysClockFreq>
 8004466:	4602      	mov	r2, r0
 8004468:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	091b      	lsrs	r3, r3, #4
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	490a      	ldr	r1, [pc, #40]	@ (800449c <HAL_RCC_ClockConfig+0x1c0>)
 8004474:	5ccb      	ldrb	r3, [r1, r3]
 8004476:	fa22 f303 	lsr.w	r3, r2, r3
 800447a:	4a09      	ldr	r2, [pc, #36]	@ (80044a0 <HAL_RCC_ClockConfig+0x1c4>)
 800447c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800447e:	4b09      	ldr	r3, [pc, #36]	@ (80044a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f7fe fcd8 	bl	8002e38 <HAL_InitTick>

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40023c00 	.word	0x40023c00
 8004498:	40023800 	.word	0x40023800
 800449c:	0800b950 	.word	0x0800b950
 80044a0:	20000010 	.word	0x20000010
 80044a4:	20000014 	.word	0x20000014

080044a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044ac:	b090      	sub	sp, #64	@ 0x40
 80044ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044c0:	4b59      	ldr	r3, [pc, #356]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 030c 	and.w	r3, r3, #12
 80044c8:	2b08      	cmp	r3, #8
 80044ca:	d00d      	beq.n	80044e8 <HAL_RCC_GetSysClockFreq+0x40>
 80044cc:	2b08      	cmp	r3, #8
 80044ce:	f200 80a1 	bhi.w	8004614 <HAL_RCC_GetSysClockFreq+0x16c>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0x34>
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	d003      	beq.n	80044e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80044da:	e09b      	b.n	8004614 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044dc:	4b53      	ldr	r3, [pc, #332]	@ (800462c <HAL_RCC_GetSysClockFreq+0x184>)
 80044de:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80044e0:	e09b      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044e2:	4b53      	ldr	r3, [pc, #332]	@ (8004630 <HAL_RCC_GetSysClockFreq+0x188>)
 80044e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80044e6:	e098      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044e8:	4b4f      	ldr	r3, [pc, #316]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044f2:	4b4d      	ldr	r3, [pc, #308]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d028      	beq.n	8004550 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	099b      	lsrs	r3, r3, #6
 8004504:	2200      	movs	r2, #0
 8004506:	623b      	str	r3, [r7, #32]
 8004508:	627a      	str	r2, [r7, #36]	@ 0x24
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004510:	2100      	movs	r1, #0
 8004512:	4b47      	ldr	r3, [pc, #284]	@ (8004630 <HAL_RCC_GetSysClockFreq+0x188>)
 8004514:	fb03 f201 	mul.w	r2, r3, r1
 8004518:	2300      	movs	r3, #0
 800451a:	fb00 f303 	mul.w	r3, r0, r3
 800451e:	4413      	add	r3, r2
 8004520:	4a43      	ldr	r2, [pc, #268]	@ (8004630 <HAL_RCC_GetSysClockFreq+0x188>)
 8004522:	fba0 1202 	umull	r1, r2, r0, r2
 8004526:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004528:	460a      	mov	r2, r1
 800452a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800452c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800452e:	4413      	add	r3, r2
 8004530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004534:	2200      	movs	r2, #0
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	61fa      	str	r2, [r7, #28]
 800453a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800453e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004542:	f7fc fb39 	bl	8000bb8 <__aeabi_uldivmod>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4613      	mov	r3, r2
 800454c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800454e:	e053      	b.n	80045f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004550:	4b35      	ldr	r3, [pc, #212]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	099b      	lsrs	r3, r3, #6
 8004556:	2200      	movs	r2, #0
 8004558:	613b      	str	r3, [r7, #16]
 800455a:	617a      	str	r2, [r7, #20]
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004562:	f04f 0b00 	mov.w	fp, #0
 8004566:	4652      	mov	r2, sl
 8004568:	465b      	mov	r3, fp
 800456a:	f04f 0000 	mov.w	r0, #0
 800456e:	f04f 0100 	mov.w	r1, #0
 8004572:	0159      	lsls	r1, r3, #5
 8004574:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004578:	0150      	lsls	r0, r2, #5
 800457a:	4602      	mov	r2, r0
 800457c:	460b      	mov	r3, r1
 800457e:	ebb2 080a 	subs.w	r8, r2, sl
 8004582:	eb63 090b 	sbc.w	r9, r3, fp
 8004586:	f04f 0200 	mov.w	r2, #0
 800458a:	f04f 0300 	mov.w	r3, #0
 800458e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004592:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004596:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800459a:	ebb2 0408 	subs.w	r4, r2, r8
 800459e:	eb63 0509 	sbc.w	r5, r3, r9
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	f04f 0300 	mov.w	r3, #0
 80045aa:	00eb      	lsls	r3, r5, #3
 80045ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045b0:	00e2      	lsls	r2, r4, #3
 80045b2:	4614      	mov	r4, r2
 80045b4:	461d      	mov	r5, r3
 80045b6:	eb14 030a 	adds.w	r3, r4, sl
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	eb45 030b 	adc.w	r3, r5, fp
 80045c0:	607b      	str	r3, [r7, #4]
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045ce:	4629      	mov	r1, r5
 80045d0:	028b      	lsls	r3, r1, #10
 80045d2:	4621      	mov	r1, r4
 80045d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045d8:	4621      	mov	r1, r4
 80045da:	028a      	lsls	r2, r1, #10
 80045dc:	4610      	mov	r0, r2
 80045de:	4619      	mov	r1, r3
 80045e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045e2:	2200      	movs	r2, #0
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	60fa      	str	r2, [r7, #12]
 80045e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045ec:	f7fc fae4 	bl	8000bb8 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4613      	mov	r3, r2
 80045f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80045f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	0c1b      	lsrs	r3, r3, #16
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	3301      	adds	r3, #1
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004608:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800460a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004612:	e002      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004614:	4b05      	ldr	r3, [pc, #20]	@ (800462c <HAL_RCC_GetSysClockFreq+0x184>)
 8004616:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004618:	bf00      	nop
    }
  }
  return sysclockfreq;
 800461a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800461c:	4618      	mov	r0, r3
 800461e:	3740      	adds	r7, #64	@ 0x40
 8004620:	46bd      	mov	sp, r7
 8004622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004626:	bf00      	nop
 8004628:	40023800 	.word	0x40023800
 800462c:	00f42400 	.word	0x00f42400
 8004630:	017d7840 	.word	0x017d7840

08004634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004638:	4b03      	ldr	r3, [pc, #12]	@ (8004648 <HAL_RCC_GetHCLKFreq+0x14>)
 800463a:	681b      	ldr	r3, [r3, #0]
}
 800463c:	4618      	mov	r0, r3
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	20000010 	.word	0x20000010

0800464c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004650:	f7ff fff0 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 8004654:	4602      	mov	r2, r0
 8004656:	4b05      	ldr	r3, [pc, #20]	@ (800466c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	0a9b      	lsrs	r3, r3, #10
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	4903      	ldr	r1, [pc, #12]	@ (8004670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004662:	5ccb      	ldrb	r3, [r1, r3]
 8004664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004668:	4618      	mov	r0, r3
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40023800 	.word	0x40023800
 8004670:	0800b960 	.word	0x0800b960

08004674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004678:	f7ff ffdc 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 800467c:	4602      	mov	r2, r0
 800467e:	4b05      	ldr	r3, [pc, #20]	@ (8004694 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	0b5b      	lsrs	r3, r3, #13
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	4903      	ldr	r1, [pc, #12]	@ (8004698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800468a:	5ccb      	ldrb	r3, [r1, r3]
 800468c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004690:	4618      	mov	r0, r3
 8004692:	bd80      	pop	{r7, pc}
 8004694:	40023800 	.word	0x40023800
 8004698:	0800b960 	.word	0x0800b960

0800469c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e07b      	b.n	80047a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d108      	bne.n	80046c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046be:	d009      	beq.n	80046d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	61da      	str	r2, [r3, #28]
 80046c6:	e005      	b.n	80046d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d106      	bne.n	80046f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f7fe f83c 	bl	800276c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800470a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004726:	431a      	orrs	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	431a      	orrs	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004758:	ea42 0103 	orr.w	r1, r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004760:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	0c1b      	lsrs	r3, r3, #16
 8004772:	f003 0104 	and.w	r1, r3, #4
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477a:	f003 0210 	and.w	r2, r3, #16
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69da      	ldr	r2, [r3, #28]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004794:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b088      	sub	sp, #32
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	603b      	str	r3, [r7, #0]
 80047ba:	4613      	mov	r3, r2
 80047bc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047be:	f7fe fb7f 	bl	8002ec0 <HAL_GetTick>
 80047c2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047c4:	88fb      	ldrh	r3, [r7, #6]
 80047c6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d001      	beq.n	80047d8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047d4:	2302      	movs	r3, #2
 80047d6:	e12a      	b.n	8004a2e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d002      	beq.n	80047e4 <HAL_SPI_Transmit+0x36>
 80047de:	88fb      	ldrh	r3, [r7, #6]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e122      	b.n	8004a2e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d101      	bne.n	80047f6 <HAL_SPI_Transmit+0x48>
 80047f2:	2302      	movs	r3, #2
 80047f4:	e11b      	b.n	8004a2e <HAL_SPI_Transmit+0x280>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2201      	movs	r2, #1
 80047fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2203      	movs	r2, #3
 8004802:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	88fa      	ldrh	r2, [r7, #6]
 8004816:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	88fa      	ldrh	r2, [r7, #6]
 800481c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2200      	movs	r2, #0
 800483a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004844:	d10f      	bne.n	8004866 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004854:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004864:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004870:	2b40      	cmp	r3, #64	@ 0x40
 8004872:	d007      	beq.n	8004884 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004882:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800488c:	d152      	bne.n	8004934 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d002      	beq.n	800489c <HAL_SPI_Transmit+0xee>
 8004896:	8b7b      	ldrh	r3, [r7, #26]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d145      	bne.n	8004928 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a0:	881a      	ldrh	r2, [r3, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ac:	1c9a      	adds	r2, r3, #2
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048c0:	e032      	b.n	8004928 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d112      	bne.n	80048f6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d4:	881a      	ldrh	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e0:	1c9a      	adds	r2, r3, #2
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	3b01      	subs	r3, #1
 80048ee:	b29a      	uxth	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048f4:	e018      	b.n	8004928 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048f6:	f7fe fae3 	bl	8002ec0 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	683a      	ldr	r2, [r7, #0]
 8004902:	429a      	cmp	r2, r3
 8004904:	d803      	bhi.n	800490e <HAL_SPI_Transmit+0x160>
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800490c:	d102      	bne.n	8004914 <HAL_SPI_Transmit+0x166>
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d109      	bne.n	8004928 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e082      	b.n	8004a2e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1c7      	bne.n	80048c2 <HAL_SPI_Transmit+0x114>
 8004932:	e053      	b.n	80049dc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d002      	beq.n	8004942 <HAL_SPI_Transmit+0x194>
 800493c:	8b7b      	ldrh	r3, [r7, #26]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d147      	bne.n	80049d2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	330c      	adds	r3, #12
 800494c:	7812      	ldrb	r2, [r2, #0]
 800494e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004954:	1c5a      	adds	r2, r3, #1
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004968:	e033      	b.n	80049d2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b02      	cmp	r3, #2
 8004976:	d113      	bne.n	80049a0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	330c      	adds	r3, #12
 8004982:	7812      	ldrb	r2, [r2, #0]
 8004984:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004994:	b29b      	uxth	r3, r3
 8004996:	3b01      	subs	r3, #1
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800499e:	e018      	b.n	80049d2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049a0:	f7fe fa8e 	bl	8002ec0 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d803      	bhi.n	80049b8 <HAL_SPI_Transmit+0x20a>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b6:	d102      	bne.n	80049be <HAL_SPI_Transmit+0x210>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d109      	bne.n	80049d2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2201      	movs	r2, #1
 80049c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e02d      	b.n	8004a2e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1c6      	bne.n	800496a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049dc:	69fa      	ldr	r2, [r7, #28]
 80049de:	6839      	ldr	r1, [r7, #0]
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 fbd9 	bl	8005198 <SPI_EndRxTxTransaction>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2220      	movs	r2, #32
 80049f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10a      	bne.n	8004a10 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049fa:	2300      	movs	r3, #0
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	617b      	str	r3, [r7, #20]
 8004a0e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e000      	b.n	8004a2e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
  }
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3720      	adds	r7, #32
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b088      	sub	sp, #32
 8004a3a:	af02      	add	r7, sp, #8
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	603b      	str	r3, [r7, #0]
 8004a42:	4613      	mov	r3, r2
 8004a44:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d001      	beq.n	8004a56 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004a52:	2302      	movs	r3, #2
 8004a54:	e104      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d002      	beq.n	8004a62 <HAL_SPI_Receive+0x2c>
 8004a5c:	88fb      	ldrh	r3, [r7, #6]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e0fc      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a6e:	d112      	bne.n	8004a96 <HAL_SPI_Receive+0x60>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d10e      	bne.n	8004a96 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2204      	movs	r2, #4
 8004a7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a80:	88fa      	ldrh	r2, [r7, #6]
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	4613      	mov	r3, r2
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	68b9      	ldr	r1, [r7, #8]
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 f8eb 	bl	8004c68 <HAL_SPI_TransmitReceive>
 8004a92:	4603      	mov	r3, r0
 8004a94:	e0e4      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a96:	f7fe fa13 	bl	8002ec0 <HAL_GetTick>
 8004a9a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d101      	bne.n	8004aaa <HAL_SPI_Receive+0x74>
 8004aa6:	2302      	movs	r3, #2
 8004aa8:	e0da      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	88fa      	ldrh	r2, [r7, #6]
 8004aca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	88fa      	ldrh	r2, [r7, #6]
 8004ad0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004af8:	d10f      	bne.n	8004b1a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004b18:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b24:	2b40      	cmp	r3, #64	@ 0x40
 8004b26:	d007      	beq.n	8004b38 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b36:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d170      	bne.n	8004c22 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b40:	e035      	b.n	8004bae <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d115      	bne.n	8004b7c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f103 020c 	add.w	r2, r3, #12
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5c:	7812      	ldrb	r2, [r2, #0]
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b66:	1c5a      	adds	r2, r3, #1
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	3b01      	subs	r3, #1
 8004b74:	b29a      	uxth	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b7a:	e018      	b.n	8004bae <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b7c:	f7fe f9a0 	bl	8002ec0 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	683a      	ldr	r2, [r7, #0]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d803      	bhi.n	8004b94 <HAL_SPI_Receive+0x15e>
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b92:	d102      	bne.n	8004b9a <HAL_SPI_Receive+0x164>
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d109      	bne.n	8004bae <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e058      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1c4      	bne.n	8004b42 <HAL_SPI_Receive+0x10c>
 8004bb8:	e038      	b.n	8004c2c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d113      	bne.n	8004bf0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd2:	b292      	uxth	r2, r2
 8004bd4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bda:	1c9a      	adds	r2, r3, #2
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	3b01      	subs	r3, #1
 8004be8:	b29a      	uxth	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bee:	e018      	b.n	8004c22 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bf0:	f7fe f966 	bl	8002ec0 <HAL_GetTick>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	1ad3      	subs	r3, r2, r3
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d803      	bhi.n	8004c08 <HAL_SPI_Receive+0x1d2>
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c06:	d102      	bne.n	8004c0e <HAL_SPI_Receive+0x1d8>
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d109      	bne.n	8004c22 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e01e      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1c6      	bne.n	8004bba <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	6839      	ldr	r1, [r7, #0]
 8004c30:	68f8      	ldr	r0, [r7, #12]
 8004c32:	f000 fa4b 	bl	80050cc <SPI_EndRxTransaction>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e000      	b.n	8004c60 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
  }
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3718      	adds	r7, #24
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08a      	sub	sp, #40	@ 0x28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
 8004c74:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c76:	2301      	movs	r3, #1
 8004c78:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c7a:	f7fe f921 	bl	8002ec0 <HAL_GetTick>
 8004c7e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c86:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004c8e:	887b      	ldrh	r3, [r7, #2]
 8004c90:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c92:	7ffb      	ldrb	r3, [r7, #31]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d00c      	beq.n	8004cb2 <HAL_SPI_TransmitReceive+0x4a>
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c9e:	d106      	bne.n	8004cae <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d102      	bne.n	8004cae <HAL_SPI_TransmitReceive+0x46>
 8004ca8:	7ffb      	ldrb	r3, [r7, #31]
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d001      	beq.n	8004cb2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004cae:	2302      	movs	r3, #2
 8004cb0:	e17f      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <HAL_SPI_TransmitReceive+0x5c>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <HAL_SPI_TransmitReceive+0x5c>
 8004cbe:	887b      	ldrh	r3, [r7, #2]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e174      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d101      	bne.n	8004cd6 <HAL_SPI_TransmitReceive+0x6e>
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	e16d      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b04      	cmp	r3, #4
 8004ce8:	d003      	beq.n	8004cf2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2205      	movs	r2, #5
 8004cee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	887a      	ldrh	r2, [r7, #2]
 8004d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	887a      	ldrh	r2, [r7, #2]
 8004d08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	887a      	ldrh	r2, [r7, #2]
 8004d14:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	887a      	ldrh	r2, [r7, #2]
 8004d1a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d32:	2b40      	cmp	r3, #64	@ 0x40
 8004d34:	d007      	beq.n	8004d46 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d4e:	d17e      	bne.n	8004e4e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d002      	beq.n	8004d5e <HAL_SPI_TransmitReceive+0xf6>
 8004d58:	8afb      	ldrh	r3, [r7, #22]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d16c      	bne.n	8004e38 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d62:	881a      	ldrh	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6e:	1c9a      	adds	r2, r3, #2
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d82:	e059      	b.n	8004e38 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d11b      	bne.n	8004dca <HAL_SPI_TransmitReceive+0x162>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d016      	beq.n	8004dca <HAL_SPI_TransmitReceive+0x162>
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d113      	bne.n	8004dca <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da6:	881a      	ldrh	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db2:	1c9a      	adds	r2, r3, #2
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d119      	bne.n	8004e0c <HAL_SPI_TransmitReceive+0x1a4>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d014      	beq.n	8004e0c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68da      	ldr	r2, [r3, #12]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dec:	b292      	uxth	r2, r2
 8004dee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df4:	1c9a      	adds	r2, r3, #2
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	3b01      	subs	r3, #1
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e0c:	f7fe f858 	bl	8002ec0 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	6a3b      	ldr	r3, [r7, #32]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d80d      	bhi.n	8004e38 <HAL_SPI_TransmitReceive+0x1d0>
 8004e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e22:	d009      	beq.n	8004e38 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e0bc      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1a0      	bne.n	8004d84 <HAL_SPI_TransmitReceive+0x11c>
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d19b      	bne.n	8004d84 <HAL_SPI_TransmitReceive+0x11c>
 8004e4c:	e082      	b.n	8004f54 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_SPI_TransmitReceive+0x1f4>
 8004e56:	8afb      	ldrh	r3, [r7, #22]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d171      	bne.n	8004f40 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	330c      	adds	r3, #12
 8004e66:	7812      	ldrb	r2, [r2, #0]
 8004e68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6e:	1c5a      	adds	r2, r3, #1
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e82:	e05d      	b.n	8004f40 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d11c      	bne.n	8004ecc <HAL_SPI_TransmitReceive+0x264>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d017      	beq.n	8004ecc <HAL_SPI_TransmitReceive+0x264>
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d114      	bne.n	8004ecc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	330c      	adds	r3, #12
 8004eac:	7812      	ldrb	r2, [r2, #0]
 8004eae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 0301 	and.w	r3, r3, #1
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d119      	bne.n	8004f0e <HAL_SPI_TransmitReceive+0x2a6>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d014      	beq.n	8004f0e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef6:	1c5a      	adds	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f0e:	f7fd ffd7 	bl	8002ec0 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d803      	bhi.n	8004f26 <HAL_SPI_TransmitReceive+0x2be>
 8004f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f24:	d102      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x2c4>
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d109      	bne.n	8004f40 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e038      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d19c      	bne.n	8004e84 <HAL_SPI_TransmitReceive+0x21c>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d197      	bne.n	8004e84 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f54:	6a3a      	ldr	r2, [r7, #32]
 8004f56:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 f91d 	bl	8005198 <SPI_EndRxTxTransaction>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d008      	beq.n	8004f76 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2220      	movs	r2, #32
 8004f68:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e01d      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10a      	bne.n	8004f94 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f7e:	2300      	movs	r3, #0
 8004f80:	613b      	str	r3, [r7, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	613b      	str	r3, [r7, #16]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	613b      	str	r3, [r7, #16]
 8004f92:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e000      	b.n	8004fb2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
  }
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3728      	adds	r7, #40	@ 0x28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	603b      	str	r3, [r7, #0]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fcc:	f7fd ff78 	bl	8002ec0 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	683a      	ldr	r2, [r7, #0]
 8004fd8:	4413      	add	r3, r2
 8004fda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fdc:	f7fd ff70 	bl	8002ec0 <HAL_GetTick>
 8004fe0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fe2:	4b39      	ldr	r3, [pc, #228]	@ (80050c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	015b      	lsls	r3, r3, #5
 8004fe8:	0d1b      	lsrs	r3, r3, #20
 8004fea:	69fa      	ldr	r2, [r7, #28]
 8004fec:	fb02 f303 	mul.w	r3, r2, r3
 8004ff0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ff2:	e055      	b.n	80050a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ffa:	d051      	beq.n	80050a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ffc:	f7fd ff60 	bl	8002ec0 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	69fa      	ldr	r2, [r7, #28]
 8005008:	429a      	cmp	r2, r3
 800500a:	d902      	bls.n	8005012 <SPI_WaitFlagStateUntilTimeout+0x56>
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d13d      	bne.n	800508e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005020:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800502a:	d111      	bne.n	8005050 <SPI_WaitFlagStateUntilTimeout+0x94>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005034:	d004      	beq.n	8005040 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800503e:	d107      	bne.n	8005050 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800504e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005054:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005058:	d10f      	bne.n	800507a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681a      	ldr	r2, [r3, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005068:	601a      	str	r2, [r3, #0]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005078:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e018      	b.n	80050c0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d102      	bne.n	800509a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	61fb      	str	r3, [r7, #28]
 8005098:	e002      	b.n	80050a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	3b01      	subs	r3, #1
 800509e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	4013      	ands	r3, r2
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	bf0c      	ite	eq
 80050b0:	2301      	moveq	r3, #1
 80050b2:	2300      	movne	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	79fb      	ldrb	r3, [r7, #7]
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d19a      	bne.n	8004ff4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3720      	adds	r7, #32
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	20000010 	.word	0x20000010

080050cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af02      	add	r7, sp, #8
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050e0:	d111      	bne.n	8005106 <SPI_EndRxTransaction+0x3a>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ea:	d004      	beq.n	80050f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f4:	d107      	bne.n	8005106 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005104:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800510e:	d12a      	bne.n	8005166 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005118:	d012      	beq.n	8005140 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2200      	movs	r2, #0
 8005122:	2180      	movs	r1, #128	@ 0x80
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f7ff ff49 	bl	8004fbc <SPI_WaitFlagStateUntilTimeout>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d02d      	beq.n	800518c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e026      	b.n	800518e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	2200      	movs	r2, #0
 8005148:	2101      	movs	r1, #1
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f7ff ff36 	bl	8004fbc <SPI_WaitFlagStateUntilTimeout>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d01a      	beq.n	800518c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800515a:	f043 0220 	orr.w	r2, r3, #32
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e013      	b.n	800518e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	2200      	movs	r2, #0
 800516e:	2101      	movs	r1, #1
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f7ff ff23 	bl	8004fbc <SPI_WaitFlagStateUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d007      	beq.n	800518c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005180:	f043 0220 	orr.w	r2, r3, #32
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e000      	b.n	800518e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
	...

08005198 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b088      	sub	sp, #32
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2201      	movs	r2, #1
 80051ac:	2102      	movs	r1, #2
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f7ff ff04 	bl	8004fbc <SPI_WaitFlagStateUntilTimeout>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d007      	beq.n	80051ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051be:	f043 0220 	orr.w	r2, r3, #32
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e032      	b.n	8005230 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005238 <SPI_EndRxTxTransaction+0xa0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a1b      	ldr	r2, [pc, #108]	@ (800523c <SPI_EndRxTxTransaction+0xa4>)
 80051d0:	fba2 2303 	umull	r2, r3, r2, r3
 80051d4:	0d5b      	lsrs	r3, r3, #21
 80051d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80051da:	fb02 f303 	mul.w	r3, r2, r3
 80051de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051e8:	d112      	bne.n	8005210 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	2200      	movs	r2, #0
 80051f2:	2180      	movs	r1, #128	@ 0x80
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f7ff fee1 	bl	8004fbc <SPI_WaitFlagStateUntilTimeout>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d016      	beq.n	800522e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005204:	f043 0220 	orr.w	r2, r3, #32
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e00f      	b.n	8005230 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	3b01      	subs	r3, #1
 800521a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005226:	2b80      	cmp	r3, #128	@ 0x80
 8005228:	d0f2      	beq.n	8005210 <SPI_EndRxTxTransaction+0x78>
 800522a:	e000      	b.n	800522e <SPI_EndRxTxTransaction+0x96>
        break;
 800522c:	bf00      	nop
  }

  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3718      	adds	r7, #24
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	20000010 	.word	0x20000010
 800523c:	165e9f81 	.word	0x165e9f81

08005240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e041      	b.n	80052d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fd fac8 	bl	80027fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3304      	adds	r3, #4
 800527c:	4619      	mov	r1, r3
 800527e:	4610      	mov	r0, r2
 8005280:	f000 fd16 	bl	8005cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b082      	sub	sp, #8
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e041      	b.n	8005374 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d106      	bne.n	800530a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 f839 	bl	800537c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2202      	movs	r2, #2
 800530e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	3304      	adds	r3, #4
 800531a:	4619      	mov	r1, r3
 800531c:	4610      	mov	r0, r2
 800531e:	f000 fcc7 	bl	8005cb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	3708      	adds	r7, #8
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d109      	bne.n	80053b4 <HAL_TIM_PWM_Start+0x24>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	bf14      	ite	ne
 80053ac:	2301      	movne	r3, #1
 80053ae:	2300      	moveq	r3, #0
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	e022      	b.n	80053fa <HAL_TIM_PWM_Start+0x6a>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	2b04      	cmp	r3, #4
 80053b8:	d109      	bne.n	80053ce <HAL_TIM_PWM_Start+0x3e>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	bf14      	ite	ne
 80053c6:	2301      	movne	r3, #1
 80053c8:	2300      	moveq	r3, #0
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	e015      	b.n	80053fa <HAL_TIM_PWM_Start+0x6a>
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	2b08      	cmp	r3, #8
 80053d2:	d109      	bne.n	80053e8 <HAL_TIM_PWM_Start+0x58>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	2b01      	cmp	r3, #1
 80053de:	bf14      	ite	ne
 80053e0:	2301      	movne	r3, #1
 80053e2:	2300      	moveq	r3, #0
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	e008      	b.n	80053fa <HAL_TIM_PWM_Start+0x6a>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	bf14      	ite	ne
 80053f4:	2301      	movne	r3, #1
 80053f6:	2300      	moveq	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e068      	b.n	80054d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d104      	bne.n	8005412 <HAL_TIM_PWM_Start+0x82>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2202      	movs	r2, #2
 800540c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005410:	e013      	b.n	800543a <HAL_TIM_PWM_Start+0xaa>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b04      	cmp	r3, #4
 8005416:	d104      	bne.n	8005422 <HAL_TIM_PWM_Start+0x92>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005420:	e00b      	b.n	800543a <HAL_TIM_PWM_Start+0xaa>
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b08      	cmp	r3, #8
 8005426:	d104      	bne.n	8005432 <HAL_TIM_PWM_Start+0xa2>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005430:	e003      	b.n	800543a <HAL_TIM_PWM_Start+0xaa>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2202      	movs	r2, #2
 8005436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2201      	movs	r2, #1
 8005440:	6839      	ldr	r1, [r7, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f000 fee0 	bl	8006208 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a23      	ldr	r2, [pc, #140]	@ (80054dc <HAL_TIM_PWM_Start+0x14c>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d107      	bne.n	8005462 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005460:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a1d      	ldr	r2, [pc, #116]	@ (80054dc <HAL_TIM_PWM_Start+0x14c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d018      	beq.n	800549e <HAL_TIM_PWM_Start+0x10e>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005474:	d013      	beq.n	800549e <HAL_TIM_PWM_Start+0x10e>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a19      	ldr	r2, [pc, #100]	@ (80054e0 <HAL_TIM_PWM_Start+0x150>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d00e      	beq.n	800549e <HAL_TIM_PWM_Start+0x10e>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a17      	ldr	r2, [pc, #92]	@ (80054e4 <HAL_TIM_PWM_Start+0x154>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d009      	beq.n	800549e <HAL_TIM_PWM_Start+0x10e>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a16      	ldr	r2, [pc, #88]	@ (80054e8 <HAL_TIM_PWM_Start+0x158>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d004      	beq.n	800549e <HAL_TIM_PWM_Start+0x10e>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a14      	ldr	r2, [pc, #80]	@ (80054ec <HAL_TIM_PWM_Start+0x15c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d111      	bne.n	80054c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b06      	cmp	r3, #6
 80054ae:	d010      	beq.n	80054d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f042 0201 	orr.w	r2, r2, #1
 80054be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c0:	e007      	b.n	80054d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f042 0201 	orr.w	r2, r2, #1
 80054d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3710      	adds	r7, #16
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	40010000 	.word	0x40010000
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00
 80054ec:	40014000 	.word	0x40014000

080054f0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e097      	b.n	8005634 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800550a:	b2db      	uxtb	r3, r3
 800550c:	2b00      	cmp	r3, #0
 800550e:	d106      	bne.n	800551e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7fd f9ad 	bl	8002878 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2202      	movs	r2, #2
 8005522:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	6812      	ldr	r2, [r2, #0]
 8005530:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005534:	f023 0307 	bic.w	r3, r3, #7
 8005538:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3304      	adds	r3, #4
 8005542:	4619      	mov	r1, r3
 8005544:	4610      	mov	r0, r2
 8005546:	f000 fbb3 	bl	8005cb0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	6a1b      	ldr	r3, [r3, #32]
 8005560:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	4313      	orrs	r3, r2
 800556a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005572:	f023 0303 	bic.w	r3, r3, #3
 8005576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	021b      	lsls	r3, r3, #8
 8005582:	4313      	orrs	r3, r2
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	4313      	orrs	r3, r2
 8005588:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005590:	f023 030c 	bic.w	r3, r3, #12
 8005594:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800559c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	69db      	ldr	r3, [r3, #28]
 80055aa:	021b      	lsls	r3, r3, #8
 80055ac:	4313      	orrs	r3, r2
 80055ae:	693a      	ldr	r2, [r7, #16]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	011a      	lsls	r2, r3, #4
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	031b      	lsls	r3, r3, #12
 80055c0:	4313      	orrs	r3, r2
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80055ce:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80055d6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	695b      	ldr	r3, [r3, #20]
 80055e0:	011b      	lsls	r3, r3, #4
 80055e2:	4313      	orrs	r3, r2
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3718      	adds	r7, #24
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800564c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005654:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800565c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005664:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d110      	bne.n	800568e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d102      	bne.n	8005678 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005672:	7b7b      	ldrb	r3, [r7, #13]
 8005674:	2b01      	cmp	r3, #1
 8005676:	d001      	beq.n	800567c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e069      	b.n	8005750 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800568c:	e031      	b.n	80056f2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b04      	cmp	r3, #4
 8005692:	d110      	bne.n	80056b6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005694:	7bbb      	ldrb	r3, [r7, #14]
 8005696:	2b01      	cmp	r3, #1
 8005698:	d102      	bne.n	80056a0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800569a:	7b3b      	ldrb	r3, [r7, #12]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d001      	beq.n	80056a4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e055      	b.n	8005750 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056b4:	e01d      	b.n	80056f2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056b6:	7bfb      	ldrb	r3, [r7, #15]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d108      	bne.n	80056ce <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80056bc:	7bbb      	ldrb	r3, [r7, #14]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d105      	bne.n	80056ce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056c2:	7b7b      	ldrb	r3, [r7, #13]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d102      	bne.n	80056ce <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80056c8:	7b3b      	ldrb	r3, [r7, #12]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d001      	beq.n	80056d2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e03e      	b.n	8005750 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2202      	movs	r2, #2
 80056d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2202      	movs	r2, #2
 80056de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2202      	movs	r2, #2
 80056e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2202      	movs	r2, #2
 80056ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d003      	beq.n	8005700 <HAL_TIM_Encoder_Start+0xc4>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	d008      	beq.n	8005710 <HAL_TIM_Encoder_Start+0xd4>
 80056fe:	e00f      	b.n	8005720 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2201      	movs	r2, #1
 8005706:	2100      	movs	r1, #0
 8005708:	4618      	mov	r0, r3
 800570a:	f000 fd7d 	bl	8006208 <TIM_CCxChannelCmd>
      break;
 800570e:	e016      	b.n	800573e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2201      	movs	r2, #1
 8005716:	2104      	movs	r1, #4
 8005718:	4618      	mov	r0, r3
 800571a:	f000 fd75 	bl	8006208 <TIM_CCxChannelCmd>
      break;
 800571e:	e00e      	b.n	800573e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2201      	movs	r2, #1
 8005726:	2100      	movs	r1, #0
 8005728:	4618      	mov	r0, r3
 800572a:	f000 fd6d 	bl	8006208 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2201      	movs	r2, #1
 8005734:	2104      	movs	r1, #4
 8005736:	4618      	mov	r0, r3
 8005738:	f000 fd66 	bl	8006208 <TIM_CCxChannelCmd>
      break;
 800573c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f042 0201 	orr.w	r2, r2, #1
 800574c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d020      	beq.n	80057bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d01b      	beq.n	80057bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0202 	mvn.w	r2, #2
 800578c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 fa65 	bl	8005c72 <HAL_TIM_IC_CaptureCallback>
 80057a8:	e005      	b.n	80057b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fa57 	bl	8005c5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fa68 	bl	8005c86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d020      	beq.n	8005808 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f003 0304 	and.w	r3, r3, #4
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d01b      	beq.n	8005808 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f06f 0204 	mvn.w	r2, #4
 80057d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2202      	movs	r2, #2
 80057de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d003      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fa3f 	bl	8005c72 <HAL_TIM_IC_CaptureCallback>
 80057f4:	e005      	b.n	8005802 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 fa31 	bl	8005c5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fa42 	bl	8005c86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d020      	beq.n	8005854 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f003 0308 	and.w	r3, r3, #8
 8005818:	2b00      	cmp	r3, #0
 800581a:	d01b      	beq.n	8005854 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f06f 0208 	mvn.w	r2, #8
 8005824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2204      	movs	r2, #4
 800582a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fa19 	bl	8005c72 <HAL_TIM_IC_CaptureCallback>
 8005840:	e005      	b.n	800584e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fa0b 	bl	8005c5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 fa1c 	bl	8005c86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f003 0310 	and.w	r3, r3, #16
 800585a:	2b00      	cmp	r3, #0
 800585c:	d020      	beq.n	80058a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f003 0310 	and.w	r3, r3, #16
 8005864:	2b00      	cmp	r3, #0
 8005866:	d01b      	beq.n	80058a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f06f 0210 	mvn.w	r2, #16
 8005870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2208      	movs	r2, #8
 8005876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f9f3 	bl	8005c72 <HAL_TIM_IC_CaptureCallback>
 800588c:	e005      	b.n	800589a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f9e5 	bl	8005c5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f9f6 	bl	8005c86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	f003 0301 	and.w	r3, r3, #1
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00c      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f003 0301 	and.w	r3, r3, #1
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d007      	beq.n	80058c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0201 	mvn.w	r2, #1
 80058bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f9c3 	bl	8005c4a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00c      	beq.n	80058e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d007      	beq.n	80058e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 fd80 	bl	80063e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00c      	beq.n	800590c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d007      	beq.n	800590c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f9c7 	bl	8005c9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	f003 0320 	and.w	r3, r3, #32
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00c      	beq.n	8005930 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f003 0320 	and.w	r3, r3, #32
 800591c:	2b00      	cmp	r3, #0
 800591e:	d007      	beq.n	8005930 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f06f 0220 	mvn.w	r2, #32
 8005928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 fd52 	bl	80063d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005930:	bf00      	nop
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b086      	sub	sp, #24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005944:	2300      	movs	r3, #0
 8005946:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800594e:	2b01      	cmp	r3, #1
 8005950:	d101      	bne.n	8005956 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005952:	2302      	movs	r3, #2
 8005954:	e0ae      	b.n	8005ab4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2201      	movs	r2, #1
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b0c      	cmp	r3, #12
 8005962:	f200 809f 	bhi.w	8005aa4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005966:	a201      	add	r2, pc, #4	@ (adr r2, 800596c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800596c:	080059a1 	.word	0x080059a1
 8005970:	08005aa5 	.word	0x08005aa5
 8005974:	08005aa5 	.word	0x08005aa5
 8005978:	08005aa5 	.word	0x08005aa5
 800597c:	080059e1 	.word	0x080059e1
 8005980:	08005aa5 	.word	0x08005aa5
 8005984:	08005aa5 	.word	0x08005aa5
 8005988:	08005aa5 	.word	0x08005aa5
 800598c:	08005a23 	.word	0x08005a23
 8005990:	08005aa5 	.word	0x08005aa5
 8005994:	08005aa5 	.word	0x08005aa5
 8005998:	08005aa5 	.word	0x08005aa5
 800599c:	08005a63 	.word	0x08005a63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68b9      	ldr	r1, [r7, #8]
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 fa08 	bl	8005dbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	699a      	ldr	r2, [r3, #24]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f042 0208 	orr.w	r2, r2, #8
 80059ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	699a      	ldr	r2, [r3, #24]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f022 0204 	bic.w	r2, r2, #4
 80059ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6999      	ldr	r1, [r3, #24]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	691a      	ldr	r2, [r3, #16]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	619a      	str	r2, [r3, #24]
      break;
 80059de:	e064      	b.n	8005aaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68b9      	ldr	r1, [r7, #8]
 80059e6:	4618      	mov	r0, r3
 80059e8:	f000 fa4e 	bl	8005e88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699a      	ldr	r2, [r3, #24]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6999      	ldr	r1, [r3, #24]
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	021a      	lsls	r2, r3, #8
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	619a      	str	r2, [r3, #24]
      break;
 8005a20:	e043      	b.n	8005aaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68b9      	ldr	r1, [r7, #8]
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f000 fa99 	bl	8005f60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	69da      	ldr	r2, [r3, #28]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f042 0208 	orr.w	r2, r2, #8
 8005a3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	69da      	ldr	r2, [r3, #28]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f022 0204 	bic.w	r2, r2, #4
 8005a4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	69d9      	ldr	r1, [r3, #28]
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	691a      	ldr	r2, [r3, #16]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	61da      	str	r2, [r3, #28]
      break;
 8005a60:	e023      	b.n	8005aaa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68b9      	ldr	r1, [r7, #8]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 fae3 	bl	8006034 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69da      	ldr	r2, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69d9      	ldr	r1, [r3, #28]
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	691b      	ldr	r3, [r3, #16]
 8005a98:	021a      	lsls	r2, r3, #8
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	430a      	orrs	r2, r1
 8005aa0:	61da      	str	r2, [r3, #28]
      break;
 8005aa2:	e002      	b.n	8005aaa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	75fb      	strb	r3, [r7, #23]
      break;
 8005aa8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ab2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3718      	adds	r7, #24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d101      	bne.n	8005ad8 <HAL_TIM_ConfigClockSource+0x1c>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e0b4      	b.n	8005c42 <HAL_TIM_ConfigClockSource+0x186>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005af6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005afe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b10:	d03e      	beq.n	8005b90 <HAL_TIM_ConfigClockSource+0xd4>
 8005b12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b16:	f200 8087 	bhi.w	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b1e:	f000 8086 	beq.w	8005c2e <HAL_TIM_ConfigClockSource+0x172>
 8005b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b26:	d87f      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b28:	2b70      	cmp	r3, #112	@ 0x70
 8005b2a:	d01a      	beq.n	8005b62 <HAL_TIM_ConfigClockSource+0xa6>
 8005b2c:	2b70      	cmp	r3, #112	@ 0x70
 8005b2e:	d87b      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b30:	2b60      	cmp	r3, #96	@ 0x60
 8005b32:	d050      	beq.n	8005bd6 <HAL_TIM_ConfigClockSource+0x11a>
 8005b34:	2b60      	cmp	r3, #96	@ 0x60
 8005b36:	d877      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b38:	2b50      	cmp	r3, #80	@ 0x50
 8005b3a:	d03c      	beq.n	8005bb6 <HAL_TIM_ConfigClockSource+0xfa>
 8005b3c:	2b50      	cmp	r3, #80	@ 0x50
 8005b3e:	d873      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b40:	2b40      	cmp	r3, #64	@ 0x40
 8005b42:	d058      	beq.n	8005bf6 <HAL_TIM_ConfigClockSource+0x13a>
 8005b44:	2b40      	cmp	r3, #64	@ 0x40
 8005b46:	d86f      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b48:	2b30      	cmp	r3, #48	@ 0x30
 8005b4a:	d064      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0x15a>
 8005b4c:	2b30      	cmp	r3, #48	@ 0x30
 8005b4e:	d86b      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d060      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0x15a>
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	d867      	bhi.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d05c      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0x15a>
 8005b5c:	2b10      	cmp	r3, #16
 8005b5e:	d05a      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0x15a>
 8005b60:	e062      	b.n	8005c28 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b72:	f000 fb29 	bl	80061c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b84:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	609a      	str	r2, [r3, #8]
      break;
 8005b8e:	e04f      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ba0:	f000 fb12 	bl	80061c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bb2:	609a      	str	r2, [r3, #8]
      break;
 8005bb4:	e03c      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	f000 fa86 	bl	80060d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2150      	movs	r1, #80	@ 0x50
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f000 fadf 	bl	8006192 <TIM_ITRx_SetConfig>
      break;
 8005bd4:	e02c      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005be2:	461a      	mov	r2, r3
 8005be4:	f000 faa5 	bl	8006132 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2160      	movs	r1, #96	@ 0x60
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f000 facf 	bl	8006192 <TIM_ITRx_SetConfig>
      break;
 8005bf4:	e01c      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c02:	461a      	mov	r2, r3
 8005c04:	f000 fa66 	bl	80060d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2140      	movs	r1, #64	@ 0x40
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 fabf 	bl	8006192 <TIM_ITRx_SetConfig>
      break;
 8005c14:	e00c      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4619      	mov	r1, r3
 8005c20:	4610      	mov	r0, r2
 8005c22:	f000 fab6 	bl	8006192 <TIM_ITRx_SetConfig>
      break;
 8005c26:	e003      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c2c:	e000      	b.n	8005c30 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c2e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3710      	adds	r7, #16
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c52:	bf00      	nop
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b083      	sub	sp, #12
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c66:	bf00      	nop
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b083      	sub	sp, #12
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c8e:	bf00      	nop
 8005c90:	370c      	adds	r7, #12
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	b083      	sub	sp, #12
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
	...

08005cb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a37      	ldr	r2, [pc, #220]	@ (8005da0 <TIM_Base_SetConfig+0xf0>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00f      	beq.n	8005ce8 <TIM_Base_SetConfig+0x38>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cce:	d00b      	beq.n	8005ce8 <TIM_Base_SetConfig+0x38>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a34      	ldr	r2, [pc, #208]	@ (8005da4 <TIM_Base_SetConfig+0xf4>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d007      	beq.n	8005ce8 <TIM_Base_SetConfig+0x38>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a33      	ldr	r2, [pc, #204]	@ (8005da8 <TIM_Base_SetConfig+0xf8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d003      	beq.n	8005ce8 <TIM_Base_SetConfig+0x38>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a32      	ldr	r2, [pc, #200]	@ (8005dac <TIM_Base_SetConfig+0xfc>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d108      	bne.n	8005cfa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a28      	ldr	r2, [pc, #160]	@ (8005da0 <TIM_Base_SetConfig+0xf0>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d01b      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d08:	d017      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a25      	ldr	r2, [pc, #148]	@ (8005da4 <TIM_Base_SetConfig+0xf4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d013      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a24      	ldr	r2, [pc, #144]	@ (8005da8 <TIM_Base_SetConfig+0xf8>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d00f      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a23      	ldr	r2, [pc, #140]	@ (8005dac <TIM_Base_SetConfig+0xfc>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d00b      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a22      	ldr	r2, [pc, #136]	@ (8005db0 <TIM_Base_SetConfig+0x100>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d007      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a21      	ldr	r2, [pc, #132]	@ (8005db4 <TIM_Base_SetConfig+0x104>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d003      	beq.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a20      	ldr	r2, [pc, #128]	@ (8005db8 <TIM_Base_SetConfig+0x108>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d108      	bne.n	8005d4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	689a      	ldr	r2, [r3, #8]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a0c      	ldr	r2, [pc, #48]	@ (8005da0 <TIM_Base_SetConfig+0xf0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d103      	bne.n	8005d7a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	691a      	ldr	r2, [r3, #16]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f043 0204 	orr.w	r2, r3, #4
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	601a      	str	r2, [r3, #0]
}
 8005d92:	bf00      	nop
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	40010000 	.word	0x40010000
 8005da4:	40000400 	.word	0x40000400
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40000c00 	.word	0x40000c00
 8005db0:	40014000 	.word	0x40014000
 8005db4:	40014400 	.word	0x40014400
 8005db8:	40014800 	.word	0x40014800

08005dbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a1b      	ldr	r3, [r3, #32]
 8005dd0:	f023 0201 	bic.w	r2, r3, #1
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f023 0303 	bic.w	r3, r3, #3
 8005df2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	f023 0302 	bic.w	r3, r3, #2
 8005e04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a1c      	ldr	r2, [pc, #112]	@ (8005e84 <TIM_OC1_SetConfig+0xc8>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d10c      	bne.n	8005e32 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f023 0308 	bic.w	r3, r3, #8
 8005e1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f023 0304 	bic.w	r3, r3, #4
 8005e30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	4a13      	ldr	r2, [pc, #76]	@ (8005e84 <TIM_OC1_SetConfig+0xc8>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d111      	bne.n	8005e5e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68fa      	ldr	r2, [r7, #12]
 8005e68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	685a      	ldr	r2, [r3, #4]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	697a      	ldr	r2, [r7, #20]
 8005e76:	621a      	str	r2, [r3, #32]
}
 8005e78:	bf00      	nop
 8005e7a:	371c      	adds	r7, #28
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr
 8005e84:	40010000 	.word	0x40010000

08005e88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	f023 0210 	bic.w	r2, r3, #16
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	021b      	lsls	r3, r3, #8
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	f023 0320 	bic.w	r3, r3, #32
 8005ed2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a1e      	ldr	r2, [pc, #120]	@ (8005f5c <TIM_OC2_SetConfig+0xd4>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d10d      	bne.n	8005f04 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	011b      	lsls	r3, r3, #4
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f02:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a15      	ldr	r2, [pc, #84]	@ (8005f5c <TIM_OC2_SetConfig+0xd4>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d113      	bne.n	8005f34 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	695b      	ldr	r3, [r3, #20]
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685a      	ldr	r2, [r3, #4]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	621a      	str	r2, [r3, #32]
}
 8005f4e:	bf00      	nop
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	40010000 	.word	0x40010000

08005f60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b087      	sub	sp, #28
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6a1b      	ldr	r3, [r3, #32]
 8005f74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	69db      	ldr	r3, [r3, #28]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 0303 	bic.w	r3, r3, #3
 8005f96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	021b      	lsls	r3, r3, #8
 8005fb0:	697a      	ldr	r2, [r7, #20]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006030 <TIM_OC3_SetConfig+0xd0>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d10d      	bne.n	8005fda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005fc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	021b      	lsls	r3, r3, #8
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005fd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a14      	ldr	r2, [pc, #80]	@ (8006030 <TIM_OC3_SetConfig+0xd0>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d113      	bne.n	800600a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	011b      	lsls	r3, r3, #4
 8005ff8:	693a      	ldr	r2, [r7, #16]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	011b      	lsls	r3, r3, #4
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	4313      	orrs	r3, r2
 8006008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	693a      	ldr	r2, [r7, #16]
 800600e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	621a      	str	r2, [r3, #32]
}
 8006024:	bf00      	nop
 8006026:	371c      	adds	r7, #28
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr
 8006030:	40010000 	.word	0x40010000

08006034 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006034:	b480      	push	{r7}
 8006036:	b087      	sub	sp, #28
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	69db      	ldr	r3, [r3, #28]
 800605a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006062:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800606a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	021b      	lsls	r3, r3, #8
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	4313      	orrs	r3, r2
 8006076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800607e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	031b      	lsls	r3, r3, #12
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a10      	ldr	r2, [pc, #64]	@ (80060d0 <TIM_OC4_SetConfig+0x9c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d109      	bne.n	80060a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800609a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	019b      	lsls	r3, r3, #6
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	68fa      	ldr	r2, [r7, #12]
 80060b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685a      	ldr	r2, [r3, #4]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	621a      	str	r2, [r3, #32]
}
 80060c2:	bf00      	nop
 80060c4:	371c      	adds	r7, #28
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	40010000 	.word	0x40010000

080060d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b087      	sub	sp, #28
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	f023 0201 	bic.w	r2, r3, #1
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	011b      	lsls	r3, r3, #4
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	4313      	orrs	r3, r2
 8006108:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	f023 030a 	bic.w	r3, r3, #10
 8006110:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	4313      	orrs	r3, r2
 8006118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	621a      	str	r2, [r3, #32]
}
 8006126:	bf00      	nop
 8006128:	371c      	adds	r7, #28
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr

08006132 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006132:	b480      	push	{r7}
 8006134:	b087      	sub	sp, #28
 8006136:	af00      	add	r7, sp, #0
 8006138:	60f8      	str	r0, [r7, #12]
 800613a:	60b9      	str	r1, [r7, #8]
 800613c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f023 0210 	bic.w	r2, r3, #16
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800615c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	031b      	lsls	r3, r3, #12
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	4313      	orrs	r3, r2
 8006166:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800616e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	011b      	lsls	r3, r3, #4
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	4313      	orrs	r3, r2
 8006178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	621a      	str	r2, [r3, #32]
}
 8006186:	bf00      	nop
 8006188:	371c      	adds	r7, #28
 800618a:	46bd      	mov	sp, r7
 800618c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006190:	4770      	bx	lr

08006192 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006192:	b480      	push	{r7}
 8006194:	b085      	sub	sp, #20
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	f043 0307 	orr.w	r3, r3, #7
 80061b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	609a      	str	r2, [r3, #8]
}
 80061bc:	bf00      	nop
 80061be:	3714      	adds	r7, #20
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b087      	sub	sp, #28
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	021a      	lsls	r2, r3, #8
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	609a      	str	r2, [r3, #8]
}
 80061fc:	bf00      	nop
 80061fe:	371c      	adds	r7, #28
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006208:	b480      	push	{r7}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 031f 	and.w	r3, r3, #31
 800621a:	2201      	movs	r2, #1
 800621c:	fa02 f303 	lsl.w	r3, r2, r3
 8006220:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6a1a      	ldr	r2, [r3, #32]
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	43db      	mvns	r3, r3
 800622a:	401a      	ands	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a1a      	ldr	r2, [r3, #32]
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f003 031f 	and.w	r3, r3, #31
 800623a:	6879      	ldr	r1, [r7, #4]
 800623c:	fa01 f303 	lsl.w	r3, r1, r3
 8006240:	431a      	orrs	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	621a      	str	r2, [r3, #32]
}
 8006246:	bf00      	nop
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
	...

08006254 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006268:	2302      	movs	r3, #2
 800626a:	e050      	b.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006292:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	4313      	orrs	r3, r2
 800629c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a1c      	ldr	r2, [pc, #112]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d018      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062b8:	d013      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a18      	ldr	r2, [pc, #96]	@ (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00e      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a16      	ldr	r2, [pc, #88]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d009      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a15      	ldr	r2, [pc, #84]	@ (8006328 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d004      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a13      	ldr	r2, [pc, #76]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d10c      	bne.n	80062fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	40010000 	.word	0x40010000
 8006320:	40000400 	.word	0x40000400
 8006324:	40000800 	.word	0x40000800
 8006328:	40000c00 	.word	0x40000c00
 800632c:	40014000 	.word	0x40014000

08006330 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800633a:	2300      	movs	r3, #0
 800633c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006348:	2302      	movs	r3, #2
 800634a:	e03d      	b.n	80063c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	4313      	orrs	r3, r2
 8006360:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	4313      	orrs	r3, r2
 800636e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	4313      	orrs	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	4313      	orrs	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	69db      	ldr	r3, [r3, #28]
 80063b2:	4313      	orrs	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063dc:	bf00      	nop
 80063de:	370c      	adds	r7, #12
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr

080063e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e042      	b.n	8006494 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d106      	bne.n	8006428 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7fc fb42 	bl	8002aac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2224      	movs	r2, #36	@ 0x24
 800642c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800643e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 fd7f 	bl	8006f44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	691a      	ldr	r2, [r3, #16]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006454:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	695a      	ldr	r2, [r3, #20]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006464:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68da      	ldr	r2, [r3, #12]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006474:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2220      	movs	r2, #32
 8006480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2220      	movs	r2, #32
 8006488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3708      	adds	r7, #8
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b08a      	sub	sp, #40	@ 0x28
 80064a0:	af02      	add	r7, sp, #8
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	603b      	str	r3, [r7, #0]
 80064a8:	4613      	mov	r3, r2
 80064aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b20      	cmp	r3, #32
 80064ba:	d175      	bne.n	80065a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <HAL_UART_Transmit+0x2c>
 80064c2:	88fb      	ldrh	r3, [r7, #6]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e06e      	b.n	80065aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2221      	movs	r2, #33	@ 0x21
 80064d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064da:	f7fc fcf1 	bl	8002ec0 <HAL_GetTick>
 80064de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	88fa      	ldrh	r2, [r7, #6]
 80064e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	88fa      	ldrh	r2, [r7, #6]
 80064ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064f4:	d108      	bne.n	8006508 <HAL_UART_Transmit+0x6c>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d104      	bne.n	8006508 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064fe:	2300      	movs	r3, #0
 8006500:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	61bb      	str	r3, [r7, #24]
 8006506:	e003      	b.n	8006510 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006508:	68bb      	ldr	r3, [r7, #8]
 800650a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800650c:	2300      	movs	r3, #0
 800650e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006510:	e02e      	b.n	8006570 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	2200      	movs	r2, #0
 800651a:	2180      	movs	r1, #128	@ 0x80
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	f000 fb1d 	bl	8006b5c <UART_WaitOnFlagUntilTimeout>
 8006522:	4603      	mov	r3, r0
 8006524:	2b00      	cmp	r3, #0
 8006526:	d005      	beq.n	8006534 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2220      	movs	r2, #32
 800652c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e03a      	b.n	80065aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10b      	bne.n	8006552 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	881b      	ldrh	r3, [r3, #0]
 800653e:	461a      	mov	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006548:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	3302      	adds	r3, #2
 800654e:	61bb      	str	r3, [r7, #24]
 8006550:	e007      	b.n	8006562 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	781a      	ldrb	r2, [r3, #0]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	3301      	adds	r3, #1
 8006560:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006566:	b29b      	uxth	r3, r3
 8006568:	3b01      	subs	r3, #1
 800656a:	b29a      	uxth	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006574:	b29b      	uxth	r3, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1cb      	bne.n	8006512 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	9300      	str	r3, [sp, #0]
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2200      	movs	r2, #0
 8006582:	2140      	movs	r1, #64	@ 0x40
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fae9 	bl	8006b5c <UART_WaitOnFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d005      	beq.n	800659c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2220      	movs	r2, #32
 8006594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e006      	b.n	80065aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2220      	movs	r2, #32
 80065a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80065a4:	2300      	movs	r3, #0
 80065a6:	e000      	b.n	80065aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80065a8:	2302      	movs	r3, #2
  }
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3720      	adds	r7, #32
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b0ba      	sub	sp, #232	@ 0xe8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80065da:	2300      	movs	r3, #0
 80065dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80065e0:	2300      	movs	r3, #0
 80065e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ea:	f003 030f 	and.w	r3, r3, #15
 80065ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80065f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d10f      	bne.n	800661a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065fe:	f003 0320 	and.w	r3, r3, #32
 8006602:	2b00      	cmp	r3, #0
 8006604:	d009      	beq.n	800661a <HAL_UART_IRQHandler+0x66>
 8006606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b00      	cmp	r3, #0
 8006610:	d003      	beq.n	800661a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fbd7 	bl	8006dc6 <UART_Receive_IT>
      return;
 8006618:	e273      	b.n	8006b02 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800661a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800661e:	2b00      	cmp	r3, #0
 8006620:	f000 80de 	beq.w	80067e0 <HAL_UART_IRQHandler+0x22c>
 8006624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b00      	cmp	r3, #0
 800662e:	d106      	bne.n	800663e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006634:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006638:	2b00      	cmp	r3, #0
 800663a:	f000 80d1 	beq.w	80067e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800663e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00b      	beq.n	8006662 <HAL_UART_IRQHandler+0xae>
 800664a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800664e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006652:	2b00      	cmp	r3, #0
 8006654:	d005      	beq.n	8006662 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800665a:	f043 0201 	orr.w	r2, r3, #1
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006666:	f003 0304 	and.w	r3, r3, #4
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <HAL_UART_IRQHandler+0xd2>
 800666e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006672:	f003 0301 	and.w	r3, r3, #1
 8006676:	2b00      	cmp	r3, #0
 8006678:	d005      	beq.n	8006686 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800667e:	f043 0202 	orr.w	r2, r3, #2
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d00b      	beq.n	80066aa <HAL_UART_IRQHandler+0xf6>
 8006692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	d005      	beq.n	80066aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a2:	f043 0204 	orr.w	r2, r3, #4
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ae:	f003 0308 	and.w	r3, r3, #8
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d011      	beq.n	80066da <HAL_UART_IRQHandler+0x126>
 80066b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066ba:	f003 0320 	and.w	r3, r3, #32
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d105      	bne.n	80066ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80066c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066c6:	f003 0301 	and.w	r3, r3, #1
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d005      	beq.n	80066da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066d2:	f043 0208 	orr.w	r2, r3, #8
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 820a 	beq.w	8006af8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80066e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e8:	f003 0320 	and.w	r3, r3, #32
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d008      	beq.n	8006702 <HAL_UART_IRQHandler+0x14e>
 80066f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f4:	f003 0320 	and.w	r3, r3, #32
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d002      	beq.n	8006702 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 fb62 	bl	8006dc6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670c:	2b40      	cmp	r3, #64	@ 0x40
 800670e:	bf0c      	ite	eq
 8006710:	2301      	moveq	r3, #1
 8006712:	2300      	movne	r3, #0
 8006714:	b2db      	uxtb	r3, r3
 8006716:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671e:	f003 0308 	and.w	r3, r3, #8
 8006722:	2b00      	cmp	r3, #0
 8006724:	d103      	bne.n	800672e <HAL_UART_IRQHandler+0x17a>
 8006726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800672a:	2b00      	cmp	r3, #0
 800672c:	d04f      	beq.n	80067ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 fa6d 	bl	8006c0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673e:	2b40      	cmp	r3, #64	@ 0x40
 8006740:	d141      	bne.n	80067c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3314      	adds	r3, #20
 8006748:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006750:	e853 3f00 	ldrex	r3, [r3]
 8006754:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006758:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800675c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006760:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	3314      	adds	r3, #20
 800676a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800676e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006772:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006776:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800677a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800677e:	e841 2300 	strex	r3, r2, [r1]
 8006782:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1d9      	bne.n	8006742 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006792:	2b00      	cmp	r3, #0
 8006794:	d013      	beq.n	80067be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800679a:	4a8a      	ldr	r2, [pc, #552]	@ (80069c4 <HAL_UART_IRQHandler+0x410>)
 800679c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fd f92f 	bl	8003a06 <HAL_DMA_Abort_IT>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d016      	beq.n	80067dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80067b8:	4610      	mov	r0, r2
 80067ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067bc:	e00e      	b.n	80067dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f9b6 	bl	8006b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c4:	e00a      	b.n	80067dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f9b2 	bl	8006b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067cc:	e006      	b.n	80067dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f9ae 	bl	8006b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80067da:	e18d      	b.n	8006af8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067dc:	bf00      	nop
    return;
 80067de:	e18b      	b.n	8006af8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	f040 8167 	bne.w	8006ab8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80067ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ee:	f003 0310 	and.w	r3, r3, #16
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 8160 	beq.w	8006ab8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80067f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067fc:	f003 0310 	and.w	r3, r3, #16
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 8159 	beq.w	8006ab8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006806:	2300      	movs	r3, #0
 8006808:	60bb      	str	r3, [r7, #8]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	60bb      	str	r3, [r7, #8]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	60bb      	str	r3, [r7, #8]
 800681a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006826:	2b40      	cmp	r3, #64	@ 0x40
 8006828:	f040 80ce 	bne.w	80069c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006838:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800683c:	2b00      	cmp	r3, #0
 800683e:	f000 80a9 	beq.w	8006994 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006846:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800684a:	429a      	cmp	r2, r3
 800684c:	f080 80a2 	bcs.w	8006994 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006856:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800685c:	69db      	ldr	r3, [r3, #28]
 800685e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006862:	f000 8088 	beq.w	8006976 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	330c      	adds	r3, #12
 800686c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006870:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800687c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006884:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	330c      	adds	r3, #12
 800688e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006892:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006896:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800689e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1d9      	bne.n	8006866 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3314      	adds	r3, #20
 80068b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068bc:	e853 3f00 	ldrex	r3, [r3]
 80068c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068c4:	f023 0301 	bic.w	r3, r3, #1
 80068c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	3314      	adds	r3, #20
 80068d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1e1      	bne.n	80068b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	3314      	adds	r3, #20
 80068f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068f8:	e853 3f00 	ldrex	r3, [r3]
 80068fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80068fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006900:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006904:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	3314      	adds	r3, #20
 800690e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006912:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006914:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006916:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006918:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800691a:	e841 2300 	strex	r3, r2, [r1]
 800691e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1e3      	bne.n	80068ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2220      	movs	r2, #32
 800692a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800693e:	e853 3f00 	ldrex	r3, [r3]
 8006942:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006946:	f023 0310 	bic.w	r3, r3, #16
 800694a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	330c      	adds	r3, #12
 8006954:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006958:	65ba      	str	r2, [r7, #88]	@ 0x58
 800695a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800695e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006960:	e841 2300 	strex	r3, r2, [r1]
 8006964:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1e3      	bne.n	8006934 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006970:	4618      	mov	r0, r3
 8006972:	f7fc ffd8 	bl	8003926 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2202      	movs	r2, #2
 800697a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006984:	b29b      	uxth	r3, r3
 8006986:	1ad3      	subs	r3, r2, r3
 8006988:	b29b      	uxth	r3, r3
 800698a:	4619      	mov	r1, r3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 f8d9 	bl	8006b44 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006992:	e0b3      	b.n	8006afc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006998:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800699c:	429a      	cmp	r2, r3
 800699e:	f040 80ad 	bne.w	8006afc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ac:	f040 80a6 	bne.w	8006afc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f8c1 	bl	8006b44 <HAL_UARTEx_RxEventCallback>
      return;
 80069c2:	e09b      	b.n	8006afc <HAL_UART_IRQHandler+0x548>
 80069c4:	08006cd5 	.word	0x08006cd5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069dc:	b29b      	uxth	r3, r3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f000 808e 	beq.w	8006b00 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80069e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	f000 8089 	beq.w	8006b00 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	330c      	adds	r3, #12
 80069f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	330c      	adds	r3, #12
 8006a0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a12:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a1a:	e841 2300 	strex	r3, r2, [r1]
 8006a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d1e3      	bne.n	80069ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	3314      	adds	r3, #20
 8006a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a30:	e853 3f00 	ldrex	r3, [r3]
 8006a34:	623b      	str	r3, [r7, #32]
   return(result);
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	f023 0301 	bic.w	r3, r3, #1
 8006a3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	3314      	adds	r3, #20
 8006a46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a52:	e841 2300 	strex	r3, r2, [r1]
 8006a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1e3      	bne.n	8006a26 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2220      	movs	r2, #32
 8006a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	330c      	adds	r3, #12
 8006a72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	e853 3f00 	ldrex	r3, [r3]
 8006a7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0310 	bic.w	r3, r3, #16
 8006a82:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	330c      	adds	r3, #12
 8006a8c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006a90:	61fa      	str	r2, [r7, #28]
 8006a92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a94:	69b9      	ldr	r1, [r7, #24]
 8006a96:	69fa      	ldr	r2, [r7, #28]
 8006a98:	e841 2300 	strex	r3, r2, [r1]
 8006a9c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a9e:	697b      	ldr	r3, [r7, #20]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1e3      	bne.n	8006a6c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2202      	movs	r2, #2
 8006aa8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006aaa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006aae:	4619      	mov	r1, r3
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f847 	bl	8006b44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ab6:	e023      	b.n	8006b00 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d009      	beq.n	8006ad8 <HAL_UART_IRQHandler+0x524>
 8006ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d003      	beq.n	8006ad8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 f910 	bl	8006cf6 <UART_Transmit_IT>
    return;
 8006ad6:	e014      	b.n	8006b02 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00e      	beq.n	8006b02 <HAL_UART_IRQHandler+0x54e>
 8006ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d008      	beq.n	8006b02 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f950 	bl	8006d96 <UART_EndTransmit_IT>
    return;
 8006af6:	e004      	b.n	8006b02 <HAL_UART_IRQHandler+0x54e>
    return;
 8006af8:	bf00      	nop
 8006afa:	e002      	b.n	8006b02 <HAL_UART_IRQHandler+0x54e>
      return;
 8006afc:	bf00      	nop
 8006afe:	e000      	b.n	8006b02 <HAL_UART_IRQHandler+0x54e>
      return;
 8006b00:	bf00      	nop
  }
}
 8006b02:	37e8      	adds	r7, #232	@ 0xe8
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	460b      	mov	r3, r1
 8006b4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b50:	bf00      	nop
 8006b52:	370c      	adds	r7, #12
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr

08006b5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	603b      	str	r3, [r7, #0]
 8006b68:	4613      	mov	r3, r2
 8006b6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b6c:	e03b      	b.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b6e:	6a3b      	ldr	r3, [r7, #32]
 8006b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b74:	d037      	beq.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b76:	f7fc f9a3 	bl	8002ec0 <HAL_GetTick>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	1ad3      	subs	r3, r2, r3
 8006b80:	6a3a      	ldr	r2, [r7, #32]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d302      	bcc.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e03a      	b.n	8006c06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f003 0304 	and.w	r3, r3, #4
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d023      	beq.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2b80      	cmp	r3, #128	@ 0x80
 8006ba2:	d020      	beq.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	2b40      	cmp	r3, #64	@ 0x40
 8006ba8:	d01d      	beq.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0308 	and.w	r3, r3, #8
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d116      	bne.n	8006be6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006bb8:	2300      	movs	r3, #0
 8006bba:	617b      	str	r3, [r7, #20]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	617b      	str	r3, [r7, #20]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	617b      	str	r3, [r7, #20]
 8006bcc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006bce:	68f8      	ldr	r0, [r7, #12]
 8006bd0:	f000 f81d 	bl	8006c0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2208      	movs	r2, #8
 8006bd8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e00f      	b.n	8006c06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	4013      	ands	r3, r2
 8006bf0:	68ba      	ldr	r2, [r7, #8]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	bf0c      	ite	eq
 8006bf6:	2301      	moveq	r3, #1
 8006bf8:	2300      	movne	r3, #0
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	79fb      	ldrb	r3, [r7, #7]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d0b4      	beq.n	8006b6e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c04:	2300      	movs	r3, #0
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3718      	adds	r7, #24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b095      	sub	sp, #84	@ 0x54
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	330c      	adds	r3, #12
 8006c1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	330c      	adds	r3, #12
 8006c34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c36:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c3e:	e841 2300 	strex	r3, r2, [r1]
 8006c42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d1e5      	bne.n	8006c16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	3314      	adds	r3, #20
 8006c50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c52:	6a3b      	ldr	r3, [r7, #32]
 8006c54:	e853 3f00 	ldrex	r3, [r3]
 8006c58:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	f023 0301 	bic.w	r3, r3, #1
 8006c60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	3314      	adds	r3, #20
 8006c68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c72:	e841 2300 	strex	r3, r2, [r1]
 8006c76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1e5      	bne.n	8006c4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d119      	bne.n	8006cba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	330c      	adds	r3, #12
 8006c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	e853 3f00 	ldrex	r3, [r3]
 8006c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	f023 0310 	bic.w	r3, r3, #16
 8006c9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	330c      	adds	r3, #12
 8006ca4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ca6:	61ba      	str	r2, [r7, #24]
 8006ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006caa:	6979      	ldr	r1, [r7, #20]
 8006cac:	69ba      	ldr	r2, [r7, #24]
 8006cae:	e841 2300 	strex	r3, r2, [r1]
 8006cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d1e5      	bne.n	8006c86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2220      	movs	r2, #32
 8006cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006cc8:	bf00      	nop
 8006cca:	3754      	adds	r7, #84	@ 0x54
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ce8:	68f8      	ldr	r0, [r7, #12]
 8006cea:	f7ff ff21 	bl	8006b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cee:	bf00      	nop
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b085      	sub	sp, #20
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	2b21      	cmp	r3, #33	@ 0x21
 8006d08:	d13e      	bne.n	8006d88 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	689b      	ldr	r3, [r3, #8]
 8006d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d12:	d114      	bne.n	8006d3e <UART_Transmit_IT+0x48>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d110      	bne.n	8006d3e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d30:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	1c9a      	adds	r2, r3, #2
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	621a      	str	r2, [r3, #32]
 8006d3c:	e008      	b.n	8006d50 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	1c59      	adds	r1, r3, #1
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	6211      	str	r1, [r2, #32]
 8006d48:	781a      	ldrb	r2, [r3, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10f      	bne.n	8006d84 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68da      	ldr	r2, [r3, #12]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d72:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d82:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006d84:	2300      	movs	r3, #0
 8006d86:	e000      	b.n	8006d8a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006d88:	2302      	movs	r3, #2
  }
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3714      	adds	r7, #20
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d96:	b580      	push	{r7, lr}
 8006d98:	b082      	sub	sp, #8
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68da      	ldr	r2, [r3, #12]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f7ff fea6 	bl	8006b08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3708      	adds	r7, #8
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b08c      	sub	sp, #48	@ 0x30
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b22      	cmp	r3, #34	@ 0x22
 8006de0:	f040 80aa 	bne.w	8006f38 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dec:	d115      	bne.n	8006e1a <UART_Receive_IT+0x54>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d111      	bne.n	8006e1a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e12:	1c9a      	adds	r2, r3, #2
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e18:	e024      	b.n	8006e64 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e28:	d007      	beq.n	8006e3a <UART_Receive_IT+0x74>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10a      	bne.n	8006e48 <UART_Receive_IT+0x82>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d106      	bne.n	8006e48 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e44:	701a      	strb	r2, [r3, #0]
 8006e46:	e008      	b.n	8006e5a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e58:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5e:	1c5a      	adds	r2, r3, #1
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	4619      	mov	r1, r3
 8006e72:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d15d      	bne.n	8006f34 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f022 0220 	bic.w	r2, r2, #32
 8006e86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68da      	ldr	r2, [r3, #12]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e96:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695a      	ldr	r2, [r3, #20]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f022 0201 	bic.w	r2, r2, #1
 8006ea6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d135      	bne.n	8006f2a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	330c      	adds	r3, #12
 8006eca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	e853 3f00 	ldrex	r3, [r3]
 8006ed2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	f023 0310 	bic.w	r3, r3, #16
 8006eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	330c      	adds	r3, #12
 8006ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee4:	623a      	str	r2, [r7, #32]
 8006ee6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	69f9      	ldr	r1, [r7, #28]
 8006eea:	6a3a      	ldr	r2, [r7, #32]
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e5      	bne.n	8006ec4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0310 	and.w	r3, r3, #16
 8006f02:	2b10      	cmp	r3, #16
 8006f04:	d10a      	bne.n	8006f1c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	60fb      	str	r3, [r7, #12]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f20:	4619      	mov	r1, r3
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f7ff fe0e 	bl	8006b44 <HAL_UARTEx_RxEventCallback>
 8006f28:	e002      	b.n	8006f30 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7ff fdf6 	bl	8006b1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f30:	2300      	movs	r3, #0
 8006f32:	e002      	b.n	8006f3a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	e000      	b.n	8006f3a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006f38:	2302      	movs	r3, #2
  }
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3730      	adds	r7, #48	@ 0x30
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
	...

08006f44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f48:	b0c0      	sub	sp, #256	@ 0x100
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f60:	68d9      	ldr	r1, [r3, #12]
 8006f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	ea40 0301 	orr.w	r3, r0, r1
 8006f6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f72:	689a      	ldr	r2, [r3, #8]
 8006f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	431a      	orrs	r2, r3
 8006f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	431a      	orrs	r2, r3
 8006f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f88:	69db      	ldr	r3, [r3, #28]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006f9c:	f021 010c 	bic.w	r1, r1, #12
 8006fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006faa:	430b      	orrs	r3, r1
 8006fac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	695b      	ldr	r3, [r3, #20]
 8006fb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fbe:	6999      	ldr	r1, [r3, #24]
 8006fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	ea40 0301 	orr.w	r3, r0, r1
 8006fca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	4b8f      	ldr	r3, [pc, #572]	@ (8007210 <UART_SetConfig+0x2cc>)
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d005      	beq.n	8006fe4 <UART_SetConfig+0xa0>
 8006fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	4b8d      	ldr	r3, [pc, #564]	@ (8007214 <UART_SetConfig+0x2d0>)
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d104      	bne.n	8006fee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006fe4:	f7fd fb46 	bl	8004674 <HAL_RCC_GetPCLK2Freq>
 8006fe8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006fec:	e003      	b.n	8006ff6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006fee:	f7fd fb2d 	bl	800464c <HAL_RCC_GetPCLK1Freq>
 8006ff2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ffa:	69db      	ldr	r3, [r3, #28]
 8006ffc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007000:	f040 810c 	bne.w	800721c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007004:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007008:	2200      	movs	r2, #0
 800700a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800700e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007012:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007016:	4622      	mov	r2, r4
 8007018:	462b      	mov	r3, r5
 800701a:	1891      	adds	r1, r2, r2
 800701c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800701e:	415b      	adcs	r3, r3
 8007020:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007022:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007026:	4621      	mov	r1, r4
 8007028:	eb12 0801 	adds.w	r8, r2, r1
 800702c:	4629      	mov	r1, r5
 800702e:	eb43 0901 	adc.w	r9, r3, r1
 8007032:	f04f 0200 	mov.w	r2, #0
 8007036:	f04f 0300 	mov.w	r3, #0
 800703a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800703e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007042:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007046:	4690      	mov	r8, r2
 8007048:	4699      	mov	r9, r3
 800704a:	4623      	mov	r3, r4
 800704c:	eb18 0303 	adds.w	r3, r8, r3
 8007050:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007054:	462b      	mov	r3, r5
 8007056:	eb49 0303 	adc.w	r3, r9, r3
 800705a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800705e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800706a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800706e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007072:	460b      	mov	r3, r1
 8007074:	18db      	adds	r3, r3, r3
 8007076:	653b      	str	r3, [r7, #80]	@ 0x50
 8007078:	4613      	mov	r3, r2
 800707a:	eb42 0303 	adc.w	r3, r2, r3
 800707e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007080:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007084:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007088:	f7f9 fd96 	bl	8000bb8 <__aeabi_uldivmod>
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	4b61      	ldr	r3, [pc, #388]	@ (8007218 <UART_SetConfig+0x2d4>)
 8007092:	fba3 2302 	umull	r2, r3, r3, r2
 8007096:	095b      	lsrs	r3, r3, #5
 8007098:	011c      	lsls	r4, r3, #4
 800709a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800709e:	2200      	movs	r2, #0
 80070a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80070a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80070ac:	4642      	mov	r2, r8
 80070ae:	464b      	mov	r3, r9
 80070b0:	1891      	adds	r1, r2, r2
 80070b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80070b4:	415b      	adcs	r3, r3
 80070b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80070bc:	4641      	mov	r1, r8
 80070be:	eb12 0a01 	adds.w	sl, r2, r1
 80070c2:	4649      	mov	r1, r9
 80070c4:	eb43 0b01 	adc.w	fp, r3, r1
 80070c8:	f04f 0200 	mov.w	r2, #0
 80070cc:	f04f 0300 	mov.w	r3, #0
 80070d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80070d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80070d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070dc:	4692      	mov	sl, r2
 80070de:	469b      	mov	fp, r3
 80070e0:	4643      	mov	r3, r8
 80070e2:	eb1a 0303 	adds.w	r3, sl, r3
 80070e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070ea:	464b      	mov	r3, r9
 80070ec:	eb4b 0303 	adc.w	r3, fp, r3
 80070f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80070f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007100:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007104:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007108:	460b      	mov	r3, r1
 800710a:	18db      	adds	r3, r3, r3
 800710c:	643b      	str	r3, [r7, #64]	@ 0x40
 800710e:	4613      	mov	r3, r2
 8007110:	eb42 0303 	adc.w	r3, r2, r3
 8007114:	647b      	str	r3, [r7, #68]	@ 0x44
 8007116:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800711a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800711e:	f7f9 fd4b 	bl	8000bb8 <__aeabi_uldivmod>
 8007122:	4602      	mov	r2, r0
 8007124:	460b      	mov	r3, r1
 8007126:	4611      	mov	r1, r2
 8007128:	4b3b      	ldr	r3, [pc, #236]	@ (8007218 <UART_SetConfig+0x2d4>)
 800712a:	fba3 2301 	umull	r2, r3, r3, r1
 800712e:	095b      	lsrs	r3, r3, #5
 8007130:	2264      	movs	r2, #100	@ 0x64
 8007132:	fb02 f303 	mul.w	r3, r2, r3
 8007136:	1acb      	subs	r3, r1, r3
 8007138:	00db      	lsls	r3, r3, #3
 800713a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800713e:	4b36      	ldr	r3, [pc, #216]	@ (8007218 <UART_SetConfig+0x2d4>)
 8007140:	fba3 2302 	umull	r2, r3, r3, r2
 8007144:	095b      	lsrs	r3, r3, #5
 8007146:	005b      	lsls	r3, r3, #1
 8007148:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800714c:	441c      	add	r4, r3
 800714e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007152:	2200      	movs	r2, #0
 8007154:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007158:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800715c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007160:	4642      	mov	r2, r8
 8007162:	464b      	mov	r3, r9
 8007164:	1891      	adds	r1, r2, r2
 8007166:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007168:	415b      	adcs	r3, r3
 800716a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800716c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007170:	4641      	mov	r1, r8
 8007172:	1851      	adds	r1, r2, r1
 8007174:	6339      	str	r1, [r7, #48]	@ 0x30
 8007176:	4649      	mov	r1, r9
 8007178:	414b      	adcs	r3, r1
 800717a:	637b      	str	r3, [r7, #52]	@ 0x34
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	f04f 0300 	mov.w	r3, #0
 8007184:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007188:	4659      	mov	r1, fp
 800718a:	00cb      	lsls	r3, r1, #3
 800718c:	4651      	mov	r1, sl
 800718e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007192:	4651      	mov	r1, sl
 8007194:	00ca      	lsls	r2, r1, #3
 8007196:	4610      	mov	r0, r2
 8007198:	4619      	mov	r1, r3
 800719a:	4603      	mov	r3, r0
 800719c:	4642      	mov	r2, r8
 800719e:	189b      	adds	r3, r3, r2
 80071a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071a4:	464b      	mov	r3, r9
 80071a6:	460a      	mov	r2, r1
 80071a8:	eb42 0303 	adc.w	r3, r2, r3
 80071ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80071bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80071c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80071c4:	460b      	mov	r3, r1
 80071c6:	18db      	adds	r3, r3, r3
 80071c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071ca:	4613      	mov	r3, r2
 80071cc:	eb42 0303 	adc.w	r3, r2, r3
 80071d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80071d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80071da:	f7f9 fced 	bl	8000bb8 <__aeabi_uldivmod>
 80071de:	4602      	mov	r2, r0
 80071e0:	460b      	mov	r3, r1
 80071e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007218 <UART_SetConfig+0x2d4>)
 80071e4:	fba3 1302 	umull	r1, r3, r3, r2
 80071e8:	095b      	lsrs	r3, r3, #5
 80071ea:	2164      	movs	r1, #100	@ 0x64
 80071ec:	fb01 f303 	mul.w	r3, r1, r3
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	00db      	lsls	r3, r3, #3
 80071f4:	3332      	adds	r3, #50	@ 0x32
 80071f6:	4a08      	ldr	r2, [pc, #32]	@ (8007218 <UART_SetConfig+0x2d4>)
 80071f8:	fba2 2303 	umull	r2, r3, r2, r3
 80071fc:	095b      	lsrs	r3, r3, #5
 80071fe:	f003 0207 	and.w	r2, r3, #7
 8007202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4422      	add	r2, r4
 800720a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800720c:	e106      	b.n	800741c <UART_SetConfig+0x4d8>
 800720e:	bf00      	nop
 8007210:	40011000 	.word	0x40011000
 8007214:	40011400 	.word	0x40011400
 8007218:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800721c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007220:	2200      	movs	r2, #0
 8007222:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007226:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800722a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800722e:	4642      	mov	r2, r8
 8007230:	464b      	mov	r3, r9
 8007232:	1891      	adds	r1, r2, r2
 8007234:	6239      	str	r1, [r7, #32]
 8007236:	415b      	adcs	r3, r3
 8007238:	627b      	str	r3, [r7, #36]	@ 0x24
 800723a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800723e:	4641      	mov	r1, r8
 8007240:	1854      	adds	r4, r2, r1
 8007242:	4649      	mov	r1, r9
 8007244:	eb43 0501 	adc.w	r5, r3, r1
 8007248:	f04f 0200 	mov.w	r2, #0
 800724c:	f04f 0300 	mov.w	r3, #0
 8007250:	00eb      	lsls	r3, r5, #3
 8007252:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007256:	00e2      	lsls	r2, r4, #3
 8007258:	4614      	mov	r4, r2
 800725a:	461d      	mov	r5, r3
 800725c:	4643      	mov	r3, r8
 800725e:	18e3      	adds	r3, r4, r3
 8007260:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007264:	464b      	mov	r3, r9
 8007266:	eb45 0303 	adc.w	r3, r5, r3
 800726a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800726e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800727a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800727e:	f04f 0200 	mov.w	r2, #0
 8007282:	f04f 0300 	mov.w	r3, #0
 8007286:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800728a:	4629      	mov	r1, r5
 800728c:	008b      	lsls	r3, r1, #2
 800728e:	4621      	mov	r1, r4
 8007290:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007294:	4621      	mov	r1, r4
 8007296:	008a      	lsls	r2, r1, #2
 8007298:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800729c:	f7f9 fc8c 	bl	8000bb8 <__aeabi_uldivmod>
 80072a0:	4602      	mov	r2, r0
 80072a2:	460b      	mov	r3, r1
 80072a4:	4b60      	ldr	r3, [pc, #384]	@ (8007428 <UART_SetConfig+0x4e4>)
 80072a6:	fba3 2302 	umull	r2, r3, r3, r2
 80072aa:	095b      	lsrs	r3, r3, #5
 80072ac:	011c      	lsls	r4, r3, #4
 80072ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072b2:	2200      	movs	r2, #0
 80072b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80072b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80072bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80072c0:	4642      	mov	r2, r8
 80072c2:	464b      	mov	r3, r9
 80072c4:	1891      	adds	r1, r2, r2
 80072c6:	61b9      	str	r1, [r7, #24]
 80072c8:	415b      	adcs	r3, r3
 80072ca:	61fb      	str	r3, [r7, #28]
 80072cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80072d0:	4641      	mov	r1, r8
 80072d2:	1851      	adds	r1, r2, r1
 80072d4:	6139      	str	r1, [r7, #16]
 80072d6:	4649      	mov	r1, r9
 80072d8:	414b      	adcs	r3, r1
 80072da:	617b      	str	r3, [r7, #20]
 80072dc:	f04f 0200 	mov.w	r2, #0
 80072e0:	f04f 0300 	mov.w	r3, #0
 80072e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80072e8:	4659      	mov	r1, fp
 80072ea:	00cb      	lsls	r3, r1, #3
 80072ec:	4651      	mov	r1, sl
 80072ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072f2:	4651      	mov	r1, sl
 80072f4:	00ca      	lsls	r2, r1, #3
 80072f6:	4610      	mov	r0, r2
 80072f8:	4619      	mov	r1, r3
 80072fa:	4603      	mov	r3, r0
 80072fc:	4642      	mov	r2, r8
 80072fe:	189b      	adds	r3, r3, r2
 8007300:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007304:	464b      	mov	r3, r9
 8007306:	460a      	mov	r2, r1
 8007308:	eb42 0303 	adc.w	r3, r2, r3
 800730c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	67bb      	str	r3, [r7, #120]	@ 0x78
 800731a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800731c:	f04f 0200 	mov.w	r2, #0
 8007320:	f04f 0300 	mov.w	r3, #0
 8007324:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007328:	4649      	mov	r1, r9
 800732a:	008b      	lsls	r3, r1, #2
 800732c:	4641      	mov	r1, r8
 800732e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007332:	4641      	mov	r1, r8
 8007334:	008a      	lsls	r2, r1, #2
 8007336:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800733a:	f7f9 fc3d 	bl	8000bb8 <__aeabi_uldivmod>
 800733e:	4602      	mov	r2, r0
 8007340:	460b      	mov	r3, r1
 8007342:	4611      	mov	r1, r2
 8007344:	4b38      	ldr	r3, [pc, #224]	@ (8007428 <UART_SetConfig+0x4e4>)
 8007346:	fba3 2301 	umull	r2, r3, r3, r1
 800734a:	095b      	lsrs	r3, r3, #5
 800734c:	2264      	movs	r2, #100	@ 0x64
 800734e:	fb02 f303 	mul.w	r3, r2, r3
 8007352:	1acb      	subs	r3, r1, r3
 8007354:	011b      	lsls	r3, r3, #4
 8007356:	3332      	adds	r3, #50	@ 0x32
 8007358:	4a33      	ldr	r2, [pc, #204]	@ (8007428 <UART_SetConfig+0x4e4>)
 800735a:	fba2 2303 	umull	r2, r3, r2, r3
 800735e:	095b      	lsrs	r3, r3, #5
 8007360:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007364:	441c      	add	r4, r3
 8007366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800736a:	2200      	movs	r2, #0
 800736c:	673b      	str	r3, [r7, #112]	@ 0x70
 800736e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007370:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007374:	4642      	mov	r2, r8
 8007376:	464b      	mov	r3, r9
 8007378:	1891      	adds	r1, r2, r2
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	415b      	adcs	r3, r3
 800737e:	60fb      	str	r3, [r7, #12]
 8007380:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007384:	4641      	mov	r1, r8
 8007386:	1851      	adds	r1, r2, r1
 8007388:	6039      	str	r1, [r7, #0]
 800738a:	4649      	mov	r1, r9
 800738c:	414b      	adcs	r3, r1
 800738e:	607b      	str	r3, [r7, #4]
 8007390:	f04f 0200 	mov.w	r2, #0
 8007394:	f04f 0300 	mov.w	r3, #0
 8007398:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800739c:	4659      	mov	r1, fp
 800739e:	00cb      	lsls	r3, r1, #3
 80073a0:	4651      	mov	r1, sl
 80073a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073a6:	4651      	mov	r1, sl
 80073a8:	00ca      	lsls	r2, r1, #3
 80073aa:	4610      	mov	r0, r2
 80073ac:	4619      	mov	r1, r3
 80073ae:	4603      	mov	r3, r0
 80073b0:	4642      	mov	r2, r8
 80073b2:	189b      	adds	r3, r3, r2
 80073b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073b6:	464b      	mov	r3, r9
 80073b8:	460a      	mov	r2, r1
 80073ba:	eb42 0303 	adc.w	r3, r2, r3
 80073be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80073c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80073ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80073cc:	f04f 0200 	mov.w	r2, #0
 80073d0:	f04f 0300 	mov.w	r3, #0
 80073d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80073d8:	4649      	mov	r1, r9
 80073da:	008b      	lsls	r3, r1, #2
 80073dc:	4641      	mov	r1, r8
 80073de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073e2:	4641      	mov	r1, r8
 80073e4:	008a      	lsls	r2, r1, #2
 80073e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80073ea:	f7f9 fbe5 	bl	8000bb8 <__aeabi_uldivmod>
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007428 <UART_SetConfig+0x4e4>)
 80073f4:	fba3 1302 	umull	r1, r3, r3, r2
 80073f8:	095b      	lsrs	r3, r3, #5
 80073fa:	2164      	movs	r1, #100	@ 0x64
 80073fc:	fb01 f303 	mul.w	r3, r1, r3
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	011b      	lsls	r3, r3, #4
 8007404:	3332      	adds	r3, #50	@ 0x32
 8007406:	4a08      	ldr	r2, [pc, #32]	@ (8007428 <UART_SetConfig+0x4e4>)
 8007408:	fba2 2303 	umull	r2, r3, r2, r3
 800740c:	095b      	lsrs	r3, r3, #5
 800740e:	f003 020f 	and.w	r2, r3, #15
 8007412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4422      	add	r2, r4
 800741a:	609a      	str	r2, [r3, #8]
}
 800741c:	bf00      	nop
 800741e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007422:	46bd      	mov	sp, r7
 8007424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007428:	51eb851f 	.word	0x51eb851f

0800742c <__cvt>:
 800742c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007430:	ec57 6b10 	vmov	r6, r7, d0
 8007434:	2f00      	cmp	r7, #0
 8007436:	460c      	mov	r4, r1
 8007438:	4619      	mov	r1, r3
 800743a:	463b      	mov	r3, r7
 800743c:	bfbb      	ittet	lt
 800743e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007442:	461f      	movlt	r7, r3
 8007444:	2300      	movge	r3, #0
 8007446:	232d      	movlt	r3, #45	@ 0x2d
 8007448:	700b      	strb	r3, [r1, #0]
 800744a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800744c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007450:	4691      	mov	r9, r2
 8007452:	f023 0820 	bic.w	r8, r3, #32
 8007456:	bfbc      	itt	lt
 8007458:	4632      	movlt	r2, r6
 800745a:	4616      	movlt	r6, r2
 800745c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007460:	d005      	beq.n	800746e <__cvt+0x42>
 8007462:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007466:	d100      	bne.n	800746a <__cvt+0x3e>
 8007468:	3401      	adds	r4, #1
 800746a:	2102      	movs	r1, #2
 800746c:	e000      	b.n	8007470 <__cvt+0x44>
 800746e:	2103      	movs	r1, #3
 8007470:	ab03      	add	r3, sp, #12
 8007472:	9301      	str	r3, [sp, #4]
 8007474:	ab02      	add	r3, sp, #8
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	ec47 6b10 	vmov	d0, r6, r7
 800747c:	4653      	mov	r3, sl
 800747e:	4622      	mov	r2, r4
 8007480:	f000 fe76 	bl	8008170 <_dtoa_r>
 8007484:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007488:	4605      	mov	r5, r0
 800748a:	d119      	bne.n	80074c0 <__cvt+0x94>
 800748c:	f019 0f01 	tst.w	r9, #1
 8007490:	d00e      	beq.n	80074b0 <__cvt+0x84>
 8007492:	eb00 0904 	add.w	r9, r0, r4
 8007496:	2200      	movs	r2, #0
 8007498:	2300      	movs	r3, #0
 800749a:	4630      	mov	r0, r6
 800749c:	4639      	mov	r1, r7
 800749e:	f7f9 fb1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80074a2:	b108      	cbz	r0, 80074a8 <__cvt+0x7c>
 80074a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80074a8:	2230      	movs	r2, #48	@ 0x30
 80074aa:	9b03      	ldr	r3, [sp, #12]
 80074ac:	454b      	cmp	r3, r9
 80074ae:	d31e      	bcc.n	80074ee <__cvt+0xc2>
 80074b0:	9b03      	ldr	r3, [sp, #12]
 80074b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074b4:	1b5b      	subs	r3, r3, r5
 80074b6:	4628      	mov	r0, r5
 80074b8:	6013      	str	r3, [r2, #0]
 80074ba:	b004      	add	sp, #16
 80074bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074c4:	eb00 0904 	add.w	r9, r0, r4
 80074c8:	d1e5      	bne.n	8007496 <__cvt+0x6a>
 80074ca:	7803      	ldrb	r3, [r0, #0]
 80074cc:	2b30      	cmp	r3, #48	@ 0x30
 80074ce:	d10a      	bne.n	80074e6 <__cvt+0xba>
 80074d0:	2200      	movs	r2, #0
 80074d2:	2300      	movs	r3, #0
 80074d4:	4630      	mov	r0, r6
 80074d6:	4639      	mov	r1, r7
 80074d8:	f7f9 fafe 	bl	8000ad8 <__aeabi_dcmpeq>
 80074dc:	b918      	cbnz	r0, 80074e6 <__cvt+0xba>
 80074de:	f1c4 0401 	rsb	r4, r4, #1
 80074e2:	f8ca 4000 	str.w	r4, [sl]
 80074e6:	f8da 3000 	ldr.w	r3, [sl]
 80074ea:	4499      	add	r9, r3
 80074ec:	e7d3      	b.n	8007496 <__cvt+0x6a>
 80074ee:	1c59      	adds	r1, r3, #1
 80074f0:	9103      	str	r1, [sp, #12]
 80074f2:	701a      	strb	r2, [r3, #0]
 80074f4:	e7d9      	b.n	80074aa <__cvt+0x7e>

080074f6 <__exponent>:
 80074f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074f8:	2900      	cmp	r1, #0
 80074fa:	bfba      	itte	lt
 80074fc:	4249      	neglt	r1, r1
 80074fe:	232d      	movlt	r3, #45	@ 0x2d
 8007500:	232b      	movge	r3, #43	@ 0x2b
 8007502:	2909      	cmp	r1, #9
 8007504:	7002      	strb	r2, [r0, #0]
 8007506:	7043      	strb	r3, [r0, #1]
 8007508:	dd29      	ble.n	800755e <__exponent+0x68>
 800750a:	f10d 0307 	add.w	r3, sp, #7
 800750e:	461d      	mov	r5, r3
 8007510:	270a      	movs	r7, #10
 8007512:	461a      	mov	r2, r3
 8007514:	fbb1 f6f7 	udiv	r6, r1, r7
 8007518:	fb07 1416 	mls	r4, r7, r6, r1
 800751c:	3430      	adds	r4, #48	@ 0x30
 800751e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007522:	460c      	mov	r4, r1
 8007524:	2c63      	cmp	r4, #99	@ 0x63
 8007526:	f103 33ff 	add.w	r3, r3, #4294967295
 800752a:	4631      	mov	r1, r6
 800752c:	dcf1      	bgt.n	8007512 <__exponent+0x1c>
 800752e:	3130      	adds	r1, #48	@ 0x30
 8007530:	1e94      	subs	r4, r2, #2
 8007532:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007536:	1c41      	adds	r1, r0, #1
 8007538:	4623      	mov	r3, r4
 800753a:	42ab      	cmp	r3, r5
 800753c:	d30a      	bcc.n	8007554 <__exponent+0x5e>
 800753e:	f10d 0309 	add.w	r3, sp, #9
 8007542:	1a9b      	subs	r3, r3, r2
 8007544:	42ac      	cmp	r4, r5
 8007546:	bf88      	it	hi
 8007548:	2300      	movhi	r3, #0
 800754a:	3302      	adds	r3, #2
 800754c:	4403      	add	r3, r0
 800754e:	1a18      	subs	r0, r3, r0
 8007550:	b003      	add	sp, #12
 8007552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007554:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007558:	f801 6f01 	strb.w	r6, [r1, #1]!
 800755c:	e7ed      	b.n	800753a <__exponent+0x44>
 800755e:	2330      	movs	r3, #48	@ 0x30
 8007560:	3130      	adds	r1, #48	@ 0x30
 8007562:	7083      	strb	r3, [r0, #2]
 8007564:	70c1      	strb	r1, [r0, #3]
 8007566:	1d03      	adds	r3, r0, #4
 8007568:	e7f1      	b.n	800754e <__exponent+0x58>
	...

0800756c <_printf_float>:
 800756c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007570:	b08d      	sub	sp, #52	@ 0x34
 8007572:	460c      	mov	r4, r1
 8007574:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007578:	4616      	mov	r6, r2
 800757a:	461f      	mov	r7, r3
 800757c:	4605      	mov	r5, r0
 800757e:	f000 fcf5 	bl	8007f6c <_localeconv_r>
 8007582:	6803      	ldr	r3, [r0, #0]
 8007584:	9304      	str	r3, [sp, #16]
 8007586:	4618      	mov	r0, r3
 8007588:	f7f8 fe7a 	bl	8000280 <strlen>
 800758c:	2300      	movs	r3, #0
 800758e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007590:	f8d8 3000 	ldr.w	r3, [r8]
 8007594:	9005      	str	r0, [sp, #20]
 8007596:	3307      	adds	r3, #7
 8007598:	f023 0307 	bic.w	r3, r3, #7
 800759c:	f103 0208 	add.w	r2, r3, #8
 80075a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80075a4:	f8d4 b000 	ldr.w	fp, [r4]
 80075a8:	f8c8 2000 	str.w	r2, [r8]
 80075ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80075b4:	9307      	str	r3, [sp, #28]
 80075b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80075ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80075be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075c2:	4b9c      	ldr	r3, [pc, #624]	@ (8007834 <_printf_float+0x2c8>)
 80075c4:	f04f 32ff 	mov.w	r2, #4294967295
 80075c8:	f7f9 fab8 	bl	8000b3c <__aeabi_dcmpun>
 80075cc:	bb70      	cbnz	r0, 800762c <_printf_float+0xc0>
 80075ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075d2:	4b98      	ldr	r3, [pc, #608]	@ (8007834 <_printf_float+0x2c8>)
 80075d4:	f04f 32ff 	mov.w	r2, #4294967295
 80075d8:	f7f9 fa92 	bl	8000b00 <__aeabi_dcmple>
 80075dc:	bb30      	cbnz	r0, 800762c <_printf_float+0xc0>
 80075de:	2200      	movs	r2, #0
 80075e0:	2300      	movs	r3, #0
 80075e2:	4640      	mov	r0, r8
 80075e4:	4649      	mov	r1, r9
 80075e6:	f7f9 fa81 	bl	8000aec <__aeabi_dcmplt>
 80075ea:	b110      	cbz	r0, 80075f2 <_printf_float+0x86>
 80075ec:	232d      	movs	r3, #45	@ 0x2d
 80075ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075f2:	4a91      	ldr	r2, [pc, #580]	@ (8007838 <_printf_float+0x2cc>)
 80075f4:	4b91      	ldr	r3, [pc, #580]	@ (800783c <_printf_float+0x2d0>)
 80075f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80075fa:	bf8c      	ite	hi
 80075fc:	4690      	movhi	r8, r2
 80075fe:	4698      	movls	r8, r3
 8007600:	2303      	movs	r3, #3
 8007602:	6123      	str	r3, [r4, #16]
 8007604:	f02b 0304 	bic.w	r3, fp, #4
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	f04f 0900 	mov.w	r9, #0
 800760e:	9700      	str	r7, [sp, #0]
 8007610:	4633      	mov	r3, r6
 8007612:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007614:	4621      	mov	r1, r4
 8007616:	4628      	mov	r0, r5
 8007618:	f000 f9d2 	bl	80079c0 <_printf_common>
 800761c:	3001      	adds	r0, #1
 800761e:	f040 808d 	bne.w	800773c <_printf_float+0x1d0>
 8007622:	f04f 30ff 	mov.w	r0, #4294967295
 8007626:	b00d      	add	sp, #52	@ 0x34
 8007628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800762c:	4642      	mov	r2, r8
 800762e:	464b      	mov	r3, r9
 8007630:	4640      	mov	r0, r8
 8007632:	4649      	mov	r1, r9
 8007634:	f7f9 fa82 	bl	8000b3c <__aeabi_dcmpun>
 8007638:	b140      	cbz	r0, 800764c <_printf_float+0xe0>
 800763a:	464b      	mov	r3, r9
 800763c:	2b00      	cmp	r3, #0
 800763e:	bfbc      	itt	lt
 8007640:	232d      	movlt	r3, #45	@ 0x2d
 8007642:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007646:	4a7e      	ldr	r2, [pc, #504]	@ (8007840 <_printf_float+0x2d4>)
 8007648:	4b7e      	ldr	r3, [pc, #504]	@ (8007844 <_printf_float+0x2d8>)
 800764a:	e7d4      	b.n	80075f6 <_printf_float+0x8a>
 800764c:	6863      	ldr	r3, [r4, #4]
 800764e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007652:	9206      	str	r2, [sp, #24]
 8007654:	1c5a      	adds	r2, r3, #1
 8007656:	d13b      	bne.n	80076d0 <_printf_float+0x164>
 8007658:	2306      	movs	r3, #6
 800765a:	6063      	str	r3, [r4, #4]
 800765c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007660:	2300      	movs	r3, #0
 8007662:	6022      	str	r2, [r4, #0]
 8007664:	9303      	str	r3, [sp, #12]
 8007666:	ab0a      	add	r3, sp, #40	@ 0x28
 8007668:	e9cd a301 	strd	sl, r3, [sp, #4]
 800766c:	ab09      	add	r3, sp, #36	@ 0x24
 800766e:	9300      	str	r3, [sp, #0]
 8007670:	6861      	ldr	r1, [r4, #4]
 8007672:	ec49 8b10 	vmov	d0, r8, r9
 8007676:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800767a:	4628      	mov	r0, r5
 800767c:	f7ff fed6 	bl	800742c <__cvt>
 8007680:	9b06      	ldr	r3, [sp, #24]
 8007682:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007684:	2b47      	cmp	r3, #71	@ 0x47
 8007686:	4680      	mov	r8, r0
 8007688:	d129      	bne.n	80076de <_printf_float+0x172>
 800768a:	1cc8      	adds	r0, r1, #3
 800768c:	db02      	blt.n	8007694 <_printf_float+0x128>
 800768e:	6863      	ldr	r3, [r4, #4]
 8007690:	4299      	cmp	r1, r3
 8007692:	dd41      	ble.n	8007718 <_printf_float+0x1ac>
 8007694:	f1aa 0a02 	sub.w	sl, sl, #2
 8007698:	fa5f fa8a 	uxtb.w	sl, sl
 800769c:	3901      	subs	r1, #1
 800769e:	4652      	mov	r2, sl
 80076a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80076a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80076a6:	f7ff ff26 	bl	80074f6 <__exponent>
 80076aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076ac:	1813      	adds	r3, r2, r0
 80076ae:	2a01      	cmp	r2, #1
 80076b0:	4681      	mov	r9, r0
 80076b2:	6123      	str	r3, [r4, #16]
 80076b4:	dc02      	bgt.n	80076bc <_printf_float+0x150>
 80076b6:	6822      	ldr	r2, [r4, #0]
 80076b8:	07d2      	lsls	r2, r2, #31
 80076ba:	d501      	bpl.n	80076c0 <_printf_float+0x154>
 80076bc:	3301      	adds	r3, #1
 80076be:	6123      	str	r3, [r4, #16]
 80076c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d0a2      	beq.n	800760e <_printf_float+0xa2>
 80076c8:	232d      	movs	r3, #45	@ 0x2d
 80076ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076ce:	e79e      	b.n	800760e <_printf_float+0xa2>
 80076d0:	9a06      	ldr	r2, [sp, #24]
 80076d2:	2a47      	cmp	r2, #71	@ 0x47
 80076d4:	d1c2      	bne.n	800765c <_printf_float+0xf0>
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1c0      	bne.n	800765c <_printf_float+0xf0>
 80076da:	2301      	movs	r3, #1
 80076dc:	e7bd      	b.n	800765a <_printf_float+0xee>
 80076de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80076e2:	d9db      	bls.n	800769c <_printf_float+0x130>
 80076e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80076e8:	d118      	bne.n	800771c <_printf_float+0x1b0>
 80076ea:	2900      	cmp	r1, #0
 80076ec:	6863      	ldr	r3, [r4, #4]
 80076ee:	dd0b      	ble.n	8007708 <_printf_float+0x19c>
 80076f0:	6121      	str	r1, [r4, #16]
 80076f2:	b913      	cbnz	r3, 80076fa <_printf_float+0x18e>
 80076f4:	6822      	ldr	r2, [r4, #0]
 80076f6:	07d0      	lsls	r0, r2, #31
 80076f8:	d502      	bpl.n	8007700 <_printf_float+0x194>
 80076fa:	3301      	adds	r3, #1
 80076fc:	440b      	add	r3, r1
 80076fe:	6123      	str	r3, [r4, #16]
 8007700:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007702:	f04f 0900 	mov.w	r9, #0
 8007706:	e7db      	b.n	80076c0 <_printf_float+0x154>
 8007708:	b913      	cbnz	r3, 8007710 <_printf_float+0x1a4>
 800770a:	6822      	ldr	r2, [r4, #0]
 800770c:	07d2      	lsls	r2, r2, #31
 800770e:	d501      	bpl.n	8007714 <_printf_float+0x1a8>
 8007710:	3302      	adds	r3, #2
 8007712:	e7f4      	b.n	80076fe <_printf_float+0x192>
 8007714:	2301      	movs	r3, #1
 8007716:	e7f2      	b.n	80076fe <_printf_float+0x192>
 8007718:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800771c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800771e:	4299      	cmp	r1, r3
 8007720:	db05      	blt.n	800772e <_printf_float+0x1c2>
 8007722:	6823      	ldr	r3, [r4, #0]
 8007724:	6121      	str	r1, [r4, #16]
 8007726:	07d8      	lsls	r0, r3, #31
 8007728:	d5ea      	bpl.n	8007700 <_printf_float+0x194>
 800772a:	1c4b      	adds	r3, r1, #1
 800772c:	e7e7      	b.n	80076fe <_printf_float+0x192>
 800772e:	2900      	cmp	r1, #0
 8007730:	bfd4      	ite	le
 8007732:	f1c1 0202 	rsble	r2, r1, #2
 8007736:	2201      	movgt	r2, #1
 8007738:	4413      	add	r3, r2
 800773a:	e7e0      	b.n	80076fe <_printf_float+0x192>
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	055a      	lsls	r2, r3, #21
 8007740:	d407      	bmi.n	8007752 <_printf_float+0x1e6>
 8007742:	6923      	ldr	r3, [r4, #16]
 8007744:	4642      	mov	r2, r8
 8007746:	4631      	mov	r1, r6
 8007748:	4628      	mov	r0, r5
 800774a:	47b8      	blx	r7
 800774c:	3001      	adds	r0, #1
 800774e:	d12b      	bne.n	80077a8 <_printf_float+0x23c>
 8007750:	e767      	b.n	8007622 <_printf_float+0xb6>
 8007752:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007756:	f240 80dd 	bls.w	8007914 <_printf_float+0x3a8>
 800775a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800775e:	2200      	movs	r2, #0
 8007760:	2300      	movs	r3, #0
 8007762:	f7f9 f9b9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007766:	2800      	cmp	r0, #0
 8007768:	d033      	beq.n	80077d2 <_printf_float+0x266>
 800776a:	4a37      	ldr	r2, [pc, #220]	@ (8007848 <_printf_float+0x2dc>)
 800776c:	2301      	movs	r3, #1
 800776e:	4631      	mov	r1, r6
 8007770:	4628      	mov	r0, r5
 8007772:	47b8      	blx	r7
 8007774:	3001      	adds	r0, #1
 8007776:	f43f af54 	beq.w	8007622 <_printf_float+0xb6>
 800777a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800777e:	4543      	cmp	r3, r8
 8007780:	db02      	blt.n	8007788 <_printf_float+0x21c>
 8007782:	6823      	ldr	r3, [r4, #0]
 8007784:	07d8      	lsls	r0, r3, #31
 8007786:	d50f      	bpl.n	80077a8 <_printf_float+0x23c>
 8007788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800778c:	4631      	mov	r1, r6
 800778e:	4628      	mov	r0, r5
 8007790:	47b8      	blx	r7
 8007792:	3001      	adds	r0, #1
 8007794:	f43f af45 	beq.w	8007622 <_printf_float+0xb6>
 8007798:	f04f 0900 	mov.w	r9, #0
 800779c:	f108 38ff 	add.w	r8, r8, #4294967295
 80077a0:	f104 0a1a 	add.w	sl, r4, #26
 80077a4:	45c8      	cmp	r8, r9
 80077a6:	dc09      	bgt.n	80077bc <_printf_float+0x250>
 80077a8:	6823      	ldr	r3, [r4, #0]
 80077aa:	079b      	lsls	r3, r3, #30
 80077ac:	f100 8103 	bmi.w	80079b6 <_printf_float+0x44a>
 80077b0:	68e0      	ldr	r0, [r4, #12]
 80077b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077b4:	4298      	cmp	r0, r3
 80077b6:	bfb8      	it	lt
 80077b8:	4618      	movlt	r0, r3
 80077ba:	e734      	b.n	8007626 <_printf_float+0xba>
 80077bc:	2301      	movs	r3, #1
 80077be:	4652      	mov	r2, sl
 80077c0:	4631      	mov	r1, r6
 80077c2:	4628      	mov	r0, r5
 80077c4:	47b8      	blx	r7
 80077c6:	3001      	adds	r0, #1
 80077c8:	f43f af2b 	beq.w	8007622 <_printf_float+0xb6>
 80077cc:	f109 0901 	add.w	r9, r9, #1
 80077d0:	e7e8      	b.n	80077a4 <_printf_float+0x238>
 80077d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	dc39      	bgt.n	800784c <_printf_float+0x2e0>
 80077d8:	4a1b      	ldr	r2, [pc, #108]	@ (8007848 <_printf_float+0x2dc>)
 80077da:	2301      	movs	r3, #1
 80077dc:	4631      	mov	r1, r6
 80077de:	4628      	mov	r0, r5
 80077e0:	47b8      	blx	r7
 80077e2:	3001      	adds	r0, #1
 80077e4:	f43f af1d 	beq.w	8007622 <_printf_float+0xb6>
 80077e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80077ec:	ea59 0303 	orrs.w	r3, r9, r3
 80077f0:	d102      	bne.n	80077f8 <_printf_float+0x28c>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	07d9      	lsls	r1, r3, #31
 80077f6:	d5d7      	bpl.n	80077a8 <_printf_float+0x23c>
 80077f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077fc:	4631      	mov	r1, r6
 80077fe:	4628      	mov	r0, r5
 8007800:	47b8      	blx	r7
 8007802:	3001      	adds	r0, #1
 8007804:	f43f af0d 	beq.w	8007622 <_printf_float+0xb6>
 8007808:	f04f 0a00 	mov.w	sl, #0
 800780c:	f104 0b1a 	add.w	fp, r4, #26
 8007810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007812:	425b      	negs	r3, r3
 8007814:	4553      	cmp	r3, sl
 8007816:	dc01      	bgt.n	800781c <_printf_float+0x2b0>
 8007818:	464b      	mov	r3, r9
 800781a:	e793      	b.n	8007744 <_printf_float+0x1d8>
 800781c:	2301      	movs	r3, #1
 800781e:	465a      	mov	r2, fp
 8007820:	4631      	mov	r1, r6
 8007822:	4628      	mov	r0, r5
 8007824:	47b8      	blx	r7
 8007826:	3001      	adds	r0, #1
 8007828:	f43f aefb 	beq.w	8007622 <_printf_float+0xb6>
 800782c:	f10a 0a01 	add.w	sl, sl, #1
 8007830:	e7ee      	b.n	8007810 <_printf_float+0x2a4>
 8007832:	bf00      	nop
 8007834:	7fefffff 	.word	0x7fefffff
 8007838:	0800b96c 	.word	0x0800b96c
 800783c:	0800b968 	.word	0x0800b968
 8007840:	0800b974 	.word	0x0800b974
 8007844:	0800b970 	.word	0x0800b970
 8007848:	0800b978 	.word	0x0800b978
 800784c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800784e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007852:	4553      	cmp	r3, sl
 8007854:	bfa8      	it	ge
 8007856:	4653      	movge	r3, sl
 8007858:	2b00      	cmp	r3, #0
 800785a:	4699      	mov	r9, r3
 800785c:	dc36      	bgt.n	80078cc <_printf_float+0x360>
 800785e:	f04f 0b00 	mov.w	fp, #0
 8007862:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007866:	f104 021a 	add.w	r2, r4, #26
 800786a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800786c:	9306      	str	r3, [sp, #24]
 800786e:	eba3 0309 	sub.w	r3, r3, r9
 8007872:	455b      	cmp	r3, fp
 8007874:	dc31      	bgt.n	80078da <_printf_float+0x36e>
 8007876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007878:	459a      	cmp	sl, r3
 800787a:	dc3a      	bgt.n	80078f2 <_printf_float+0x386>
 800787c:	6823      	ldr	r3, [r4, #0]
 800787e:	07da      	lsls	r2, r3, #31
 8007880:	d437      	bmi.n	80078f2 <_printf_float+0x386>
 8007882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007884:	ebaa 0903 	sub.w	r9, sl, r3
 8007888:	9b06      	ldr	r3, [sp, #24]
 800788a:	ebaa 0303 	sub.w	r3, sl, r3
 800788e:	4599      	cmp	r9, r3
 8007890:	bfa8      	it	ge
 8007892:	4699      	movge	r9, r3
 8007894:	f1b9 0f00 	cmp.w	r9, #0
 8007898:	dc33      	bgt.n	8007902 <_printf_float+0x396>
 800789a:	f04f 0800 	mov.w	r8, #0
 800789e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078a2:	f104 0b1a 	add.w	fp, r4, #26
 80078a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078a8:	ebaa 0303 	sub.w	r3, sl, r3
 80078ac:	eba3 0309 	sub.w	r3, r3, r9
 80078b0:	4543      	cmp	r3, r8
 80078b2:	f77f af79 	ble.w	80077a8 <_printf_float+0x23c>
 80078b6:	2301      	movs	r3, #1
 80078b8:	465a      	mov	r2, fp
 80078ba:	4631      	mov	r1, r6
 80078bc:	4628      	mov	r0, r5
 80078be:	47b8      	blx	r7
 80078c0:	3001      	adds	r0, #1
 80078c2:	f43f aeae 	beq.w	8007622 <_printf_float+0xb6>
 80078c6:	f108 0801 	add.w	r8, r8, #1
 80078ca:	e7ec      	b.n	80078a6 <_printf_float+0x33a>
 80078cc:	4642      	mov	r2, r8
 80078ce:	4631      	mov	r1, r6
 80078d0:	4628      	mov	r0, r5
 80078d2:	47b8      	blx	r7
 80078d4:	3001      	adds	r0, #1
 80078d6:	d1c2      	bne.n	800785e <_printf_float+0x2f2>
 80078d8:	e6a3      	b.n	8007622 <_printf_float+0xb6>
 80078da:	2301      	movs	r3, #1
 80078dc:	4631      	mov	r1, r6
 80078de:	4628      	mov	r0, r5
 80078e0:	9206      	str	r2, [sp, #24]
 80078e2:	47b8      	blx	r7
 80078e4:	3001      	adds	r0, #1
 80078e6:	f43f ae9c 	beq.w	8007622 <_printf_float+0xb6>
 80078ea:	9a06      	ldr	r2, [sp, #24]
 80078ec:	f10b 0b01 	add.w	fp, fp, #1
 80078f0:	e7bb      	b.n	800786a <_printf_float+0x2fe>
 80078f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078f6:	4631      	mov	r1, r6
 80078f8:	4628      	mov	r0, r5
 80078fa:	47b8      	blx	r7
 80078fc:	3001      	adds	r0, #1
 80078fe:	d1c0      	bne.n	8007882 <_printf_float+0x316>
 8007900:	e68f      	b.n	8007622 <_printf_float+0xb6>
 8007902:	9a06      	ldr	r2, [sp, #24]
 8007904:	464b      	mov	r3, r9
 8007906:	4442      	add	r2, r8
 8007908:	4631      	mov	r1, r6
 800790a:	4628      	mov	r0, r5
 800790c:	47b8      	blx	r7
 800790e:	3001      	adds	r0, #1
 8007910:	d1c3      	bne.n	800789a <_printf_float+0x32e>
 8007912:	e686      	b.n	8007622 <_printf_float+0xb6>
 8007914:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007918:	f1ba 0f01 	cmp.w	sl, #1
 800791c:	dc01      	bgt.n	8007922 <_printf_float+0x3b6>
 800791e:	07db      	lsls	r3, r3, #31
 8007920:	d536      	bpl.n	8007990 <_printf_float+0x424>
 8007922:	2301      	movs	r3, #1
 8007924:	4642      	mov	r2, r8
 8007926:	4631      	mov	r1, r6
 8007928:	4628      	mov	r0, r5
 800792a:	47b8      	blx	r7
 800792c:	3001      	adds	r0, #1
 800792e:	f43f ae78 	beq.w	8007622 <_printf_float+0xb6>
 8007932:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007936:	4631      	mov	r1, r6
 8007938:	4628      	mov	r0, r5
 800793a:	47b8      	blx	r7
 800793c:	3001      	adds	r0, #1
 800793e:	f43f ae70 	beq.w	8007622 <_printf_float+0xb6>
 8007942:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007946:	2200      	movs	r2, #0
 8007948:	2300      	movs	r3, #0
 800794a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800794e:	f7f9 f8c3 	bl	8000ad8 <__aeabi_dcmpeq>
 8007952:	b9c0      	cbnz	r0, 8007986 <_printf_float+0x41a>
 8007954:	4653      	mov	r3, sl
 8007956:	f108 0201 	add.w	r2, r8, #1
 800795a:	4631      	mov	r1, r6
 800795c:	4628      	mov	r0, r5
 800795e:	47b8      	blx	r7
 8007960:	3001      	adds	r0, #1
 8007962:	d10c      	bne.n	800797e <_printf_float+0x412>
 8007964:	e65d      	b.n	8007622 <_printf_float+0xb6>
 8007966:	2301      	movs	r3, #1
 8007968:	465a      	mov	r2, fp
 800796a:	4631      	mov	r1, r6
 800796c:	4628      	mov	r0, r5
 800796e:	47b8      	blx	r7
 8007970:	3001      	adds	r0, #1
 8007972:	f43f ae56 	beq.w	8007622 <_printf_float+0xb6>
 8007976:	f108 0801 	add.w	r8, r8, #1
 800797a:	45d0      	cmp	r8, sl
 800797c:	dbf3      	blt.n	8007966 <_printf_float+0x3fa>
 800797e:	464b      	mov	r3, r9
 8007980:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007984:	e6df      	b.n	8007746 <_printf_float+0x1da>
 8007986:	f04f 0800 	mov.w	r8, #0
 800798a:	f104 0b1a 	add.w	fp, r4, #26
 800798e:	e7f4      	b.n	800797a <_printf_float+0x40e>
 8007990:	2301      	movs	r3, #1
 8007992:	4642      	mov	r2, r8
 8007994:	e7e1      	b.n	800795a <_printf_float+0x3ee>
 8007996:	2301      	movs	r3, #1
 8007998:	464a      	mov	r2, r9
 800799a:	4631      	mov	r1, r6
 800799c:	4628      	mov	r0, r5
 800799e:	47b8      	blx	r7
 80079a0:	3001      	adds	r0, #1
 80079a2:	f43f ae3e 	beq.w	8007622 <_printf_float+0xb6>
 80079a6:	f108 0801 	add.w	r8, r8, #1
 80079aa:	68e3      	ldr	r3, [r4, #12]
 80079ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079ae:	1a5b      	subs	r3, r3, r1
 80079b0:	4543      	cmp	r3, r8
 80079b2:	dcf0      	bgt.n	8007996 <_printf_float+0x42a>
 80079b4:	e6fc      	b.n	80077b0 <_printf_float+0x244>
 80079b6:	f04f 0800 	mov.w	r8, #0
 80079ba:	f104 0919 	add.w	r9, r4, #25
 80079be:	e7f4      	b.n	80079aa <_printf_float+0x43e>

080079c0 <_printf_common>:
 80079c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c4:	4616      	mov	r6, r2
 80079c6:	4698      	mov	r8, r3
 80079c8:	688a      	ldr	r2, [r1, #8]
 80079ca:	690b      	ldr	r3, [r1, #16]
 80079cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079d0:	4293      	cmp	r3, r2
 80079d2:	bfb8      	it	lt
 80079d4:	4613      	movlt	r3, r2
 80079d6:	6033      	str	r3, [r6, #0]
 80079d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80079dc:	4607      	mov	r7, r0
 80079de:	460c      	mov	r4, r1
 80079e0:	b10a      	cbz	r2, 80079e6 <_printf_common+0x26>
 80079e2:	3301      	adds	r3, #1
 80079e4:	6033      	str	r3, [r6, #0]
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	0699      	lsls	r1, r3, #26
 80079ea:	bf42      	ittt	mi
 80079ec:	6833      	ldrmi	r3, [r6, #0]
 80079ee:	3302      	addmi	r3, #2
 80079f0:	6033      	strmi	r3, [r6, #0]
 80079f2:	6825      	ldr	r5, [r4, #0]
 80079f4:	f015 0506 	ands.w	r5, r5, #6
 80079f8:	d106      	bne.n	8007a08 <_printf_common+0x48>
 80079fa:	f104 0a19 	add.w	sl, r4, #25
 80079fe:	68e3      	ldr	r3, [r4, #12]
 8007a00:	6832      	ldr	r2, [r6, #0]
 8007a02:	1a9b      	subs	r3, r3, r2
 8007a04:	42ab      	cmp	r3, r5
 8007a06:	dc26      	bgt.n	8007a56 <_printf_common+0x96>
 8007a08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a0c:	6822      	ldr	r2, [r4, #0]
 8007a0e:	3b00      	subs	r3, #0
 8007a10:	bf18      	it	ne
 8007a12:	2301      	movne	r3, #1
 8007a14:	0692      	lsls	r2, r2, #26
 8007a16:	d42b      	bmi.n	8007a70 <_printf_common+0xb0>
 8007a18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a1c:	4641      	mov	r1, r8
 8007a1e:	4638      	mov	r0, r7
 8007a20:	47c8      	blx	r9
 8007a22:	3001      	adds	r0, #1
 8007a24:	d01e      	beq.n	8007a64 <_printf_common+0xa4>
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	6922      	ldr	r2, [r4, #16]
 8007a2a:	f003 0306 	and.w	r3, r3, #6
 8007a2e:	2b04      	cmp	r3, #4
 8007a30:	bf02      	ittt	eq
 8007a32:	68e5      	ldreq	r5, [r4, #12]
 8007a34:	6833      	ldreq	r3, [r6, #0]
 8007a36:	1aed      	subeq	r5, r5, r3
 8007a38:	68a3      	ldr	r3, [r4, #8]
 8007a3a:	bf0c      	ite	eq
 8007a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a40:	2500      	movne	r5, #0
 8007a42:	4293      	cmp	r3, r2
 8007a44:	bfc4      	itt	gt
 8007a46:	1a9b      	subgt	r3, r3, r2
 8007a48:	18ed      	addgt	r5, r5, r3
 8007a4a:	2600      	movs	r6, #0
 8007a4c:	341a      	adds	r4, #26
 8007a4e:	42b5      	cmp	r5, r6
 8007a50:	d11a      	bne.n	8007a88 <_printf_common+0xc8>
 8007a52:	2000      	movs	r0, #0
 8007a54:	e008      	b.n	8007a68 <_printf_common+0xa8>
 8007a56:	2301      	movs	r3, #1
 8007a58:	4652      	mov	r2, sl
 8007a5a:	4641      	mov	r1, r8
 8007a5c:	4638      	mov	r0, r7
 8007a5e:	47c8      	blx	r9
 8007a60:	3001      	adds	r0, #1
 8007a62:	d103      	bne.n	8007a6c <_printf_common+0xac>
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a6c:	3501      	adds	r5, #1
 8007a6e:	e7c6      	b.n	80079fe <_printf_common+0x3e>
 8007a70:	18e1      	adds	r1, r4, r3
 8007a72:	1c5a      	adds	r2, r3, #1
 8007a74:	2030      	movs	r0, #48	@ 0x30
 8007a76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a7a:	4422      	add	r2, r4
 8007a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007a80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007a84:	3302      	adds	r3, #2
 8007a86:	e7c7      	b.n	8007a18 <_printf_common+0x58>
 8007a88:	2301      	movs	r3, #1
 8007a8a:	4622      	mov	r2, r4
 8007a8c:	4641      	mov	r1, r8
 8007a8e:	4638      	mov	r0, r7
 8007a90:	47c8      	blx	r9
 8007a92:	3001      	adds	r0, #1
 8007a94:	d0e6      	beq.n	8007a64 <_printf_common+0xa4>
 8007a96:	3601      	adds	r6, #1
 8007a98:	e7d9      	b.n	8007a4e <_printf_common+0x8e>
	...

08007a9c <_printf_i>:
 8007a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007aa0:	7e0f      	ldrb	r7, [r1, #24]
 8007aa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007aa4:	2f78      	cmp	r7, #120	@ 0x78
 8007aa6:	4691      	mov	r9, r2
 8007aa8:	4680      	mov	r8, r0
 8007aaa:	460c      	mov	r4, r1
 8007aac:	469a      	mov	sl, r3
 8007aae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ab2:	d807      	bhi.n	8007ac4 <_printf_i+0x28>
 8007ab4:	2f62      	cmp	r7, #98	@ 0x62
 8007ab6:	d80a      	bhi.n	8007ace <_printf_i+0x32>
 8007ab8:	2f00      	cmp	r7, #0
 8007aba:	f000 80d1 	beq.w	8007c60 <_printf_i+0x1c4>
 8007abe:	2f58      	cmp	r7, #88	@ 0x58
 8007ac0:	f000 80b8 	beq.w	8007c34 <_printf_i+0x198>
 8007ac4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ac8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007acc:	e03a      	b.n	8007b44 <_printf_i+0xa8>
 8007ace:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ad2:	2b15      	cmp	r3, #21
 8007ad4:	d8f6      	bhi.n	8007ac4 <_printf_i+0x28>
 8007ad6:	a101      	add	r1, pc, #4	@ (adr r1, 8007adc <_printf_i+0x40>)
 8007ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007adc:	08007b35 	.word	0x08007b35
 8007ae0:	08007b49 	.word	0x08007b49
 8007ae4:	08007ac5 	.word	0x08007ac5
 8007ae8:	08007ac5 	.word	0x08007ac5
 8007aec:	08007ac5 	.word	0x08007ac5
 8007af0:	08007ac5 	.word	0x08007ac5
 8007af4:	08007b49 	.word	0x08007b49
 8007af8:	08007ac5 	.word	0x08007ac5
 8007afc:	08007ac5 	.word	0x08007ac5
 8007b00:	08007ac5 	.word	0x08007ac5
 8007b04:	08007ac5 	.word	0x08007ac5
 8007b08:	08007c47 	.word	0x08007c47
 8007b0c:	08007b73 	.word	0x08007b73
 8007b10:	08007c01 	.word	0x08007c01
 8007b14:	08007ac5 	.word	0x08007ac5
 8007b18:	08007ac5 	.word	0x08007ac5
 8007b1c:	08007c69 	.word	0x08007c69
 8007b20:	08007ac5 	.word	0x08007ac5
 8007b24:	08007b73 	.word	0x08007b73
 8007b28:	08007ac5 	.word	0x08007ac5
 8007b2c:	08007ac5 	.word	0x08007ac5
 8007b30:	08007c09 	.word	0x08007c09
 8007b34:	6833      	ldr	r3, [r6, #0]
 8007b36:	1d1a      	adds	r2, r3, #4
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	6032      	str	r2, [r6, #0]
 8007b3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b44:	2301      	movs	r3, #1
 8007b46:	e09c      	b.n	8007c82 <_printf_i+0x1e6>
 8007b48:	6833      	ldr	r3, [r6, #0]
 8007b4a:	6820      	ldr	r0, [r4, #0]
 8007b4c:	1d19      	adds	r1, r3, #4
 8007b4e:	6031      	str	r1, [r6, #0]
 8007b50:	0606      	lsls	r6, r0, #24
 8007b52:	d501      	bpl.n	8007b58 <_printf_i+0xbc>
 8007b54:	681d      	ldr	r5, [r3, #0]
 8007b56:	e003      	b.n	8007b60 <_printf_i+0xc4>
 8007b58:	0645      	lsls	r5, r0, #25
 8007b5a:	d5fb      	bpl.n	8007b54 <_printf_i+0xb8>
 8007b5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b60:	2d00      	cmp	r5, #0
 8007b62:	da03      	bge.n	8007b6c <_printf_i+0xd0>
 8007b64:	232d      	movs	r3, #45	@ 0x2d
 8007b66:	426d      	negs	r5, r5
 8007b68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b6c:	4858      	ldr	r0, [pc, #352]	@ (8007cd0 <_printf_i+0x234>)
 8007b6e:	230a      	movs	r3, #10
 8007b70:	e011      	b.n	8007b96 <_printf_i+0xfa>
 8007b72:	6821      	ldr	r1, [r4, #0]
 8007b74:	6833      	ldr	r3, [r6, #0]
 8007b76:	0608      	lsls	r0, r1, #24
 8007b78:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b7c:	d402      	bmi.n	8007b84 <_printf_i+0xe8>
 8007b7e:	0649      	lsls	r1, r1, #25
 8007b80:	bf48      	it	mi
 8007b82:	b2ad      	uxthmi	r5, r5
 8007b84:	2f6f      	cmp	r7, #111	@ 0x6f
 8007b86:	4852      	ldr	r0, [pc, #328]	@ (8007cd0 <_printf_i+0x234>)
 8007b88:	6033      	str	r3, [r6, #0]
 8007b8a:	bf14      	ite	ne
 8007b8c:	230a      	movne	r3, #10
 8007b8e:	2308      	moveq	r3, #8
 8007b90:	2100      	movs	r1, #0
 8007b92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007b96:	6866      	ldr	r6, [r4, #4]
 8007b98:	60a6      	str	r6, [r4, #8]
 8007b9a:	2e00      	cmp	r6, #0
 8007b9c:	db05      	blt.n	8007baa <_printf_i+0x10e>
 8007b9e:	6821      	ldr	r1, [r4, #0]
 8007ba0:	432e      	orrs	r6, r5
 8007ba2:	f021 0104 	bic.w	r1, r1, #4
 8007ba6:	6021      	str	r1, [r4, #0]
 8007ba8:	d04b      	beq.n	8007c42 <_printf_i+0x1a6>
 8007baa:	4616      	mov	r6, r2
 8007bac:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bb0:	fb03 5711 	mls	r7, r3, r1, r5
 8007bb4:	5dc7      	ldrb	r7, [r0, r7]
 8007bb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bba:	462f      	mov	r7, r5
 8007bbc:	42bb      	cmp	r3, r7
 8007bbe:	460d      	mov	r5, r1
 8007bc0:	d9f4      	bls.n	8007bac <_printf_i+0x110>
 8007bc2:	2b08      	cmp	r3, #8
 8007bc4:	d10b      	bne.n	8007bde <_printf_i+0x142>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	07df      	lsls	r7, r3, #31
 8007bca:	d508      	bpl.n	8007bde <_printf_i+0x142>
 8007bcc:	6923      	ldr	r3, [r4, #16]
 8007bce:	6861      	ldr	r1, [r4, #4]
 8007bd0:	4299      	cmp	r1, r3
 8007bd2:	bfde      	ittt	le
 8007bd4:	2330      	movle	r3, #48	@ 0x30
 8007bd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007bda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007bde:	1b92      	subs	r2, r2, r6
 8007be0:	6122      	str	r2, [r4, #16]
 8007be2:	f8cd a000 	str.w	sl, [sp]
 8007be6:	464b      	mov	r3, r9
 8007be8:	aa03      	add	r2, sp, #12
 8007bea:	4621      	mov	r1, r4
 8007bec:	4640      	mov	r0, r8
 8007bee:	f7ff fee7 	bl	80079c0 <_printf_common>
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	d14a      	bne.n	8007c8c <_printf_i+0x1f0>
 8007bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bfa:	b004      	add	sp, #16
 8007bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	f043 0320 	orr.w	r3, r3, #32
 8007c06:	6023      	str	r3, [r4, #0]
 8007c08:	4832      	ldr	r0, [pc, #200]	@ (8007cd4 <_printf_i+0x238>)
 8007c0a:	2778      	movs	r7, #120	@ 0x78
 8007c0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c10:	6823      	ldr	r3, [r4, #0]
 8007c12:	6831      	ldr	r1, [r6, #0]
 8007c14:	061f      	lsls	r7, r3, #24
 8007c16:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c1a:	d402      	bmi.n	8007c22 <_printf_i+0x186>
 8007c1c:	065f      	lsls	r7, r3, #25
 8007c1e:	bf48      	it	mi
 8007c20:	b2ad      	uxthmi	r5, r5
 8007c22:	6031      	str	r1, [r6, #0]
 8007c24:	07d9      	lsls	r1, r3, #31
 8007c26:	bf44      	itt	mi
 8007c28:	f043 0320 	orrmi.w	r3, r3, #32
 8007c2c:	6023      	strmi	r3, [r4, #0]
 8007c2e:	b11d      	cbz	r5, 8007c38 <_printf_i+0x19c>
 8007c30:	2310      	movs	r3, #16
 8007c32:	e7ad      	b.n	8007b90 <_printf_i+0xf4>
 8007c34:	4826      	ldr	r0, [pc, #152]	@ (8007cd0 <_printf_i+0x234>)
 8007c36:	e7e9      	b.n	8007c0c <_printf_i+0x170>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	f023 0320 	bic.w	r3, r3, #32
 8007c3e:	6023      	str	r3, [r4, #0]
 8007c40:	e7f6      	b.n	8007c30 <_printf_i+0x194>
 8007c42:	4616      	mov	r6, r2
 8007c44:	e7bd      	b.n	8007bc2 <_printf_i+0x126>
 8007c46:	6833      	ldr	r3, [r6, #0]
 8007c48:	6825      	ldr	r5, [r4, #0]
 8007c4a:	6961      	ldr	r1, [r4, #20]
 8007c4c:	1d18      	adds	r0, r3, #4
 8007c4e:	6030      	str	r0, [r6, #0]
 8007c50:	062e      	lsls	r6, r5, #24
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	d501      	bpl.n	8007c5a <_printf_i+0x1be>
 8007c56:	6019      	str	r1, [r3, #0]
 8007c58:	e002      	b.n	8007c60 <_printf_i+0x1c4>
 8007c5a:	0668      	lsls	r0, r5, #25
 8007c5c:	d5fb      	bpl.n	8007c56 <_printf_i+0x1ba>
 8007c5e:	8019      	strh	r1, [r3, #0]
 8007c60:	2300      	movs	r3, #0
 8007c62:	6123      	str	r3, [r4, #16]
 8007c64:	4616      	mov	r6, r2
 8007c66:	e7bc      	b.n	8007be2 <_printf_i+0x146>
 8007c68:	6833      	ldr	r3, [r6, #0]
 8007c6a:	1d1a      	adds	r2, r3, #4
 8007c6c:	6032      	str	r2, [r6, #0]
 8007c6e:	681e      	ldr	r6, [r3, #0]
 8007c70:	6862      	ldr	r2, [r4, #4]
 8007c72:	2100      	movs	r1, #0
 8007c74:	4630      	mov	r0, r6
 8007c76:	f7f8 fab3 	bl	80001e0 <memchr>
 8007c7a:	b108      	cbz	r0, 8007c80 <_printf_i+0x1e4>
 8007c7c:	1b80      	subs	r0, r0, r6
 8007c7e:	6060      	str	r0, [r4, #4]
 8007c80:	6863      	ldr	r3, [r4, #4]
 8007c82:	6123      	str	r3, [r4, #16]
 8007c84:	2300      	movs	r3, #0
 8007c86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c8a:	e7aa      	b.n	8007be2 <_printf_i+0x146>
 8007c8c:	6923      	ldr	r3, [r4, #16]
 8007c8e:	4632      	mov	r2, r6
 8007c90:	4649      	mov	r1, r9
 8007c92:	4640      	mov	r0, r8
 8007c94:	47d0      	blx	sl
 8007c96:	3001      	adds	r0, #1
 8007c98:	d0ad      	beq.n	8007bf6 <_printf_i+0x15a>
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	079b      	lsls	r3, r3, #30
 8007c9e:	d413      	bmi.n	8007cc8 <_printf_i+0x22c>
 8007ca0:	68e0      	ldr	r0, [r4, #12]
 8007ca2:	9b03      	ldr	r3, [sp, #12]
 8007ca4:	4298      	cmp	r0, r3
 8007ca6:	bfb8      	it	lt
 8007ca8:	4618      	movlt	r0, r3
 8007caa:	e7a6      	b.n	8007bfa <_printf_i+0x15e>
 8007cac:	2301      	movs	r3, #1
 8007cae:	4632      	mov	r2, r6
 8007cb0:	4649      	mov	r1, r9
 8007cb2:	4640      	mov	r0, r8
 8007cb4:	47d0      	blx	sl
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	d09d      	beq.n	8007bf6 <_printf_i+0x15a>
 8007cba:	3501      	adds	r5, #1
 8007cbc:	68e3      	ldr	r3, [r4, #12]
 8007cbe:	9903      	ldr	r1, [sp, #12]
 8007cc0:	1a5b      	subs	r3, r3, r1
 8007cc2:	42ab      	cmp	r3, r5
 8007cc4:	dcf2      	bgt.n	8007cac <_printf_i+0x210>
 8007cc6:	e7eb      	b.n	8007ca0 <_printf_i+0x204>
 8007cc8:	2500      	movs	r5, #0
 8007cca:	f104 0619 	add.w	r6, r4, #25
 8007cce:	e7f5      	b.n	8007cbc <_printf_i+0x220>
 8007cd0:	0800b97a 	.word	0x0800b97a
 8007cd4:	0800b98b 	.word	0x0800b98b

08007cd8 <std>:
 8007cd8:	2300      	movs	r3, #0
 8007cda:	b510      	push	{r4, lr}
 8007cdc:	4604      	mov	r4, r0
 8007cde:	e9c0 3300 	strd	r3, r3, [r0]
 8007ce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ce6:	6083      	str	r3, [r0, #8]
 8007ce8:	8181      	strh	r1, [r0, #12]
 8007cea:	6643      	str	r3, [r0, #100]	@ 0x64
 8007cec:	81c2      	strh	r2, [r0, #14]
 8007cee:	6183      	str	r3, [r0, #24]
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	2208      	movs	r2, #8
 8007cf4:	305c      	adds	r0, #92	@ 0x5c
 8007cf6:	f000 f931 	bl	8007f5c <memset>
 8007cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007d30 <std+0x58>)
 8007cfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8007cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8007d34 <std+0x5c>)
 8007d00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d02:	4b0d      	ldr	r3, [pc, #52]	@ (8007d38 <std+0x60>)
 8007d04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d06:	4b0d      	ldr	r3, [pc, #52]	@ (8007d3c <std+0x64>)
 8007d08:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d40 <std+0x68>)
 8007d0c:	6224      	str	r4, [r4, #32]
 8007d0e:	429c      	cmp	r4, r3
 8007d10:	d006      	beq.n	8007d20 <std+0x48>
 8007d12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d16:	4294      	cmp	r4, r2
 8007d18:	d002      	beq.n	8007d20 <std+0x48>
 8007d1a:	33d0      	adds	r3, #208	@ 0xd0
 8007d1c:	429c      	cmp	r4, r3
 8007d1e:	d105      	bne.n	8007d2c <std+0x54>
 8007d20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d28:	f000 b994 	b.w	8008054 <__retarget_lock_init_recursive>
 8007d2c:	bd10      	pop	{r4, pc}
 8007d2e:	bf00      	nop
 8007d30:	08007e5d 	.word	0x08007e5d
 8007d34:	08007e7f 	.word	0x08007e7f
 8007d38:	08007eb7 	.word	0x08007eb7
 8007d3c:	08007edb 	.word	0x08007edb
 8007d40:	200014b0 	.word	0x200014b0

08007d44 <stdio_exit_handler>:
 8007d44:	4a02      	ldr	r2, [pc, #8]	@ (8007d50 <stdio_exit_handler+0xc>)
 8007d46:	4903      	ldr	r1, [pc, #12]	@ (8007d54 <stdio_exit_handler+0x10>)
 8007d48:	4803      	ldr	r0, [pc, #12]	@ (8007d58 <stdio_exit_handler+0x14>)
 8007d4a:	f000 b869 	b.w	8007e20 <_fwalk_sglue>
 8007d4e:	bf00      	nop
 8007d50:	2000001c 	.word	0x2000001c
 8007d54:	080099bd 	.word	0x080099bd
 8007d58:	2000002c 	.word	0x2000002c

08007d5c <cleanup_stdio>:
 8007d5c:	6841      	ldr	r1, [r0, #4]
 8007d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d90 <cleanup_stdio+0x34>)
 8007d60:	4299      	cmp	r1, r3
 8007d62:	b510      	push	{r4, lr}
 8007d64:	4604      	mov	r4, r0
 8007d66:	d001      	beq.n	8007d6c <cleanup_stdio+0x10>
 8007d68:	f001 fe28 	bl	80099bc <_fflush_r>
 8007d6c:	68a1      	ldr	r1, [r4, #8]
 8007d6e:	4b09      	ldr	r3, [pc, #36]	@ (8007d94 <cleanup_stdio+0x38>)
 8007d70:	4299      	cmp	r1, r3
 8007d72:	d002      	beq.n	8007d7a <cleanup_stdio+0x1e>
 8007d74:	4620      	mov	r0, r4
 8007d76:	f001 fe21 	bl	80099bc <_fflush_r>
 8007d7a:	68e1      	ldr	r1, [r4, #12]
 8007d7c:	4b06      	ldr	r3, [pc, #24]	@ (8007d98 <cleanup_stdio+0x3c>)
 8007d7e:	4299      	cmp	r1, r3
 8007d80:	d004      	beq.n	8007d8c <cleanup_stdio+0x30>
 8007d82:	4620      	mov	r0, r4
 8007d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d88:	f001 be18 	b.w	80099bc <_fflush_r>
 8007d8c:	bd10      	pop	{r4, pc}
 8007d8e:	bf00      	nop
 8007d90:	200014b0 	.word	0x200014b0
 8007d94:	20001518 	.word	0x20001518
 8007d98:	20001580 	.word	0x20001580

08007d9c <global_stdio_init.part.0>:
 8007d9c:	b510      	push	{r4, lr}
 8007d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007dcc <global_stdio_init.part.0+0x30>)
 8007da0:	4c0b      	ldr	r4, [pc, #44]	@ (8007dd0 <global_stdio_init.part.0+0x34>)
 8007da2:	4a0c      	ldr	r2, [pc, #48]	@ (8007dd4 <global_stdio_init.part.0+0x38>)
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	4620      	mov	r0, r4
 8007da8:	2200      	movs	r2, #0
 8007daa:	2104      	movs	r1, #4
 8007dac:	f7ff ff94 	bl	8007cd8 <std>
 8007db0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007db4:	2201      	movs	r2, #1
 8007db6:	2109      	movs	r1, #9
 8007db8:	f7ff ff8e 	bl	8007cd8 <std>
 8007dbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007dc0:	2202      	movs	r2, #2
 8007dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc6:	2112      	movs	r1, #18
 8007dc8:	f7ff bf86 	b.w	8007cd8 <std>
 8007dcc:	200015e8 	.word	0x200015e8
 8007dd0:	200014b0 	.word	0x200014b0
 8007dd4:	08007d45 	.word	0x08007d45

08007dd8 <__sfp_lock_acquire>:
 8007dd8:	4801      	ldr	r0, [pc, #4]	@ (8007de0 <__sfp_lock_acquire+0x8>)
 8007dda:	f000 b93c 	b.w	8008056 <__retarget_lock_acquire_recursive>
 8007dde:	bf00      	nop
 8007de0:	200015f1 	.word	0x200015f1

08007de4 <__sfp_lock_release>:
 8007de4:	4801      	ldr	r0, [pc, #4]	@ (8007dec <__sfp_lock_release+0x8>)
 8007de6:	f000 b937 	b.w	8008058 <__retarget_lock_release_recursive>
 8007dea:	bf00      	nop
 8007dec:	200015f1 	.word	0x200015f1

08007df0 <__sinit>:
 8007df0:	b510      	push	{r4, lr}
 8007df2:	4604      	mov	r4, r0
 8007df4:	f7ff fff0 	bl	8007dd8 <__sfp_lock_acquire>
 8007df8:	6a23      	ldr	r3, [r4, #32]
 8007dfa:	b11b      	cbz	r3, 8007e04 <__sinit+0x14>
 8007dfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e00:	f7ff bff0 	b.w	8007de4 <__sfp_lock_release>
 8007e04:	4b04      	ldr	r3, [pc, #16]	@ (8007e18 <__sinit+0x28>)
 8007e06:	6223      	str	r3, [r4, #32]
 8007e08:	4b04      	ldr	r3, [pc, #16]	@ (8007e1c <__sinit+0x2c>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d1f5      	bne.n	8007dfc <__sinit+0xc>
 8007e10:	f7ff ffc4 	bl	8007d9c <global_stdio_init.part.0>
 8007e14:	e7f2      	b.n	8007dfc <__sinit+0xc>
 8007e16:	bf00      	nop
 8007e18:	08007d5d 	.word	0x08007d5d
 8007e1c:	200015e8 	.word	0x200015e8

08007e20 <_fwalk_sglue>:
 8007e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e24:	4607      	mov	r7, r0
 8007e26:	4688      	mov	r8, r1
 8007e28:	4614      	mov	r4, r2
 8007e2a:	2600      	movs	r6, #0
 8007e2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e30:	f1b9 0901 	subs.w	r9, r9, #1
 8007e34:	d505      	bpl.n	8007e42 <_fwalk_sglue+0x22>
 8007e36:	6824      	ldr	r4, [r4, #0]
 8007e38:	2c00      	cmp	r4, #0
 8007e3a:	d1f7      	bne.n	8007e2c <_fwalk_sglue+0xc>
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e42:	89ab      	ldrh	r3, [r5, #12]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d907      	bls.n	8007e58 <_fwalk_sglue+0x38>
 8007e48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	d003      	beq.n	8007e58 <_fwalk_sglue+0x38>
 8007e50:	4629      	mov	r1, r5
 8007e52:	4638      	mov	r0, r7
 8007e54:	47c0      	blx	r8
 8007e56:	4306      	orrs	r6, r0
 8007e58:	3568      	adds	r5, #104	@ 0x68
 8007e5a:	e7e9      	b.n	8007e30 <_fwalk_sglue+0x10>

08007e5c <__sread>:
 8007e5c:	b510      	push	{r4, lr}
 8007e5e:	460c      	mov	r4, r1
 8007e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e64:	f000 f8a8 	bl	8007fb8 <_read_r>
 8007e68:	2800      	cmp	r0, #0
 8007e6a:	bfab      	itete	ge
 8007e6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e6e:	89a3      	ldrhlt	r3, [r4, #12]
 8007e70:	181b      	addge	r3, r3, r0
 8007e72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e76:	bfac      	ite	ge
 8007e78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e7a:	81a3      	strhlt	r3, [r4, #12]
 8007e7c:	bd10      	pop	{r4, pc}

08007e7e <__swrite>:
 8007e7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e82:	461f      	mov	r7, r3
 8007e84:	898b      	ldrh	r3, [r1, #12]
 8007e86:	05db      	lsls	r3, r3, #23
 8007e88:	4605      	mov	r5, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	4616      	mov	r6, r2
 8007e8e:	d505      	bpl.n	8007e9c <__swrite+0x1e>
 8007e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e94:	2302      	movs	r3, #2
 8007e96:	2200      	movs	r2, #0
 8007e98:	f000 f87c 	bl	8007f94 <_lseek_r>
 8007e9c:	89a3      	ldrh	r3, [r4, #12]
 8007e9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ea2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ea6:	81a3      	strh	r3, [r4, #12]
 8007ea8:	4632      	mov	r2, r6
 8007eaa:	463b      	mov	r3, r7
 8007eac:	4628      	mov	r0, r5
 8007eae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb2:	f000 b893 	b.w	8007fdc <_write_r>

08007eb6 <__sseek>:
 8007eb6:	b510      	push	{r4, lr}
 8007eb8:	460c      	mov	r4, r1
 8007eba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ebe:	f000 f869 	bl	8007f94 <_lseek_r>
 8007ec2:	1c43      	adds	r3, r0, #1
 8007ec4:	89a3      	ldrh	r3, [r4, #12]
 8007ec6:	bf15      	itete	ne
 8007ec8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007eca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ece:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ed2:	81a3      	strheq	r3, [r4, #12]
 8007ed4:	bf18      	it	ne
 8007ed6:	81a3      	strhne	r3, [r4, #12]
 8007ed8:	bd10      	pop	{r4, pc}

08007eda <__sclose>:
 8007eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ede:	f000 b849 	b.w	8007f74 <_close_r>

08007ee2 <_vsniprintf_r>:
 8007ee2:	b530      	push	{r4, r5, lr}
 8007ee4:	4614      	mov	r4, r2
 8007ee6:	2c00      	cmp	r4, #0
 8007ee8:	b09b      	sub	sp, #108	@ 0x6c
 8007eea:	4605      	mov	r5, r0
 8007eec:	461a      	mov	r2, r3
 8007eee:	da05      	bge.n	8007efc <_vsniprintf_r+0x1a>
 8007ef0:	238b      	movs	r3, #139	@ 0x8b
 8007ef2:	6003      	str	r3, [r0, #0]
 8007ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef8:	b01b      	add	sp, #108	@ 0x6c
 8007efa:	bd30      	pop	{r4, r5, pc}
 8007efc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f00:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007f04:	f04f 0300 	mov.w	r3, #0
 8007f08:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f0a:	bf14      	ite	ne
 8007f0c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f10:	4623      	moveq	r3, r4
 8007f12:	9302      	str	r3, [sp, #8]
 8007f14:	9305      	str	r3, [sp, #20]
 8007f16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f1a:	9100      	str	r1, [sp, #0]
 8007f1c:	9104      	str	r1, [sp, #16]
 8007f1e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007f22:	4669      	mov	r1, sp
 8007f24:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007f26:	f001 fbc9 	bl	80096bc <_svfiprintf_r>
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	bfbc      	itt	lt
 8007f2e:	238b      	movlt	r3, #139	@ 0x8b
 8007f30:	602b      	strlt	r3, [r5, #0]
 8007f32:	2c00      	cmp	r4, #0
 8007f34:	d0e0      	beq.n	8007ef8 <_vsniprintf_r+0x16>
 8007f36:	9b00      	ldr	r3, [sp, #0]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	701a      	strb	r2, [r3, #0]
 8007f3c:	e7dc      	b.n	8007ef8 <_vsniprintf_r+0x16>
	...

08007f40 <vsniprintf>:
 8007f40:	b507      	push	{r0, r1, r2, lr}
 8007f42:	9300      	str	r3, [sp, #0]
 8007f44:	4613      	mov	r3, r2
 8007f46:	460a      	mov	r2, r1
 8007f48:	4601      	mov	r1, r0
 8007f4a:	4803      	ldr	r0, [pc, #12]	@ (8007f58 <vsniprintf+0x18>)
 8007f4c:	6800      	ldr	r0, [r0, #0]
 8007f4e:	f7ff ffc8 	bl	8007ee2 <_vsniprintf_r>
 8007f52:	b003      	add	sp, #12
 8007f54:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f58:	20000028 	.word	0x20000028

08007f5c <memset>:
 8007f5c:	4402      	add	r2, r0
 8007f5e:	4603      	mov	r3, r0
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d100      	bne.n	8007f66 <memset+0xa>
 8007f64:	4770      	bx	lr
 8007f66:	f803 1b01 	strb.w	r1, [r3], #1
 8007f6a:	e7f9      	b.n	8007f60 <memset+0x4>

08007f6c <_localeconv_r>:
 8007f6c:	4800      	ldr	r0, [pc, #0]	@ (8007f70 <_localeconv_r+0x4>)
 8007f6e:	4770      	bx	lr
 8007f70:	20000168 	.word	0x20000168

08007f74 <_close_r>:
 8007f74:	b538      	push	{r3, r4, r5, lr}
 8007f76:	4d06      	ldr	r5, [pc, #24]	@ (8007f90 <_close_r+0x1c>)
 8007f78:	2300      	movs	r3, #0
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	4608      	mov	r0, r1
 8007f7e:	602b      	str	r3, [r5, #0]
 8007f80:	f7fa fe92 	bl	8002ca8 <_close>
 8007f84:	1c43      	adds	r3, r0, #1
 8007f86:	d102      	bne.n	8007f8e <_close_r+0x1a>
 8007f88:	682b      	ldr	r3, [r5, #0]
 8007f8a:	b103      	cbz	r3, 8007f8e <_close_r+0x1a>
 8007f8c:	6023      	str	r3, [r4, #0]
 8007f8e:	bd38      	pop	{r3, r4, r5, pc}
 8007f90:	200015ec 	.word	0x200015ec

08007f94 <_lseek_r>:
 8007f94:	b538      	push	{r3, r4, r5, lr}
 8007f96:	4d07      	ldr	r5, [pc, #28]	@ (8007fb4 <_lseek_r+0x20>)
 8007f98:	4604      	mov	r4, r0
 8007f9a:	4608      	mov	r0, r1
 8007f9c:	4611      	mov	r1, r2
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	602a      	str	r2, [r5, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	f7fa fea7 	bl	8002cf6 <_lseek>
 8007fa8:	1c43      	adds	r3, r0, #1
 8007faa:	d102      	bne.n	8007fb2 <_lseek_r+0x1e>
 8007fac:	682b      	ldr	r3, [r5, #0]
 8007fae:	b103      	cbz	r3, 8007fb2 <_lseek_r+0x1e>
 8007fb0:	6023      	str	r3, [r4, #0]
 8007fb2:	bd38      	pop	{r3, r4, r5, pc}
 8007fb4:	200015ec 	.word	0x200015ec

08007fb8 <_read_r>:
 8007fb8:	b538      	push	{r3, r4, r5, lr}
 8007fba:	4d07      	ldr	r5, [pc, #28]	@ (8007fd8 <_read_r+0x20>)
 8007fbc:	4604      	mov	r4, r0
 8007fbe:	4608      	mov	r0, r1
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	602a      	str	r2, [r5, #0]
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	f7fa fe35 	bl	8002c36 <_read>
 8007fcc:	1c43      	adds	r3, r0, #1
 8007fce:	d102      	bne.n	8007fd6 <_read_r+0x1e>
 8007fd0:	682b      	ldr	r3, [r5, #0]
 8007fd2:	b103      	cbz	r3, 8007fd6 <_read_r+0x1e>
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	bd38      	pop	{r3, r4, r5, pc}
 8007fd8:	200015ec 	.word	0x200015ec

08007fdc <_write_r>:
 8007fdc:	b538      	push	{r3, r4, r5, lr}
 8007fde:	4d07      	ldr	r5, [pc, #28]	@ (8007ffc <_write_r+0x20>)
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	4608      	mov	r0, r1
 8007fe4:	4611      	mov	r1, r2
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	602a      	str	r2, [r5, #0]
 8007fea:	461a      	mov	r2, r3
 8007fec:	f7fa fe40 	bl	8002c70 <_write>
 8007ff0:	1c43      	adds	r3, r0, #1
 8007ff2:	d102      	bne.n	8007ffa <_write_r+0x1e>
 8007ff4:	682b      	ldr	r3, [r5, #0]
 8007ff6:	b103      	cbz	r3, 8007ffa <_write_r+0x1e>
 8007ff8:	6023      	str	r3, [r4, #0]
 8007ffa:	bd38      	pop	{r3, r4, r5, pc}
 8007ffc:	200015ec 	.word	0x200015ec

08008000 <__errno>:
 8008000:	4b01      	ldr	r3, [pc, #4]	@ (8008008 <__errno+0x8>)
 8008002:	6818      	ldr	r0, [r3, #0]
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	20000028 	.word	0x20000028

0800800c <__libc_init_array>:
 800800c:	b570      	push	{r4, r5, r6, lr}
 800800e:	4d0d      	ldr	r5, [pc, #52]	@ (8008044 <__libc_init_array+0x38>)
 8008010:	4c0d      	ldr	r4, [pc, #52]	@ (8008048 <__libc_init_array+0x3c>)
 8008012:	1b64      	subs	r4, r4, r5
 8008014:	10a4      	asrs	r4, r4, #2
 8008016:	2600      	movs	r6, #0
 8008018:	42a6      	cmp	r6, r4
 800801a:	d109      	bne.n	8008030 <__libc_init_array+0x24>
 800801c:	4d0b      	ldr	r5, [pc, #44]	@ (800804c <__libc_init_array+0x40>)
 800801e:	4c0c      	ldr	r4, [pc, #48]	@ (8008050 <__libc_init_array+0x44>)
 8008020:	f002 f88e 	bl	800a140 <_init>
 8008024:	1b64      	subs	r4, r4, r5
 8008026:	10a4      	asrs	r4, r4, #2
 8008028:	2600      	movs	r6, #0
 800802a:	42a6      	cmp	r6, r4
 800802c:	d105      	bne.n	800803a <__libc_init_array+0x2e>
 800802e:	bd70      	pop	{r4, r5, r6, pc}
 8008030:	f855 3b04 	ldr.w	r3, [r5], #4
 8008034:	4798      	blx	r3
 8008036:	3601      	adds	r6, #1
 8008038:	e7ee      	b.n	8008018 <__libc_init_array+0xc>
 800803a:	f855 3b04 	ldr.w	r3, [r5], #4
 800803e:	4798      	blx	r3
 8008040:	3601      	adds	r6, #1
 8008042:	e7f2      	b.n	800802a <__libc_init_array+0x1e>
 8008044:	0800bce4 	.word	0x0800bce4
 8008048:	0800bce4 	.word	0x0800bce4
 800804c:	0800bce4 	.word	0x0800bce4
 8008050:	0800bce8 	.word	0x0800bce8

08008054 <__retarget_lock_init_recursive>:
 8008054:	4770      	bx	lr

08008056 <__retarget_lock_acquire_recursive>:
 8008056:	4770      	bx	lr

08008058 <__retarget_lock_release_recursive>:
 8008058:	4770      	bx	lr

0800805a <quorem>:
 800805a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800805e:	6903      	ldr	r3, [r0, #16]
 8008060:	690c      	ldr	r4, [r1, #16]
 8008062:	42a3      	cmp	r3, r4
 8008064:	4607      	mov	r7, r0
 8008066:	db7e      	blt.n	8008166 <quorem+0x10c>
 8008068:	3c01      	subs	r4, #1
 800806a:	f101 0814 	add.w	r8, r1, #20
 800806e:	00a3      	lsls	r3, r4, #2
 8008070:	f100 0514 	add.w	r5, r0, #20
 8008074:	9300      	str	r3, [sp, #0]
 8008076:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800807a:	9301      	str	r3, [sp, #4]
 800807c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008080:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008084:	3301      	adds	r3, #1
 8008086:	429a      	cmp	r2, r3
 8008088:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800808c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008090:	d32e      	bcc.n	80080f0 <quorem+0x96>
 8008092:	f04f 0a00 	mov.w	sl, #0
 8008096:	46c4      	mov	ip, r8
 8008098:	46ae      	mov	lr, r5
 800809a:	46d3      	mov	fp, sl
 800809c:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080a0:	b298      	uxth	r0, r3
 80080a2:	fb06 a000 	mla	r0, r6, r0, sl
 80080a6:	0c02      	lsrs	r2, r0, #16
 80080a8:	0c1b      	lsrs	r3, r3, #16
 80080aa:	fb06 2303 	mla	r3, r6, r3, r2
 80080ae:	f8de 2000 	ldr.w	r2, [lr]
 80080b2:	b280      	uxth	r0, r0
 80080b4:	b292      	uxth	r2, r2
 80080b6:	1a12      	subs	r2, r2, r0
 80080b8:	445a      	add	r2, fp
 80080ba:	f8de 0000 	ldr.w	r0, [lr]
 80080be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080cc:	b292      	uxth	r2, r2
 80080ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080d2:	45e1      	cmp	r9, ip
 80080d4:	f84e 2b04 	str.w	r2, [lr], #4
 80080d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080dc:	d2de      	bcs.n	800809c <quorem+0x42>
 80080de:	9b00      	ldr	r3, [sp, #0]
 80080e0:	58eb      	ldr	r3, [r5, r3]
 80080e2:	b92b      	cbnz	r3, 80080f0 <quorem+0x96>
 80080e4:	9b01      	ldr	r3, [sp, #4]
 80080e6:	3b04      	subs	r3, #4
 80080e8:	429d      	cmp	r5, r3
 80080ea:	461a      	mov	r2, r3
 80080ec:	d32f      	bcc.n	800814e <quorem+0xf4>
 80080ee:	613c      	str	r4, [r7, #16]
 80080f0:	4638      	mov	r0, r7
 80080f2:	f001 f97f 	bl	80093f4 <__mcmp>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	db25      	blt.n	8008146 <quorem+0xec>
 80080fa:	4629      	mov	r1, r5
 80080fc:	2000      	movs	r0, #0
 80080fe:	f858 2b04 	ldr.w	r2, [r8], #4
 8008102:	f8d1 c000 	ldr.w	ip, [r1]
 8008106:	fa1f fe82 	uxth.w	lr, r2
 800810a:	fa1f f38c 	uxth.w	r3, ip
 800810e:	eba3 030e 	sub.w	r3, r3, lr
 8008112:	4403      	add	r3, r0
 8008114:	0c12      	lsrs	r2, r2, #16
 8008116:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800811a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800811e:	b29b      	uxth	r3, r3
 8008120:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008124:	45c1      	cmp	r9, r8
 8008126:	f841 3b04 	str.w	r3, [r1], #4
 800812a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800812e:	d2e6      	bcs.n	80080fe <quorem+0xa4>
 8008130:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008134:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008138:	b922      	cbnz	r2, 8008144 <quorem+0xea>
 800813a:	3b04      	subs	r3, #4
 800813c:	429d      	cmp	r5, r3
 800813e:	461a      	mov	r2, r3
 8008140:	d30b      	bcc.n	800815a <quorem+0x100>
 8008142:	613c      	str	r4, [r7, #16]
 8008144:	3601      	adds	r6, #1
 8008146:	4630      	mov	r0, r6
 8008148:	b003      	add	sp, #12
 800814a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814e:	6812      	ldr	r2, [r2, #0]
 8008150:	3b04      	subs	r3, #4
 8008152:	2a00      	cmp	r2, #0
 8008154:	d1cb      	bne.n	80080ee <quorem+0x94>
 8008156:	3c01      	subs	r4, #1
 8008158:	e7c6      	b.n	80080e8 <quorem+0x8e>
 800815a:	6812      	ldr	r2, [r2, #0]
 800815c:	3b04      	subs	r3, #4
 800815e:	2a00      	cmp	r2, #0
 8008160:	d1ef      	bne.n	8008142 <quorem+0xe8>
 8008162:	3c01      	subs	r4, #1
 8008164:	e7ea      	b.n	800813c <quorem+0xe2>
 8008166:	2000      	movs	r0, #0
 8008168:	e7ee      	b.n	8008148 <quorem+0xee>
 800816a:	0000      	movs	r0, r0
 800816c:	0000      	movs	r0, r0
	...

08008170 <_dtoa_r>:
 8008170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008174:	69c7      	ldr	r7, [r0, #28]
 8008176:	b097      	sub	sp, #92	@ 0x5c
 8008178:	ed8d 0b04 	vstr	d0, [sp, #16]
 800817c:	ec55 4b10 	vmov	r4, r5, d0
 8008180:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008182:	9107      	str	r1, [sp, #28]
 8008184:	4681      	mov	r9, r0
 8008186:	920c      	str	r2, [sp, #48]	@ 0x30
 8008188:	9311      	str	r3, [sp, #68]	@ 0x44
 800818a:	b97f      	cbnz	r7, 80081ac <_dtoa_r+0x3c>
 800818c:	2010      	movs	r0, #16
 800818e:	f000 fe09 	bl	8008da4 <malloc>
 8008192:	4602      	mov	r2, r0
 8008194:	f8c9 001c 	str.w	r0, [r9, #28]
 8008198:	b920      	cbnz	r0, 80081a4 <_dtoa_r+0x34>
 800819a:	4ba9      	ldr	r3, [pc, #676]	@ (8008440 <_dtoa_r+0x2d0>)
 800819c:	21ef      	movs	r1, #239	@ 0xef
 800819e:	48a9      	ldr	r0, [pc, #676]	@ (8008444 <_dtoa_r+0x2d4>)
 80081a0:	f001 fc6c 	bl	8009a7c <__assert_func>
 80081a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081a8:	6007      	str	r7, [r0, #0]
 80081aa:	60c7      	str	r7, [r0, #12]
 80081ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80081b0:	6819      	ldr	r1, [r3, #0]
 80081b2:	b159      	cbz	r1, 80081cc <_dtoa_r+0x5c>
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	604a      	str	r2, [r1, #4]
 80081b8:	2301      	movs	r3, #1
 80081ba:	4093      	lsls	r3, r2
 80081bc:	608b      	str	r3, [r1, #8]
 80081be:	4648      	mov	r0, r9
 80081c0:	f000 fee6 	bl	8008f90 <_Bfree>
 80081c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80081c8:	2200      	movs	r2, #0
 80081ca:	601a      	str	r2, [r3, #0]
 80081cc:	1e2b      	subs	r3, r5, #0
 80081ce:	bfb9      	ittee	lt
 80081d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081d4:	9305      	strlt	r3, [sp, #20]
 80081d6:	2300      	movge	r3, #0
 80081d8:	6033      	strge	r3, [r6, #0]
 80081da:	9f05      	ldr	r7, [sp, #20]
 80081dc:	4b9a      	ldr	r3, [pc, #616]	@ (8008448 <_dtoa_r+0x2d8>)
 80081de:	bfbc      	itt	lt
 80081e0:	2201      	movlt	r2, #1
 80081e2:	6032      	strlt	r2, [r6, #0]
 80081e4:	43bb      	bics	r3, r7
 80081e6:	d112      	bne.n	800820e <_dtoa_r+0x9e>
 80081e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80081ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081f4:	4323      	orrs	r3, r4
 80081f6:	f000 855a 	beq.w	8008cae <_dtoa_r+0xb3e>
 80081fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80081fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800845c <_dtoa_r+0x2ec>
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 855c 	beq.w	8008cbe <_dtoa_r+0xb4e>
 8008206:	f10a 0303 	add.w	r3, sl, #3
 800820a:	f000 bd56 	b.w	8008cba <_dtoa_r+0xb4a>
 800820e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008212:	2200      	movs	r2, #0
 8008214:	ec51 0b17 	vmov	r0, r1, d7
 8008218:	2300      	movs	r3, #0
 800821a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800821e:	f7f8 fc5b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008222:	4680      	mov	r8, r0
 8008224:	b158      	cbz	r0, 800823e <_dtoa_r+0xce>
 8008226:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008228:	2301      	movs	r3, #1
 800822a:	6013      	str	r3, [r2, #0]
 800822c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800822e:	b113      	cbz	r3, 8008236 <_dtoa_r+0xc6>
 8008230:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008232:	4b86      	ldr	r3, [pc, #536]	@ (800844c <_dtoa_r+0x2dc>)
 8008234:	6013      	str	r3, [r2, #0]
 8008236:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008460 <_dtoa_r+0x2f0>
 800823a:	f000 bd40 	b.w	8008cbe <_dtoa_r+0xb4e>
 800823e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008242:	aa14      	add	r2, sp, #80	@ 0x50
 8008244:	a915      	add	r1, sp, #84	@ 0x54
 8008246:	4648      	mov	r0, r9
 8008248:	f001 f984 	bl	8009554 <__d2b>
 800824c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008250:	9002      	str	r0, [sp, #8]
 8008252:	2e00      	cmp	r6, #0
 8008254:	d078      	beq.n	8008348 <_dtoa_r+0x1d8>
 8008256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008258:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800825c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008260:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008264:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008268:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800826c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008270:	4619      	mov	r1, r3
 8008272:	2200      	movs	r2, #0
 8008274:	4b76      	ldr	r3, [pc, #472]	@ (8008450 <_dtoa_r+0x2e0>)
 8008276:	f7f8 f80f 	bl	8000298 <__aeabi_dsub>
 800827a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008428 <_dtoa_r+0x2b8>)
 800827c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008280:	f7f8 f9c2 	bl	8000608 <__aeabi_dmul>
 8008284:	a36a      	add	r3, pc, #424	@ (adr r3, 8008430 <_dtoa_r+0x2c0>)
 8008286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828a:	f7f8 f807 	bl	800029c <__adddf3>
 800828e:	4604      	mov	r4, r0
 8008290:	4630      	mov	r0, r6
 8008292:	460d      	mov	r5, r1
 8008294:	f7f8 f94e 	bl	8000534 <__aeabi_i2d>
 8008298:	a367      	add	r3, pc, #412	@ (adr r3, 8008438 <_dtoa_r+0x2c8>)
 800829a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829e:	f7f8 f9b3 	bl	8000608 <__aeabi_dmul>
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	4620      	mov	r0, r4
 80082a8:	4629      	mov	r1, r5
 80082aa:	f7f7 fff7 	bl	800029c <__adddf3>
 80082ae:	4604      	mov	r4, r0
 80082b0:	460d      	mov	r5, r1
 80082b2:	f7f8 fc59 	bl	8000b68 <__aeabi_d2iz>
 80082b6:	2200      	movs	r2, #0
 80082b8:	4607      	mov	r7, r0
 80082ba:	2300      	movs	r3, #0
 80082bc:	4620      	mov	r0, r4
 80082be:	4629      	mov	r1, r5
 80082c0:	f7f8 fc14 	bl	8000aec <__aeabi_dcmplt>
 80082c4:	b140      	cbz	r0, 80082d8 <_dtoa_r+0x168>
 80082c6:	4638      	mov	r0, r7
 80082c8:	f7f8 f934 	bl	8000534 <__aeabi_i2d>
 80082cc:	4622      	mov	r2, r4
 80082ce:	462b      	mov	r3, r5
 80082d0:	f7f8 fc02 	bl	8000ad8 <__aeabi_dcmpeq>
 80082d4:	b900      	cbnz	r0, 80082d8 <_dtoa_r+0x168>
 80082d6:	3f01      	subs	r7, #1
 80082d8:	2f16      	cmp	r7, #22
 80082da:	d852      	bhi.n	8008382 <_dtoa_r+0x212>
 80082dc:	4b5d      	ldr	r3, [pc, #372]	@ (8008454 <_dtoa_r+0x2e4>)
 80082de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082ea:	f7f8 fbff 	bl	8000aec <__aeabi_dcmplt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d049      	beq.n	8008386 <_dtoa_r+0x216>
 80082f2:	3f01      	subs	r7, #1
 80082f4:	2300      	movs	r3, #0
 80082f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80082f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082fa:	1b9b      	subs	r3, r3, r6
 80082fc:	1e5a      	subs	r2, r3, #1
 80082fe:	bf45      	ittet	mi
 8008300:	f1c3 0301 	rsbmi	r3, r3, #1
 8008304:	9300      	strmi	r3, [sp, #0]
 8008306:	2300      	movpl	r3, #0
 8008308:	2300      	movmi	r3, #0
 800830a:	9206      	str	r2, [sp, #24]
 800830c:	bf54      	ite	pl
 800830e:	9300      	strpl	r3, [sp, #0]
 8008310:	9306      	strmi	r3, [sp, #24]
 8008312:	2f00      	cmp	r7, #0
 8008314:	db39      	blt.n	800838a <_dtoa_r+0x21a>
 8008316:	9b06      	ldr	r3, [sp, #24]
 8008318:	970d      	str	r7, [sp, #52]	@ 0x34
 800831a:	443b      	add	r3, r7
 800831c:	9306      	str	r3, [sp, #24]
 800831e:	2300      	movs	r3, #0
 8008320:	9308      	str	r3, [sp, #32]
 8008322:	9b07      	ldr	r3, [sp, #28]
 8008324:	2b09      	cmp	r3, #9
 8008326:	d863      	bhi.n	80083f0 <_dtoa_r+0x280>
 8008328:	2b05      	cmp	r3, #5
 800832a:	bfc4      	itt	gt
 800832c:	3b04      	subgt	r3, #4
 800832e:	9307      	strgt	r3, [sp, #28]
 8008330:	9b07      	ldr	r3, [sp, #28]
 8008332:	f1a3 0302 	sub.w	r3, r3, #2
 8008336:	bfcc      	ite	gt
 8008338:	2400      	movgt	r4, #0
 800833a:	2401      	movle	r4, #1
 800833c:	2b03      	cmp	r3, #3
 800833e:	d863      	bhi.n	8008408 <_dtoa_r+0x298>
 8008340:	e8df f003 	tbb	[pc, r3]
 8008344:	2b375452 	.word	0x2b375452
 8008348:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800834c:	441e      	add	r6, r3
 800834e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008352:	2b20      	cmp	r3, #32
 8008354:	bfc1      	itttt	gt
 8008356:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800835a:	409f      	lslgt	r7, r3
 800835c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008360:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008364:	bfd6      	itet	le
 8008366:	f1c3 0320 	rsble	r3, r3, #32
 800836a:	ea47 0003 	orrgt.w	r0, r7, r3
 800836e:	fa04 f003 	lslle.w	r0, r4, r3
 8008372:	f7f8 f8cf 	bl	8000514 <__aeabi_ui2d>
 8008376:	2201      	movs	r2, #1
 8008378:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800837c:	3e01      	subs	r6, #1
 800837e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008380:	e776      	b.n	8008270 <_dtoa_r+0x100>
 8008382:	2301      	movs	r3, #1
 8008384:	e7b7      	b.n	80082f6 <_dtoa_r+0x186>
 8008386:	9010      	str	r0, [sp, #64]	@ 0x40
 8008388:	e7b6      	b.n	80082f8 <_dtoa_r+0x188>
 800838a:	9b00      	ldr	r3, [sp, #0]
 800838c:	1bdb      	subs	r3, r3, r7
 800838e:	9300      	str	r3, [sp, #0]
 8008390:	427b      	negs	r3, r7
 8008392:	9308      	str	r3, [sp, #32]
 8008394:	2300      	movs	r3, #0
 8008396:	930d      	str	r3, [sp, #52]	@ 0x34
 8008398:	e7c3      	b.n	8008322 <_dtoa_r+0x1b2>
 800839a:	2301      	movs	r3, #1
 800839c:	9309      	str	r3, [sp, #36]	@ 0x24
 800839e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083a0:	eb07 0b03 	add.w	fp, r7, r3
 80083a4:	f10b 0301 	add.w	r3, fp, #1
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	9303      	str	r3, [sp, #12]
 80083ac:	bfb8      	it	lt
 80083ae:	2301      	movlt	r3, #1
 80083b0:	e006      	b.n	80083c0 <_dtoa_r+0x250>
 80083b2:	2301      	movs	r3, #1
 80083b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	dd28      	ble.n	800840e <_dtoa_r+0x29e>
 80083bc:	469b      	mov	fp, r3
 80083be:	9303      	str	r3, [sp, #12]
 80083c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80083c4:	2100      	movs	r1, #0
 80083c6:	2204      	movs	r2, #4
 80083c8:	f102 0514 	add.w	r5, r2, #20
 80083cc:	429d      	cmp	r5, r3
 80083ce:	d926      	bls.n	800841e <_dtoa_r+0x2ae>
 80083d0:	6041      	str	r1, [r0, #4]
 80083d2:	4648      	mov	r0, r9
 80083d4:	f000 fd9c 	bl	8008f10 <_Balloc>
 80083d8:	4682      	mov	sl, r0
 80083da:	2800      	cmp	r0, #0
 80083dc:	d142      	bne.n	8008464 <_dtoa_r+0x2f4>
 80083de:	4b1e      	ldr	r3, [pc, #120]	@ (8008458 <_dtoa_r+0x2e8>)
 80083e0:	4602      	mov	r2, r0
 80083e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80083e6:	e6da      	b.n	800819e <_dtoa_r+0x2e>
 80083e8:	2300      	movs	r3, #0
 80083ea:	e7e3      	b.n	80083b4 <_dtoa_r+0x244>
 80083ec:	2300      	movs	r3, #0
 80083ee:	e7d5      	b.n	800839c <_dtoa_r+0x22c>
 80083f0:	2401      	movs	r4, #1
 80083f2:	2300      	movs	r3, #0
 80083f4:	9307      	str	r3, [sp, #28]
 80083f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80083f8:	f04f 3bff 	mov.w	fp, #4294967295
 80083fc:	2200      	movs	r2, #0
 80083fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8008402:	2312      	movs	r3, #18
 8008404:	920c      	str	r2, [sp, #48]	@ 0x30
 8008406:	e7db      	b.n	80083c0 <_dtoa_r+0x250>
 8008408:	2301      	movs	r3, #1
 800840a:	9309      	str	r3, [sp, #36]	@ 0x24
 800840c:	e7f4      	b.n	80083f8 <_dtoa_r+0x288>
 800840e:	f04f 0b01 	mov.w	fp, #1
 8008412:	f8cd b00c 	str.w	fp, [sp, #12]
 8008416:	465b      	mov	r3, fp
 8008418:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800841c:	e7d0      	b.n	80083c0 <_dtoa_r+0x250>
 800841e:	3101      	adds	r1, #1
 8008420:	0052      	lsls	r2, r2, #1
 8008422:	e7d1      	b.n	80083c8 <_dtoa_r+0x258>
 8008424:	f3af 8000 	nop.w
 8008428:	636f4361 	.word	0x636f4361
 800842c:	3fd287a7 	.word	0x3fd287a7
 8008430:	8b60c8b3 	.word	0x8b60c8b3
 8008434:	3fc68a28 	.word	0x3fc68a28
 8008438:	509f79fb 	.word	0x509f79fb
 800843c:	3fd34413 	.word	0x3fd34413
 8008440:	0800b9a9 	.word	0x0800b9a9
 8008444:	0800b9c0 	.word	0x0800b9c0
 8008448:	7ff00000 	.word	0x7ff00000
 800844c:	0800b979 	.word	0x0800b979
 8008450:	3ff80000 	.word	0x3ff80000
 8008454:	0800bb10 	.word	0x0800bb10
 8008458:	0800ba18 	.word	0x0800ba18
 800845c:	0800b9a5 	.word	0x0800b9a5
 8008460:	0800b978 	.word	0x0800b978
 8008464:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008468:	6018      	str	r0, [r3, #0]
 800846a:	9b03      	ldr	r3, [sp, #12]
 800846c:	2b0e      	cmp	r3, #14
 800846e:	f200 80a1 	bhi.w	80085b4 <_dtoa_r+0x444>
 8008472:	2c00      	cmp	r4, #0
 8008474:	f000 809e 	beq.w	80085b4 <_dtoa_r+0x444>
 8008478:	2f00      	cmp	r7, #0
 800847a:	dd33      	ble.n	80084e4 <_dtoa_r+0x374>
 800847c:	4b9c      	ldr	r3, [pc, #624]	@ (80086f0 <_dtoa_r+0x580>)
 800847e:	f007 020f 	and.w	r2, r7, #15
 8008482:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008486:	ed93 7b00 	vldr	d7, [r3]
 800848a:	05f8      	lsls	r0, r7, #23
 800848c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008490:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008494:	d516      	bpl.n	80084c4 <_dtoa_r+0x354>
 8008496:	4b97      	ldr	r3, [pc, #604]	@ (80086f4 <_dtoa_r+0x584>)
 8008498:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800849c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084a0:	f7f8 f9dc 	bl	800085c <__aeabi_ddiv>
 80084a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084a8:	f004 040f 	and.w	r4, r4, #15
 80084ac:	2603      	movs	r6, #3
 80084ae:	4d91      	ldr	r5, [pc, #580]	@ (80086f4 <_dtoa_r+0x584>)
 80084b0:	b954      	cbnz	r4, 80084c8 <_dtoa_r+0x358>
 80084b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084ba:	f7f8 f9cf 	bl	800085c <__aeabi_ddiv>
 80084be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084c2:	e028      	b.n	8008516 <_dtoa_r+0x3a6>
 80084c4:	2602      	movs	r6, #2
 80084c6:	e7f2      	b.n	80084ae <_dtoa_r+0x33e>
 80084c8:	07e1      	lsls	r1, r4, #31
 80084ca:	d508      	bpl.n	80084de <_dtoa_r+0x36e>
 80084cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084d4:	f7f8 f898 	bl	8000608 <__aeabi_dmul>
 80084d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084dc:	3601      	adds	r6, #1
 80084de:	1064      	asrs	r4, r4, #1
 80084e0:	3508      	adds	r5, #8
 80084e2:	e7e5      	b.n	80084b0 <_dtoa_r+0x340>
 80084e4:	f000 80af 	beq.w	8008646 <_dtoa_r+0x4d6>
 80084e8:	427c      	negs	r4, r7
 80084ea:	4b81      	ldr	r3, [pc, #516]	@ (80086f0 <_dtoa_r+0x580>)
 80084ec:	4d81      	ldr	r5, [pc, #516]	@ (80086f4 <_dtoa_r+0x584>)
 80084ee:	f004 020f 	and.w	r2, r4, #15
 80084f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084fe:	f7f8 f883 	bl	8000608 <__aeabi_dmul>
 8008502:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008506:	1124      	asrs	r4, r4, #4
 8008508:	2300      	movs	r3, #0
 800850a:	2602      	movs	r6, #2
 800850c:	2c00      	cmp	r4, #0
 800850e:	f040 808f 	bne.w	8008630 <_dtoa_r+0x4c0>
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1d3      	bne.n	80084be <_dtoa_r+0x34e>
 8008516:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008518:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8094 	beq.w	800864a <_dtoa_r+0x4da>
 8008522:	4b75      	ldr	r3, [pc, #468]	@ (80086f8 <_dtoa_r+0x588>)
 8008524:	2200      	movs	r2, #0
 8008526:	4620      	mov	r0, r4
 8008528:	4629      	mov	r1, r5
 800852a:	f7f8 fadf 	bl	8000aec <__aeabi_dcmplt>
 800852e:	2800      	cmp	r0, #0
 8008530:	f000 808b 	beq.w	800864a <_dtoa_r+0x4da>
 8008534:	9b03      	ldr	r3, [sp, #12]
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 8087 	beq.w	800864a <_dtoa_r+0x4da>
 800853c:	f1bb 0f00 	cmp.w	fp, #0
 8008540:	dd34      	ble.n	80085ac <_dtoa_r+0x43c>
 8008542:	4620      	mov	r0, r4
 8008544:	4b6d      	ldr	r3, [pc, #436]	@ (80086fc <_dtoa_r+0x58c>)
 8008546:	2200      	movs	r2, #0
 8008548:	4629      	mov	r1, r5
 800854a:	f7f8 f85d 	bl	8000608 <__aeabi_dmul>
 800854e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008552:	f107 38ff 	add.w	r8, r7, #4294967295
 8008556:	3601      	adds	r6, #1
 8008558:	465c      	mov	r4, fp
 800855a:	4630      	mov	r0, r6
 800855c:	f7f7 ffea 	bl	8000534 <__aeabi_i2d>
 8008560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008564:	f7f8 f850 	bl	8000608 <__aeabi_dmul>
 8008568:	4b65      	ldr	r3, [pc, #404]	@ (8008700 <_dtoa_r+0x590>)
 800856a:	2200      	movs	r2, #0
 800856c:	f7f7 fe96 	bl	800029c <__adddf3>
 8008570:	4605      	mov	r5, r0
 8008572:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008576:	2c00      	cmp	r4, #0
 8008578:	d16a      	bne.n	8008650 <_dtoa_r+0x4e0>
 800857a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800857e:	4b61      	ldr	r3, [pc, #388]	@ (8008704 <_dtoa_r+0x594>)
 8008580:	2200      	movs	r2, #0
 8008582:	f7f7 fe89 	bl	8000298 <__aeabi_dsub>
 8008586:	4602      	mov	r2, r0
 8008588:	460b      	mov	r3, r1
 800858a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800858e:	462a      	mov	r2, r5
 8008590:	4633      	mov	r3, r6
 8008592:	f7f8 fac9 	bl	8000b28 <__aeabi_dcmpgt>
 8008596:	2800      	cmp	r0, #0
 8008598:	f040 8298 	bne.w	8008acc <_dtoa_r+0x95c>
 800859c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085a0:	462a      	mov	r2, r5
 80085a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085a6:	f7f8 faa1 	bl	8000aec <__aeabi_dcmplt>
 80085aa:	bb38      	cbnz	r0, 80085fc <_dtoa_r+0x48c>
 80085ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80085b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80085b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	f2c0 8157 	blt.w	800886a <_dtoa_r+0x6fa>
 80085bc:	2f0e      	cmp	r7, #14
 80085be:	f300 8154 	bgt.w	800886a <_dtoa_r+0x6fa>
 80085c2:	4b4b      	ldr	r3, [pc, #300]	@ (80086f0 <_dtoa_r+0x580>)
 80085c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085c8:	ed93 7b00 	vldr	d7, [r3]
 80085cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	ed8d 7b00 	vstr	d7, [sp]
 80085d4:	f280 80e5 	bge.w	80087a2 <_dtoa_r+0x632>
 80085d8:	9b03      	ldr	r3, [sp, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f300 80e1 	bgt.w	80087a2 <_dtoa_r+0x632>
 80085e0:	d10c      	bne.n	80085fc <_dtoa_r+0x48c>
 80085e2:	4b48      	ldr	r3, [pc, #288]	@ (8008704 <_dtoa_r+0x594>)
 80085e4:	2200      	movs	r2, #0
 80085e6:	ec51 0b17 	vmov	r0, r1, d7
 80085ea:	f7f8 f80d 	bl	8000608 <__aeabi_dmul>
 80085ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085f2:	f7f8 fa8f 	bl	8000b14 <__aeabi_dcmpge>
 80085f6:	2800      	cmp	r0, #0
 80085f8:	f000 8266 	beq.w	8008ac8 <_dtoa_r+0x958>
 80085fc:	2400      	movs	r4, #0
 80085fe:	4625      	mov	r5, r4
 8008600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008602:	4656      	mov	r6, sl
 8008604:	ea6f 0803 	mvn.w	r8, r3
 8008608:	2700      	movs	r7, #0
 800860a:	4621      	mov	r1, r4
 800860c:	4648      	mov	r0, r9
 800860e:	f000 fcbf 	bl	8008f90 <_Bfree>
 8008612:	2d00      	cmp	r5, #0
 8008614:	f000 80bd 	beq.w	8008792 <_dtoa_r+0x622>
 8008618:	b12f      	cbz	r7, 8008626 <_dtoa_r+0x4b6>
 800861a:	42af      	cmp	r7, r5
 800861c:	d003      	beq.n	8008626 <_dtoa_r+0x4b6>
 800861e:	4639      	mov	r1, r7
 8008620:	4648      	mov	r0, r9
 8008622:	f000 fcb5 	bl	8008f90 <_Bfree>
 8008626:	4629      	mov	r1, r5
 8008628:	4648      	mov	r0, r9
 800862a:	f000 fcb1 	bl	8008f90 <_Bfree>
 800862e:	e0b0      	b.n	8008792 <_dtoa_r+0x622>
 8008630:	07e2      	lsls	r2, r4, #31
 8008632:	d505      	bpl.n	8008640 <_dtoa_r+0x4d0>
 8008634:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008638:	f7f7 ffe6 	bl	8000608 <__aeabi_dmul>
 800863c:	3601      	adds	r6, #1
 800863e:	2301      	movs	r3, #1
 8008640:	1064      	asrs	r4, r4, #1
 8008642:	3508      	adds	r5, #8
 8008644:	e762      	b.n	800850c <_dtoa_r+0x39c>
 8008646:	2602      	movs	r6, #2
 8008648:	e765      	b.n	8008516 <_dtoa_r+0x3a6>
 800864a:	9c03      	ldr	r4, [sp, #12]
 800864c:	46b8      	mov	r8, r7
 800864e:	e784      	b.n	800855a <_dtoa_r+0x3ea>
 8008650:	4b27      	ldr	r3, [pc, #156]	@ (80086f0 <_dtoa_r+0x580>)
 8008652:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008654:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008658:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800865c:	4454      	add	r4, sl
 800865e:	2900      	cmp	r1, #0
 8008660:	d054      	beq.n	800870c <_dtoa_r+0x59c>
 8008662:	4929      	ldr	r1, [pc, #164]	@ (8008708 <_dtoa_r+0x598>)
 8008664:	2000      	movs	r0, #0
 8008666:	f7f8 f8f9 	bl	800085c <__aeabi_ddiv>
 800866a:	4633      	mov	r3, r6
 800866c:	462a      	mov	r2, r5
 800866e:	f7f7 fe13 	bl	8000298 <__aeabi_dsub>
 8008672:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008676:	4656      	mov	r6, sl
 8008678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800867c:	f7f8 fa74 	bl	8000b68 <__aeabi_d2iz>
 8008680:	4605      	mov	r5, r0
 8008682:	f7f7 ff57 	bl	8000534 <__aeabi_i2d>
 8008686:	4602      	mov	r2, r0
 8008688:	460b      	mov	r3, r1
 800868a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800868e:	f7f7 fe03 	bl	8000298 <__aeabi_dsub>
 8008692:	3530      	adds	r5, #48	@ 0x30
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800869c:	f806 5b01 	strb.w	r5, [r6], #1
 80086a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086a4:	f7f8 fa22 	bl	8000aec <__aeabi_dcmplt>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	d172      	bne.n	8008792 <_dtoa_r+0x622>
 80086ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086b0:	4911      	ldr	r1, [pc, #68]	@ (80086f8 <_dtoa_r+0x588>)
 80086b2:	2000      	movs	r0, #0
 80086b4:	f7f7 fdf0 	bl	8000298 <__aeabi_dsub>
 80086b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086bc:	f7f8 fa16 	bl	8000aec <__aeabi_dcmplt>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f040 80b4 	bne.w	800882e <_dtoa_r+0x6be>
 80086c6:	42a6      	cmp	r6, r4
 80086c8:	f43f af70 	beq.w	80085ac <_dtoa_r+0x43c>
 80086cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086d0:	4b0a      	ldr	r3, [pc, #40]	@ (80086fc <_dtoa_r+0x58c>)
 80086d2:	2200      	movs	r2, #0
 80086d4:	f7f7 ff98 	bl	8000608 <__aeabi_dmul>
 80086d8:	4b08      	ldr	r3, [pc, #32]	@ (80086fc <_dtoa_r+0x58c>)
 80086da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086de:	2200      	movs	r2, #0
 80086e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086e4:	f7f7 ff90 	bl	8000608 <__aeabi_dmul>
 80086e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086ec:	e7c4      	b.n	8008678 <_dtoa_r+0x508>
 80086ee:	bf00      	nop
 80086f0:	0800bb10 	.word	0x0800bb10
 80086f4:	0800bae8 	.word	0x0800bae8
 80086f8:	3ff00000 	.word	0x3ff00000
 80086fc:	40240000 	.word	0x40240000
 8008700:	401c0000 	.word	0x401c0000
 8008704:	40140000 	.word	0x40140000
 8008708:	3fe00000 	.word	0x3fe00000
 800870c:	4631      	mov	r1, r6
 800870e:	4628      	mov	r0, r5
 8008710:	f7f7 ff7a 	bl	8000608 <__aeabi_dmul>
 8008714:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008718:	9413      	str	r4, [sp, #76]	@ 0x4c
 800871a:	4656      	mov	r6, sl
 800871c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008720:	f7f8 fa22 	bl	8000b68 <__aeabi_d2iz>
 8008724:	4605      	mov	r5, r0
 8008726:	f7f7 ff05 	bl	8000534 <__aeabi_i2d>
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008732:	f7f7 fdb1 	bl	8000298 <__aeabi_dsub>
 8008736:	3530      	adds	r5, #48	@ 0x30
 8008738:	f806 5b01 	strb.w	r5, [r6], #1
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	42a6      	cmp	r6, r4
 8008742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008746:	f04f 0200 	mov.w	r2, #0
 800874a:	d124      	bne.n	8008796 <_dtoa_r+0x626>
 800874c:	4baf      	ldr	r3, [pc, #700]	@ (8008a0c <_dtoa_r+0x89c>)
 800874e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008752:	f7f7 fda3 	bl	800029c <__adddf3>
 8008756:	4602      	mov	r2, r0
 8008758:	460b      	mov	r3, r1
 800875a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800875e:	f7f8 f9e3 	bl	8000b28 <__aeabi_dcmpgt>
 8008762:	2800      	cmp	r0, #0
 8008764:	d163      	bne.n	800882e <_dtoa_r+0x6be>
 8008766:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800876a:	49a8      	ldr	r1, [pc, #672]	@ (8008a0c <_dtoa_r+0x89c>)
 800876c:	2000      	movs	r0, #0
 800876e:	f7f7 fd93 	bl	8000298 <__aeabi_dsub>
 8008772:	4602      	mov	r2, r0
 8008774:	460b      	mov	r3, r1
 8008776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800877a:	f7f8 f9b7 	bl	8000aec <__aeabi_dcmplt>
 800877e:	2800      	cmp	r0, #0
 8008780:	f43f af14 	beq.w	80085ac <_dtoa_r+0x43c>
 8008784:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008786:	1e73      	subs	r3, r6, #1
 8008788:	9313      	str	r3, [sp, #76]	@ 0x4c
 800878a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800878e:	2b30      	cmp	r3, #48	@ 0x30
 8008790:	d0f8      	beq.n	8008784 <_dtoa_r+0x614>
 8008792:	4647      	mov	r7, r8
 8008794:	e03b      	b.n	800880e <_dtoa_r+0x69e>
 8008796:	4b9e      	ldr	r3, [pc, #632]	@ (8008a10 <_dtoa_r+0x8a0>)
 8008798:	f7f7 ff36 	bl	8000608 <__aeabi_dmul>
 800879c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087a0:	e7bc      	b.n	800871c <_dtoa_r+0x5ac>
 80087a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80087a6:	4656      	mov	r6, sl
 80087a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087ac:	4620      	mov	r0, r4
 80087ae:	4629      	mov	r1, r5
 80087b0:	f7f8 f854 	bl	800085c <__aeabi_ddiv>
 80087b4:	f7f8 f9d8 	bl	8000b68 <__aeabi_d2iz>
 80087b8:	4680      	mov	r8, r0
 80087ba:	f7f7 febb 	bl	8000534 <__aeabi_i2d>
 80087be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087c2:	f7f7 ff21 	bl	8000608 <__aeabi_dmul>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4620      	mov	r0, r4
 80087cc:	4629      	mov	r1, r5
 80087ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80087d2:	f7f7 fd61 	bl	8000298 <__aeabi_dsub>
 80087d6:	f806 4b01 	strb.w	r4, [r6], #1
 80087da:	9d03      	ldr	r5, [sp, #12]
 80087dc:	eba6 040a 	sub.w	r4, r6, sl
 80087e0:	42a5      	cmp	r5, r4
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	d133      	bne.n	8008850 <_dtoa_r+0x6e0>
 80087e8:	f7f7 fd58 	bl	800029c <__adddf3>
 80087ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087f0:	4604      	mov	r4, r0
 80087f2:	460d      	mov	r5, r1
 80087f4:	f7f8 f998 	bl	8000b28 <__aeabi_dcmpgt>
 80087f8:	b9c0      	cbnz	r0, 800882c <_dtoa_r+0x6bc>
 80087fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087fe:	4620      	mov	r0, r4
 8008800:	4629      	mov	r1, r5
 8008802:	f7f8 f969 	bl	8000ad8 <__aeabi_dcmpeq>
 8008806:	b110      	cbz	r0, 800880e <_dtoa_r+0x69e>
 8008808:	f018 0f01 	tst.w	r8, #1
 800880c:	d10e      	bne.n	800882c <_dtoa_r+0x6bc>
 800880e:	9902      	ldr	r1, [sp, #8]
 8008810:	4648      	mov	r0, r9
 8008812:	f000 fbbd 	bl	8008f90 <_Bfree>
 8008816:	2300      	movs	r3, #0
 8008818:	7033      	strb	r3, [r6, #0]
 800881a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800881c:	3701      	adds	r7, #1
 800881e:	601f      	str	r7, [r3, #0]
 8008820:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 824b 	beq.w	8008cbe <_dtoa_r+0xb4e>
 8008828:	601e      	str	r6, [r3, #0]
 800882a:	e248      	b.n	8008cbe <_dtoa_r+0xb4e>
 800882c:	46b8      	mov	r8, r7
 800882e:	4633      	mov	r3, r6
 8008830:	461e      	mov	r6, r3
 8008832:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008836:	2a39      	cmp	r2, #57	@ 0x39
 8008838:	d106      	bne.n	8008848 <_dtoa_r+0x6d8>
 800883a:	459a      	cmp	sl, r3
 800883c:	d1f8      	bne.n	8008830 <_dtoa_r+0x6c0>
 800883e:	2230      	movs	r2, #48	@ 0x30
 8008840:	f108 0801 	add.w	r8, r8, #1
 8008844:	f88a 2000 	strb.w	r2, [sl]
 8008848:	781a      	ldrb	r2, [r3, #0]
 800884a:	3201      	adds	r2, #1
 800884c:	701a      	strb	r2, [r3, #0]
 800884e:	e7a0      	b.n	8008792 <_dtoa_r+0x622>
 8008850:	4b6f      	ldr	r3, [pc, #444]	@ (8008a10 <_dtoa_r+0x8a0>)
 8008852:	2200      	movs	r2, #0
 8008854:	f7f7 fed8 	bl	8000608 <__aeabi_dmul>
 8008858:	2200      	movs	r2, #0
 800885a:	2300      	movs	r3, #0
 800885c:	4604      	mov	r4, r0
 800885e:	460d      	mov	r5, r1
 8008860:	f7f8 f93a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008864:	2800      	cmp	r0, #0
 8008866:	d09f      	beq.n	80087a8 <_dtoa_r+0x638>
 8008868:	e7d1      	b.n	800880e <_dtoa_r+0x69e>
 800886a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800886c:	2a00      	cmp	r2, #0
 800886e:	f000 80ea 	beq.w	8008a46 <_dtoa_r+0x8d6>
 8008872:	9a07      	ldr	r2, [sp, #28]
 8008874:	2a01      	cmp	r2, #1
 8008876:	f300 80cd 	bgt.w	8008a14 <_dtoa_r+0x8a4>
 800887a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800887c:	2a00      	cmp	r2, #0
 800887e:	f000 80c1 	beq.w	8008a04 <_dtoa_r+0x894>
 8008882:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008886:	9c08      	ldr	r4, [sp, #32]
 8008888:	9e00      	ldr	r6, [sp, #0]
 800888a:	9a00      	ldr	r2, [sp, #0]
 800888c:	441a      	add	r2, r3
 800888e:	9200      	str	r2, [sp, #0]
 8008890:	9a06      	ldr	r2, [sp, #24]
 8008892:	2101      	movs	r1, #1
 8008894:	441a      	add	r2, r3
 8008896:	4648      	mov	r0, r9
 8008898:	9206      	str	r2, [sp, #24]
 800889a:	f000 fc2d 	bl	80090f8 <__i2b>
 800889e:	4605      	mov	r5, r0
 80088a0:	b166      	cbz	r6, 80088bc <_dtoa_r+0x74c>
 80088a2:	9b06      	ldr	r3, [sp, #24]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	dd09      	ble.n	80088bc <_dtoa_r+0x74c>
 80088a8:	42b3      	cmp	r3, r6
 80088aa:	9a00      	ldr	r2, [sp, #0]
 80088ac:	bfa8      	it	ge
 80088ae:	4633      	movge	r3, r6
 80088b0:	1ad2      	subs	r2, r2, r3
 80088b2:	9200      	str	r2, [sp, #0]
 80088b4:	9a06      	ldr	r2, [sp, #24]
 80088b6:	1af6      	subs	r6, r6, r3
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	9306      	str	r3, [sp, #24]
 80088bc:	9b08      	ldr	r3, [sp, #32]
 80088be:	b30b      	cbz	r3, 8008904 <_dtoa_r+0x794>
 80088c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f000 80c6 	beq.w	8008a54 <_dtoa_r+0x8e4>
 80088c8:	2c00      	cmp	r4, #0
 80088ca:	f000 80c0 	beq.w	8008a4e <_dtoa_r+0x8de>
 80088ce:	4629      	mov	r1, r5
 80088d0:	4622      	mov	r2, r4
 80088d2:	4648      	mov	r0, r9
 80088d4:	f000 fcc8 	bl	8009268 <__pow5mult>
 80088d8:	9a02      	ldr	r2, [sp, #8]
 80088da:	4601      	mov	r1, r0
 80088dc:	4605      	mov	r5, r0
 80088de:	4648      	mov	r0, r9
 80088e0:	f000 fc20 	bl	8009124 <__multiply>
 80088e4:	9902      	ldr	r1, [sp, #8]
 80088e6:	4680      	mov	r8, r0
 80088e8:	4648      	mov	r0, r9
 80088ea:	f000 fb51 	bl	8008f90 <_Bfree>
 80088ee:	9b08      	ldr	r3, [sp, #32]
 80088f0:	1b1b      	subs	r3, r3, r4
 80088f2:	9308      	str	r3, [sp, #32]
 80088f4:	f000 80b1 	beq.w	8008a5a <_dtoa_r+0x8ea>
 80088f8:	9a08      	ldr	r2, [sp, #32]
 80088fa:	4641      	mov	r1, r8
 80088fc:	4648      	mov	r0, r9
 80088fe:	f000 fcb3 	bl	8009268 <__pow5mult>
 8008902:	9002      	str	r0, [sp, #8]
 8008904:	2101      	movs	r1, #1
 8008906:	4648      	mov	r0, r9
 8008908:	f000 fbf6 	bl	80090f8 <__i2b>
 800890c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800890e:	4604      	mov	r4, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	f000 81d8 	beq.w	8008cc6 <_dtoa_r+0xb56>
 8008916:	461a      	mov	r2, r3
 8008918:	4601      	mov	r1, r0
 800891a:	4648      	mov	r0, r9
 800891c:	f000 fca4 	bl	8009268 <__pow5mult>
 8008920:	9b07      	ldr	r3, [sp, #28]
 8008922:	2b01      	cmp	r3, #1
 8008924:	4604      	mov	r4, r0
 8008926:	f300 809f 	bgt.w	8008a68 <_dtoa_r+0x8f8>
 800892a:	9b04      	ldr	r3, [sp, #16]
 800892c:	2b00      	cmp	r3, #0
 800892e:	f040 8097 	bne.w	8008a60 <_dtoa_r+0x8f0>
 8008932:	9b05      	ldr	r3, [sp, #20]
 8008934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008938:	2b00      	cmp	r3, #0
 800893a:	f040 8093 	bne.w	8008a64 <_dtoa_r+0x8f4>
 800893e:	9b05      	ldr	r3, [sp, #20]
 8008940:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008944:	0d1b      	lsrs	r3, r3, #20
 8008946:	051b      	lsls	r3, r3, #20
 8008948:	b133      	cbz	r3, 8008958 <_dtoa_r+0x7e8>
 800894a:	9b00      	ldr	r3, [sp, #0]
 800894c:	3301      	adds	r3, #1
 800894e:	9300      	str	r3, [sp, #0]
 8008950:	9b06      	ldr	r3, [sp, #24]
 8008952:	3301      	adds	r3, #1
 8008954:	9306      	str	r3, [sp, #24]
 8008956:	2301      	movs	r3, #1
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800895c:	2b00      	cmp	r3, #0
 800895e:	f000 81b8 	beq.w	8008cd2 <_dtoa_r+0xb62>
 8008962:	6923      	ldr	r3, [r4, #16]
 8008964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008968:	6918      	ldr	r0, [r3, #16]
 800896a:	f000 fb79 	bl	8009060 <__hi0bits>
 800896e:	f1c0 0020 	rsb	r0, r0, #32
 8008972:	9b06      	ldr	r3, [sp, #24]
 8008974:	4418      	add	r0, r3
 8008976:	f010 001f 	ands.w	r0, r0, #31
 800897a:	f000 8082 	beq.w	8008a82 <_dtoa_r+0x912>
 800897e:	f1c0 0320 	rsb	r3, r0, #32
 8008982:	2b04      	cmp	r3, #4
 8008984:	dd73      	ble.n	8008a6e <_dtoa_r+0x8fe>
 8008986:	9b00      	ldr	r3, [sp, #0]
 8008988:	f1c0 001c 	rsb	r0, r0, #28
 800898c:	4403      	add	r3, r0
 800898e:	9300      	str	r3, [sp, #0]
 8008990:	9b06      	ldr	r3, [sp, #24]
 8008992:	4403      	add	r3, r0
 8008994:	4406      	add	r6, r0
 8008996:	9306      	str	r3, [sp, #24]
 8008998:	9b00      	ldr	r3, [sp, #0]
 800899a:	2b00      	cmp	r3, #0
 800899c:	dd05      	ble.n	80089aa <_dtoa_r+0x83a>
 800899e:	9902      	ldr	r1, [sp, #8]
 80089a0:	461a      	mov	r2, r3
 80089a2:	4648      	mov	r0, r9
 80089a4:	f000 fcba 	bl	800931c <__lshift>
 80089a8:	9002      	str	r0, [sp, #8]
 80089aa:	9b06      	ldr	r3, [sp, #24]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	dd05      	ble.n	80089bc <_dtoa_r+0x84c>
 80089b0:	4621      	mov	r1, r4
 80089b2:	461a      	mov	r2, r3
 80089b4:	4648      	mov	r0, r9
 80089b6:	f000 fcb1 	bl	800931c <__lshift>
 80089ba:	4604      	mov	r4, r0
 80089bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d061      	beq.n	8008a86 <_dtoa_r+0x916>
 80089c2:	9802      	ldr	r0, [sp, #8]
 80089c4:	4621      	mov	r1, r4
 80089c6:	f000 fd15 	bl	80093f4 <__mcmp>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	da5b      	bge.n	8008a86 <_dtoa_r+0x916>
 80089ce:	2300      	movs	r3, #0
 80089d0:	9902      	ldr	r1, [sp, #8]
 80089d2:	220a      	movs	r2, #10
 80089d4:	4648      	mov	r0, r9
 80089d6:	f000 fafd 	bl	8008fd4 <__multadd>
 80089da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089dc:	9002      	str	r0, [sp, #8]
 80089de:	f107 38ff 	add.w	r8, r7, #4294967295
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 8177 	beq.w	8008cd6 <_dtoa_r+0xb66>
 80089e8:	4629      	mov	r1, r5
 80089ea:	2300      	movs	r3, #0
 80089ec:	220a      	movs	r2, #10
 80089ee:	4648      	mov	r0, r9
 80089f0:	f000 faf0 	bl	8008fd4 <__multadd>
 80089f4:	f1bb 0f00 	cmp.w	fp, #0
 80089f8:	4605      	mov	r5, r0
 80089fa:	dc6f      	bgt.n	8008adc <_dtoa_r+0x96c>
 80089fc:	9b07      	ldr	r3, [sp, #28]
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	dc49      	bgt.n	8008a96 <_dtoa_r+0x926>
 8008a02:	e06b      	b.n	8008adc <_dtoa_r+0x96c>
 8008a04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a0a:	e73c      	b.n	8008886 <_dtoa_r+0x716>
 8008a0c:	3fe00000 	.word	0x3fe00000
 8008a10:	40240000 	.word	0x40240000
 8008a14:	9b03      	ldr	r3, [sp, #12]
 8008a16:	1e5c      	subs	r4, r3, #1
 8008a18:	9b08      	ldr	r3, [sp, #32]
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	db09      	blt.n	8008a32 <_dtoa_r+0x8c2>
 8008a1e:	1b1c      	subs	r4, r3, r4
 8008a20:	9b03      	ldr	r3, [sp, #12]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f6bf af30 	bge.w	8008888 <_dtoa_r+0x718>
 8008a28:	9b00      	ldr	r3, [sp, #0]
 8008a2a:	9a03      	ldr	r2, [sp, #12]
 8008a2c:	1a9e      	subs	r6, r3, r2
 8008a2e:	2300      	movs	r3, #0
 8008a30:	e72b      	b.n	800888a <_dtoa_r+0x71a>
 8008a32:	9b08      	ldr	r3, [sp, #32]
 8008a34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a36:	9408      	str	r4, [sp, #32]
 8008a38:	1ae3      	subs	r3, r4, r3
 8008a3a:	441a      	add	r2, r3
 8008a3c:	9e00      	ldr	r6, [sp, #0]
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	920d      	str	r2, [sp, #52]	@ 0x34
 8008a42:	2400      	movs	r4, #0
 8008a44:	e721      	b.n	800888a <_dtoa_r+0x71a>
 8008a46:	9c08      	ldr	r4, [sp, #32]
 8008a48:	9e00      	ldr	r6, [sp, #0]
 8008a4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008a4c:	e728      	b.n	80088a0 <_dtoa_r+0x730>
 8008a4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008a52:	e751      	b.n	80088f8 <_dtoa_r+0x788>
 8008a54:	9a08      	ldr	r2, [sp, #32]
 8008a56:	9902      	ldr	r1, [sp, #8]
 8008a58:	e750      	b.n	80088fc <_dtoa_r+0x78c>
 8008a5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8008a5e:	e751      	b.n	8008904 <_dtoa_r+0x794>
 8008a60:	2300      	movs	r3, #0
 8008a62:	e779      	b.n	8008958 <_dtoa_r+0x7e8>
 8008a64:	9b04      	ldr	r3, [sp, #16]
 8008a66:	e777      	b.n	8008958 <_dtoa_r+0x7e8>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	9308      	str	r3, [sp, #32]
 8008a6c:	e779      	b.n	8008962 <_dtoa_r+0x7f2>
 8008a6e:	d093      	beq.n	8008998 <_dtoa_r+0x828>
 8008a70:	9a00      	ldr	r2, [sp, #0]
 8008a72:	331c      	adds	r3, #28
 8008a74:	441a      	add	r2, r3
 8008a76:	9200      	str	r2, [sp, #0]
 8008a78:	9a06      	ldr	r2, [sp, #24]
 8008a7a:	441a      	add	r2, r3
 8008a7c:	441e      	add	r6, r3
 8008a7e:	9206      	str	r2, [sp, #24]
 8008a80:	e78a      	b.n	8008998 <_dtoa_r+0x828>
 8008a82:	4603      	mov	r3, r0
 8008a84:	e7f4      	b.n	8008a70 <_dtoa_r+0x900>
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	46b8      	mov	r8, r7
 8008a8c:	dc20      	bgt.n	8008ad0 <_dtoa_r+0x960>
 8008a8e:	469b      	mov	fp, r3
 8008a90:	9b07      	ldr	r3, [sp, #28]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	dd1e      	ble.n	8008ad4 <_dtoa_r+0x964>
 8008a96:	f1bb 0f00 	cmp.w	fp, #0
 8008a9a:	f47f adb1 	bne.w	8008600 <_dtoa_r+0x490>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	465b      	mov	r3, fp
 8008aa2:	2205      	movs	r2, #5
 8008aa4:	4648      	mov	r0, r9
 8008aa6:	f000 fa95 	bl	8008fd4 <__multadd>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4604      	mov	r4, r0
 8008aae:	9802      	ldr	r0, [sp, #8]
 8008ab0:	f000 fca0 	bl	80093f4 <__mcmp>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	f77f ada3 	ble.w	8008600 <_dtoa_r+0x490>
 8008aba:	4656      	mov	r6, sl
 8008abc:	2331      	movs	r3, #49	@ 0x31
 8008abe:	f806 3b01 	strb.w	r3, [r6], #1
 8008ac2:	f108 0801 	add.w	r8, r8, #1
 8008ac6:	e59f      	b.n	8008608 <_dtoa_r+0x498>
 8008ac8:	9c03      	ldr	r4, [sp, #12]
 8008aca:	46b8      	mov	r8, r7
 8008acc:	4625      	mov	r5, r4
 8008ace:	e7f4      	b.n	8008aba <_dtoa_r+0x94a>
 8008ad0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f000 8101 	beq.w	8008cde <_dtoa_r+0xb6e>
 8008adc:	2e00      	cmp	r6, #0
 8008ade:	dd05      	ble.n	8008aec <_dtoa_r+0x97c>
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	4632      	mov	r2, r6
 8008ae4:	4648      	mov	r0, r9
 8008ae6:	f000 fc19 	bl	800931c <__lshift>
 8008aea:	4605      	mov	r5, r0
 8008aec:	9b08      	ldr	r3, [sp, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d05c      	beq.n	8008bac <_dtoa_r+0xa3c>
 8008af2:	6869      	ldr	r1, [r5, #4]
 8008af4:	4648      	mov	r0, r9
 8008af6:	f000 fa0b 	bl	8008f10 <_Balloc>
 8008afa:	4606      	mov	r6, r0
 8008afc:	b928      	cbnz	r0, 8008b0a <_dtoa_r+0x99a>
 8008afe:	4b82      	ldr	r3, [pc, #520]	@ (8008d08 <_dtoa_r+0xb98>)
 8008b00:	4602      	mov	r2, r0
 8008b02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b06:	f7ff bb4a 	b.w	800819e <_dtoa_r+0x2e>
 8008b0a:	692a      	ldr	r2, [r5, #16]
 8008b0c:	3202      	adds	r2, #2
 8008b0e:	0092      	lsls	r2, r2, #2
 8008b10:	f105 010c 	add.w	r1, r5, #12
 8008b14:	300c      	adds	r0, #12
 8008b16:	f000 ffa3 	bl	8009a60 <memcpy>
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	4648      	mov	r0, r9
 8008b20:	f000 fbfc 	bl	800931c <__lshift>
 8008b24:	f10a 0301 	add.w	r3, sl, #1
 8008b28:	9300      	str	r3, [sp, #0]
 8008b2a:	eb0a 030b 	add.w	r3, sl, fp
 8008b2e:	9308      	str	r3, [sp, #32]
 8008b30:	9b04      	ldr	r3, [sp, #16]
 8008b32:	f003 0301 	and.w	r3, r3, #1
 8008b36:	462f      	mov	r7, r5
 8008b38:	9306      	str	r3, [sp, #24]
 8008b3a:	4605      	mov	r5, r0
 8008b3c:	9b00      	ldr	r3, [sp, #0]
 8008b3e:	9802      	ldr	r0, [sp, #8]
 8008b40:	4621      	mov	r1, r4
 8008b42:	f103 3bff 	add.w	fp, r3, #4294967295
 8008b46:	f7ff fa88 	bl	800805a <quorem>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	3330      	adds	r3, #48	@ 0x30
 8008b4e:	9003      	str	r0, [sp, #12]
 8008b50:	4639      	mov	r1, r7
 8008b52:	9802      	ldr	r0, [sp, #8]
 8008b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b56:	f000 fc4d 	bl	80093f4 <__mcmp>
 8008b5a:	462a      	mov	r2, r5
 8008b5c:	9004      	str	r0, [sp, #16]
 8008b5e:	4621      	mov	r1, r4
 8008b60:	4648      	mov	r0, r9
 8008b62:	f000 fc63 	bl	800942c <__mdiff>
 8008b66:	68c2      	ldr	r2, [r0, #12]
 8008b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	bb02      	cbnz	r2, 8008bb0 <_dtoa_r+0xa40>
 8008b6e:	4601      	mov	r1, r0
 8008b70:	9802      	ldr	r0, [sp, #8]
 8008b72:	f000 fc3f 	bl	80093f4 <__mcmp>
 8008b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b78:	4602      	mov	r2, r0
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4648      	mov	r0, r9
 8008b7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b82:	f000 fa05 	bl	8008f90 <_Bfree>
 8008b86:	9b07      	ldr	r3, [sp, #28]
 8008b88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b8a:	9e00      	ldr	r6, [sp, #0]
 8008b8c:	ea42 0103 	orr.w	r1, r2, r3
 8008b90:	9b06      	ldr	r3, [sp, #24]
 8008b92:	4319      	orrs	r1, r3
 8008b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b96:	d10d      	bne.n	8008bb4 <_dtoa_r+0xa44>
 8008b98:	2b39      	cmp	r3, #57	@ 0x39
 8008b9a:	d027      	beq.n	8008bec <_dtoa_r+0xa7c>
 8008b9c:	9a04      	ldr	r2, [sp, #16]
 8008b9e:	2a00      	cmp	r2, #0
 8008ba0:	dd01      	ble.n	8008ba6 <_dtoa_r+0xa36>
 8008ba2:	9b03      	ldr	r3, [sp, #12]
 8008ba4:	3331      	adds	r3, #49	@ 0x31
 8008ba6:	f88b 3000 	strb.w	r3, [fp]
 8008baa:	e52e      	b.n	800860a <_dtoa_r+0x49a>
 8008bac:	4628      	mov	r0, r5
 8008bae:	e7b9      	b.n	8008b24 <_dtoa_r+0x9b4>
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	e7e2      	b.n	8008b7a <_dtoa_r+0xa0a>
 8008bb4:	9904      	ldr	r1, [sp, #16]
 8008bb6:	2900      	cmp	r1, #0
 8008bb8:	db04      	blt.n	8008bc4 <_dtoa_r+0xa54>
 8008bba:	9807      	ldr	r0, [sp, #28]
 8008bbc:	4301      	orrs	r1, r0
 8008bbe:	9806      	ldr	r0, [sp, #24]
 8008bc0:	4301      	orrs	r1, r0
 8008bc2:	d120      	bne.n	8008c06 <_dtoa_r+0xa96>
 8008bc4:	2a00      	cmp	r2, #0
 8008bc6:	ddee      	ble.n	8008ba6 <_dtoa_r+0xa36>
 8008bc8:	9902      	ldr	r1, [sp, #8]
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	4648      	mov	r0, r9
 8008bd0:	f000 fba4 	bl	800931c <__lshift>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	9002      	str	r0, [sp, #8]
 8008bd8:	f000 fc0c 	bl	80093f4 <__mcmp>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	9b00      	ldr	r3, [sp, #0]
 8008be0:	dc02      	bgt.n	8008be8 <_dtoa_r+0xa78>
 8008be2:	d1e0      	bne.n	8008ba6 <_dtoa_r+0xa36>
 8008be4:	07da      	lsls	r2, r3, #31
 8008be6:	d5de      	bpl.n	8008ba6 <_dtoa_r+0xa36>
 8008be8:	2b39      	cmp	r3, #57	@ 0x39
 8008bea:	d1da      	bne.n	8008ba2 <_dtoa_r+0xa32>
 8008bec:	2339      	movs	r3, #57	@ 0x39
 8008bee:	f88b 3000 	strb.w	r3, [fp]
 8008bf2:	4633      	mov	r3, r6
 8008bf4:	461e      	mov	r6, r3
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008bfc:	2a39      	cmp	r2, #57	@ 0x39
 8008bfe:	d04e      	beq.n	8008c9e <_dtoa_r+0xb2e>
 8008c00:	3201      	adds	r2, #1
 8008c02:	701a      	strb	r2, [r3, #0]
 8008c04:	e501      	b.n	800860a <_dtoa_r+0x49a>
 8008c06:	2a00      	cmp	r2, #0
 8008c08:	dd03      	ble.n	8008c12 <_dtoa_r+0xaa2>
 8008c0a:	2b39      	cmp	r3, #57	@ 0x39
 8008c0c:	d0ee      	beq.n	8008bec <_dtoa_r+0xa7c>
 8008c0e:	3301      	adds	r3, #1
 8008c10:	e7c9      	b.n	8008ba6 <_dtoa_r+0xa36>
 8008c12:	9a00      	ldr	r2, [sp, #0]
 8008c14:	9908      	ldr	r1, [sp, #32]
 8008c16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008c1a:	428a      	cmp	r2, r1
 8008c1c:	d028      	beq.n	8008c70 <_dtoa_r+0xb00>
 8008c1e:	9902      	ldr	r1, [sp, #8]
 8008c20:	2300      	movs	r3, #0
 8008c22:	220a      	movs	r2, #10
 8008c24:	4648      	mov	r0, r9
 8008c26:	f000 f9d5 	bl	8008fd4 <__multadd>
 8008c2a:	42af      	cmp	r7, r5
 8008c2c:	9002      	str	r0, [sp, #8]
 8008c2e:	f04f 0300 	mov.w	r3, #0
 8008c32:	f04f 020a 	mov.w	r2, #10
 8008c36:	4639      	mov	r1, r7
 8008c38:	4648      	mov	r0, r9
 8008c3a:	d107      	bne.n	8008c4c <_dtoa_r+0xadc>
 8008c3c:	f000 f9ca 	bl	8008fd4 <__multadd>
 8008c40:	4607      	mov	r7, r0
 8008c42:	4605      	mov	r5, r0
 8008c44:	9b00      	ldr	r3, [sp, #0]
 8008c46:	3301      	adds	r3, #1
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	e777      	b.n	8008b3c <_dtoa_r+0x9cc>
 8008c4c:	f000 f9c2 	bl	8008fd4 <__multadd>
 8008c50:	4629      	mov	r1, r5
 8008c52:	4607      	mov	r7, r0
 8008c54:	2300      	movs	r3, #0
 8008c56:	220a      	movs	r2, #10
 8008c58:	4648      	mov	r0, r9
 8008c5a:	f000 f9bb 	bl	8008fd4 <__multadd>
 8008c5e:	4605      	mov	r5, r0
 8008c60:	e7f0      	b.n	8008c44 <_dtoa_r+0xad4>
 8008c62:	f1bb 0f00 	cmp.w	fp, #0
 8008c66:	bfcc      	ite	gt
 8008c68:	465e      	movgt	r6, fp
 8008c6a:	2601      	movle	r6, #1
 8008c6c:	4456      	add	r6, sl
 8008c6e:	2700      	movs	r7, #0
 8008c70:	9902      	ldr	r1, [sp, #8]
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	2201      	movs	r2, #1
 8008c76:	4648      	mov	r0, r9
 8008c78:	f000 fb50 	bl	800931c <__lshift>
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	9002      	str	r0, [sp, #8]
 8008c80:	f000 fbb8 	bl	80093f4 <__mcmp>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	dcb4      	bgt.n	8008bf2 <_dtoa_r+0xa82>
 8008c88:	d102      	bne.n	8008c90 <_dtoa_r+0xb20>
 8008c8a:	9b00      	ldr	r3, [sp, #0]
 8008c8c:	07db      	lsls	r3, r3, #31
 8008c8e:	d4b0      	bmi.n	8008bf2 <_dtoa_r+0xa82>
 8008c90:	4633      	mov	r3, r6
 8008c92:	461e      	mov	r6, r3
 8008c94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c98:	2a30      	cmp	r2, #48	@ 0x30
 8008c9a:	d0fa      	beq.n	8008c92 <_dtoa_r+0xb22>
 8008c9c:	e4b5      	b.n	800860a <_dtoa_r+0x49a>
 8008c9e:	459a      	cmp	sl, r3
 8008ca0:	d1a8      	bne.n	8008bf4 <_dtoa_r+0xa84>
 8008ca2:	2331      	movs	r3, #49	@ 0x31
 8008ca4:	f108 0801 	add.w	r8, r8, #1
 8008ca8:	f88a 3000 	strb.w	r3, [sl]
 8008cac:	e4ad      	b.n	800860a <_dtoa_r+0x49a>
 8008cae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008cb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008d0c <_dtoa_r+0xb9c>
 8008cb4:	b11b      	cbz	r3, 8008cbe <_dtoa_r+0xb4e>
 8008cb6:	f10a 0308 	add.w	r3, sl, #8
 8008cba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008cbc:	6013      	str	r3, [r2, #0]
 8008cbe:	4650      	mov	r0, sl
 8008cc0:	b017      	add	sp, #92	@ 0x5c
 8008cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc6:	9b07      	ldr	r3, [sp, #28]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	f77f ae2e 	ble.w	800892a <_dtoa_r+0x7ba>
 8008cce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cd0:	9308      	str	r3, [sp, #32]
 8008cd2:	2001      	movs	r0, #1
 8008cd4:	e64d      	b.n	8008972 <_dtoa_r+0x802>
 8008cd6:	f1bb 0f00 	cmp.w	fp, #0
 8008cda:	f77f aed9 	ble.w	8008a90 <_dtoa_r+0x920>
 8008cde:	4656      	mov	r6, sl
 8008ce0:	9802      	ldr	r0, [sp, #8]
 8008ce2:	4621      	mov	r1, r4
 8008ce4:	f7ff f9b9 	bl	800805a <quorem>
 8008ce8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008cec:	f806 3b01 	strb.w	r3, [r6], #1
 8008cf0:	eba6 020a 	sub.w	r2, r6, sl
 8008cf4:	4593      	cmp	fp, r2
 8008cf6:	ddb4      	ble.n	8008c62 <_dtoa_r+0xaf2>
 8008cf8:	9902      	ldr	r1, [sp, #8]
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	220a      	movs	r2, #10
 8008cfe:	4648      	mov	r0, r9
 8008d00:	f000 f968 	bl	8008fd4 <__multadd>
 8008d04:	9002      	str	r0, [sp, #8]
 8008d06:	e7eb      	b.n	8008ce0 <_dtoa_r+0xb70>
 8008d08:	0800ba18 	.word	0x0800ba18
 8008d0c:	0800b99c 	.word	0x0800b99c

08008d10 <_free_r>:
 8008d10:	b538      	push	{r3, r4, r5, lr}
 8008d12:	4605      	mov	r5, r0
 8008d14:	2900      	cmp	r1, #0
 8008d16:	d041      	beq.n	8008d9c <_free_r+0x8c>
 8008d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d1c:	1f0c      	subs	r4, r1, #4
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	bfb8      	it	lt
 8008d22:	18e4      	addlt	r4, r4, r3
 8008d24:	f000 f8e8 	bl	8008ef8 <__malloc_lock>
 8008d28:	4a1d      	ldr	r2, [pc, #116]	@ (8008da0 <_free_r+0x90>)
 8008d2a:	6813      	ldr	r3, [r2, #0]
 8008d2c:	b933      	cbnz	r3, 8008d3c <_free_r+0x2c>
 8008d2e:	6063      	str	r3, [r4, #4]
 8008d30:	6014      	str	r4, [r2, #0]
 8008d32:	4628      	mov	r0, r5
 8008d34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d38:	f000 b8e4 	b.w	8008f04 <__malloc_unlock>
 8008d3c:	42a3      	cmp	r3, r4
 8008d3e:	d908      	bls.n	8008d52 <_free_r+0x42>
 8008d40:	6820      	ldr	r0, [r4, #0]
 8008d42:	1821      	adds	r1, r4, r0
 8008d44:	428b      	cmp	r3, r1
 8008d46:	bf01      	itttt	eq
 8008d48:	6819      	ldreq	r1, [r3, #0]
 8008d4a:	685b      	ldreq	r3, [r3, #4]
 8008d4c:	1809      	addeq	r1, r1, r0
 8008d4e:	6021      	streq	r1, [r4, #0]
 8008d50:	e7ed      	b.n	8008d2e <_free_r+0x1e>
 8008d52:	461a      	mov	r2, r3
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	b10b      	cbz	r3, 8008d5c <_free_r+0x4c>
 8008d58:	42a3      	cmp	r3, r4
 8008d5a:	d9fa      	bls.n	8008d52 <_free_r+0x42>
 8008d5c:	6811      	ldr	r1, [r2, #0]
 8008d5e:	1850      	adds	r0, r2, r1
 8008d60:	42a0      	cmp	r0, r4
 8008d62:	d10b      	bne.n	8008d7c <_free_r+0x6c>
 8008d64:	6820      	ldr	r0, [r4, #0]
 8008d66:	4401      	add	r1, r0
 8008d68:	1850      	adds	r0, r2, r1
 8008d6a:	4283      	cmp	r3, r0
 8008d6c:	6011      	str	r1, [r2, #0]
 8008d6e:	d1e0      	bne.n	8008d32 <_free_r+0x22>
 8008d70:	6818      	ldr	r0, [r3, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	6053      	str	r3, [r2, #4]
 8008d76:	4408      	add	r0, r1
 8008d78:	6010      	str	r0, [r2, #0]
 8008d7a:	e7da      	b.n	8008d32 <_free_r+0x22>
 8008d7c:	d902      	bls.n	8008d84 <_free_r+0x74>
 8008d7e:	230c      	movs	r3, #12
 8008d80:	602b      	str	r3, [r5, #0]
 8008d82:	e7d6      	b.n	8008d32 <_free_r+0x22>
 8008d84:	6820      	ldr	r0, [r4, #0]
 8008d86:	1821      	adds	r1, r4, r0
 8008d88:	428b      	cmp	r3, r1
 8008d8a:	bf04      	itt	eq
 8008d8c:	6819      	ldreq	r1, [r3, #0]
 8008d8e:	685b      	ldreq	r3, [r3, #4]
 8008d90:	6063      	str	r3, [r4, #4]
 8008d92:	bf04      	itt	eq
 8008d94:	1809      	addeq	r1, r1, r0
 8008d96:	6021      	streq	r1, [r4, #0]
 8008d98:	6054      	str	r4, [r2, #4]
 8008d9a:	e7ca      	b.n	8008d32 <_free_r+0x22>
 8008d9c:	bd38      	pop	{r3, r4, r5, pc}
 8008d9e:	bf00      	nop
 8008da0:	200015f8 	.word	0x200015f8

08008da4 <malloc>:
 8008da4:	4b02      	ldr	r3, [pc, #8]	@ (8008db0 <malloc+0xc>)
 8008da6:	4601      	mov	r1, r0
 8008da8:	6818      	ldr	r0, [r3, #0]
 8008daa:	f000 b825 	b.w	8008df8 <_malloc_r>
 8008dae:	bf00      	nop
 8008db0:	20000028 	.word	0x20000028

08008db4 <sbrk_aligned>:
 8008db4:	b570      	push	{r4, r5, r6, lr}
 8008db6:	4e0f      	ldr	r6, [pc, #60]	@ (8008df4 <sbrk_aligned+0x40>)
 8008db8:	460c      	mov	r4, r1
 8008dba:	6831      	ldr	r1, [r6, #0]
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	b911      	cbnz	r1, 8008dc6 <sbrk_aligned+0x12>
 8008dc0:	f000 fe3e 	bl	8009a40 <_sbrk_r>
 8008dc4:	6030      	str	r0, [r6, #0]
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4628      	mov	r0, r5
 8008dca:	f000 fe39 	bl	8009a40 <_sbrk_r>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	d103      	bne.n	8008dda <sbrk_aligned+0x26>
 8008dd2:	f04f 34ff 	mov.w	r4, #4294967295
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	bd70      	pop	{r4, r5, r6, pc}
 8008dda:	1cc4      	adds	r4, r0, #3
 8008ddc:	f024 0403 	bic.w	r4, r4, #3
 8008de0:	42a0      	cmp	r0, r4
 8008de2:	d0f8      	beq.n	8008dd6 <sbrk_aligned+0x22>
 8008de4:	1a21      	subs	r1, r4, r0
 8008de6:	4628      	mov	r0, r5
 8008de8:	f000 fe2a 	bl	8009a40 <_sbrk_r>
 8008dec:	3001      	adds	r0, #1
 8008dee:	d1f2      	bne.n	8008dd6 <sbrk_aligned+0x22>
 8008df0:	e7ef      	b.n	8008dd2 <sbrk_aligned+0x1e>
 8008df2:	bf00      	nop
 8008df4:	200015f4 	.word	0x200015f4

08008df8 <_malloc_r>:
 8008df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dfc:	1ccd      	adds	r5, r1, #3
 8008dfe:	f025 0503 	bic.w	r5, r5, #3
 8008e02:	3508      	adds	r5, #8
 8008e04:	2d0c      	cmp	r5, #12
 8008e06:	bf38      	it	cc
 8008e08:	250c      	movcc	r5, #12
 8008e0a:	2d00      	cmp	r5, #0
 8008e0c:	4606      	mov	r6, r0
 8008e0e:	db01      	blt.n	8008e14 <_malloc_r+0x1c>
 8008e10:	42a9      	cmp	r1, r5
 8008e12:	d904      	bls.n	8008e1e <_malloc_r+0x26>
 8008e14:	230c      	movs	r3, #12
 8008e16:	6033      	str	r3, [r6, #0]
 8008e18:	2000      	movs	r0, #0
 8008e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ef4 <_malloc_r+0xfc>
 8008e22:	f000 f869 	bl	8008ef8 <__malloc_lock>
 8008e26:	f8d8 3000 	ldr.w	r3, [r8]
 8008e2a:	461c      	mov	r4, r3
 8008e2c:	bb44      	cbnz	r4, 8008e80 <_malloc_r+0x88>
 8008e2e:	4629      	mov	r1, r5
 8008e30:	4630      	mov	r0, r6
 8008e32:	f7ff ffbf 	bl	8008db4 <sbrk_aligned>
 8008e36:	1c43      	adds	r3, r0, #1
 8008e38:	4604      	mov	r4, r0
 8008e3a:	d158      	bne.n	8008eee <_malloc_r+0xf6>
 8008e3c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e40:	4627      	mov	r7, r4
 8008e42:	2f00      	cmp	r7, #0
 8008e44:	d143      	bne.n	8008ece <_malloc_r+0xd6>
 8008e46:	2c00      	cmp	r4, #0
 8008e48:	d04b      	beq.n	8008ee2 <_malloc_r+0xea>
 8008e4a:	6823      	ldr	r3, [r4, #0]
 8008e4c:	4639      	mov	r1, r7
 8008e4e:	4630      	mov	r0, r6
 8008e50:	eb04 0903 	add.w	r9, r4, r3
 8008e54:	f000 fdf4 	bl	8009a40 <_sbrk_r>
 8008e58:	4581      	cmp	r9, r0
 8008e5a:	d142      	bne.n	8008ee2 <_malloc_r+0xea>
 8008e5c:	6821      	ldr	r1, [r4, #0]
 8008e5e:	1a6d      	subs	r5, r5, r1
 8008e60:	4629      	mov	r1, r5
 8008e62:	4630      	mov	r0, r6
 8008e64:	f7ff ffa6 	bl	8008db4 <sbrk_aligned>
 8008e68:	3001      	adds	r0, #1
 8008e6a:	d03a      	beq.n	8008ee2 <_malloc_r+0xea>
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	442b      	add	r3, r5
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	f8d8 3000 	ldr.w	r3, [r8]
 8008e76:	685a      	ldr	r2, [r3, #4]
 8008e78:	bb62      	cbnz	r2, 8008ed4 <_malloc_r+0xdc>
 8008e7a:	f8c8 7000 	str.w	r7, [r8]
 8008e7e:	e00f      	b.n	8008ea0 <_malloc_r+0xa8>
 8008e80:	6822      	ldr	r2, [r4, #0]
 8008e82:	1b52      	subs	r2, r2, r5
 8008e84:	d420      	bmi.n	8008ec8 <_malloc_r+0xd0>
 8008e86:	2a0b      	cmp	r2, #11
 8008e88:	d917      	bls.n	8008eba <_malloc_r+0xc2>
 8008e8a:	1961      	adds	r1, r4, r5
 8008e8c:	42a3      	cmp	r3, r4
 8008e8e:	6025      	str	r5, [r4, #0]
 8008e90:	bf18      	it	ne
 8008e92:	6059      	strne	r1, [r3, #4]
 8008e94:	6863      	ldr	r3, [r4, #4]
 8008e96:	bf08      	it	eq
 8008e98:	f8c8 1000 	streq.w	r1, [r8]
 8008e9c:	5162      	str	r2, [r4, r5]
 8008e9e:	604b      	str	r3, [r1, #4]
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	f000 f82f 	bl	8008f04 <__malloc_unlock>
 8008ea6:	f104 000b 	add.w	r0, r4, #11
 8008eaa:	1d23      	adds	r3, r4, #4
 8008eac:	f020 0007 	bic.w	r0, r0, #7
 8008eb0:	1ac2      	subs	r2, r0, r3
 8008eb2:	bf1c      	itt	ne
 8008eb4:	1a1b      	subne	r3, r3, r0
 8008eb6:	50a3      	strne	r3, [r4, r2]
 8008eb8:	e7af      	b.n	8008e1a <_malloc_r+0x22>
 8008eba:	6862      	ldr	r2, [r4, #4]
 8008ebc:	42a3      	cmp	r3, r4
 8008ebe:	bf0c      	ite	eq
 8008ec0:	f8c8 2000 	streq.w	r2, [r8]
 8008ec4:	605a      	strne	r2, [r3, #4]
 8008ec6:	e7eb      	b.n	8008ea0 <_malloc_r+0xa8>
 8008ec8:	4623      	mov	r3, r4
 8008eca:	6864      	ldr	r4, [r4, #4]
 8008ecc:	e7ae      	b.n	8008e2c <_malloc_r+0x34>
 8008ece:	463c      	mov	r4, r7
 8008ed0:	687f      	ldr	r7, [r7, #4]
 8008ed2:	e7b6      	b.n	8008e42 <_malloc_r+0x4a>
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	42a3      	cmp	r3, r4
 8008eda:	d1fb      	bne.n	8008ed4 <_malloc_r+0xdc>
 8008edc:	2300      	movs	r3, #0
 8008ede:	6053      	str	r3, [r2, #4]
 8008ee0:	e7de      	b.n	8008ea0 <_malloc_r+0xa8>
 8008ee2:	230c      	movs	r3, #12
 8008ee4:	6033      	str	r3, [r6, #0]
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f000 f80c 	bl	8008f04 <__malloc_unlock>
 8008eec:	e794      	b.n	8008e18 <_malloc_r+0x20>
 8008eee:	6005      	str	r5, [r0, #0]
 8008ef0:	e7d6      	b.n	8008ea0 <_malloc_r+0xa8>
 8008ef2:	bf00      	nop
 8008ef4:	200015f8 	.word	0x200015f8

08008ef8 <__malloc_lock>:
 8008ef8:	4801      	ldr	r0, [pc, #4]	@ (8008f00 <__malloc_lock+0x8>)
 8008efa:	f7ff b8ac 	b.w	8008056 <__retarget_lock_acquire_recursive>
 8008efe:	bf00      	nop
 8008f00:	200015f0 	.word	0x200015f0

08008f04 <__malloc_unlock>:
 8008f04:	4801      	ldr	r0, [pc, #4]	@ (8008f0c <__malloc_unlock+0x8>)
 8008f06:	f7ff b8a7 	b.w	8008058 <__retarget_lock_release_recursive>
 8008f0a:	bf00      	nop
 8008f0c:	200015f0 	.word	0x200015f0

08008f10 <_Balloc>:
 8008f10:	b570      	push	{r4, r5, r6, lr}
 8008f12:	69c6      	ldr	r6, [r0, #28]
 8008f14:	4604      	mov	r4, r0
 8008f16:	460d      	mov	r5, r1
 8008f18:	b976      	cbnz	r6, 8008f38 <_Balloc+0x28>
 8008f1a:	2010      	movs	r0, #16
 8008f1c:	f7ff ff42 	bl	8008da4 <malloc>
 8008f20:	4602      	mov	r2, r0
 8008f22:	61e0      	str	r0, [r4, #28]
 8008f24:	b920      	cbnz	r0, 8008f30 <_Balloc+0x20>
 8008f26:	4b18      	ldr	r3, [pc, #96]	@ (8008f88 <_Balloc+0x78>)
 8008f28:	4818      	ldr	r0, [pc, #96]	@ (8008f8c <_Balloc+0x7c>)
 8008f2a:	216b      	movs	r1, #107	@ 0x6b
 8008f2c:	f000 fda6 	bl	8009a7c <__assert_func>
 8008f30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f34:	6006      	str	r6, [r0, #0]
 8008f36:	60c6      	str	r6, [r0, #12]
 8008f38:	69e6      	ldr	r6, [r4, #28]
 8008f3a:	68f3      	ldr	r3, [r6, #12]
 8008f3c:	b183      	cbz	r3, 8008f60 <_Balloc+0x50>
 8008f3e:	69e3      	ldr	r3, [r4, #28]
 8008f40:	68db      	ldr	r3, [r3, #12]
 8008f42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f46:	b9b8      	cbnz	r0, 8008f78 <_Balloc+0x68>
 8008f48:	2101      	movs	r1, #1
 8008f4a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f4e:	1d72      	adds	r2, r6, #5
 8008f50:	0092      	lsls	r2, r2, #2
 8008f52:	4620      	mov	r0, r4
 8008f54:	f000 fdb0 	bl	8009ab8 <_calloc_r>
 8008f58:	b160      	cbz	r0, 8008f74 <_Balloc+0x64>
 8008f5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f5e:	e00e      	b.n	8008f7e <_Balloc+0x6e>
 8008f60:	2221      	movs	r2, #33	@ 0x21
 8008f62:	2104      	movs	r1, #4
 8008f64:	4620      	mov	r0, r4
 8008f66:	f000 fda7 	bl	8009ab8 <_calloc_r>
 8008f6a:	69e3      	ldr	r3, [r4, #28]
 8008f6c:	60f0      	str	r0, [r6, #12]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1e4      	bne.n	8008f3e <_Balloc+0x2e>
 8008f74:	2000      	movs	r0, #0
 8008f76:	bd70      	pop	{r4, r5, r6, pc}
 8008f78:	6802      	ldr	r2, [r0, #0]
 8008f7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f7e:	2300      	movs	r3, #0
 8008f80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f84:	e7f7      	b.n	8008f76 <_Balloc+0x66>
 8008f86:	bf00      	nop
 8008f88:	0800b9a9 	.word	0x0800b9a9
 8008f8c:	0800ba29 	.word	0x0800ba29

08008f90 <_Bfree>:
 8008f90:	b570      	push	{r4, r5, r6, lr}
 8008f92:	69c6      	ldr	r6, [r0, #28]
 8008f94:	4605      	mov	r5, r0
 8008f96:	460c      	mov	r4, r1
 8008f98:	b976      	cbnz	r6, 8008fb8 <_Bfree+0x28>
 8008f9a:	2010      	movs	r0, #16
 8008f9c:	f7ff ff02 	bl	8008da4 <malloc>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	61e8      	str	r0, [r5, #28]
 8008fa4:	b920      	cbnz	r0, 8008fb0 <_Bfree+0x20>
 8008fa6:	4b09      	ldr	r3, [pc, #36]	@ (8008fcc <_Bfree+0x3c>)
 8008fa8:	4809      	ldr	r0, [pc, #36]	@ (8008fd0 <_Bfree+0x40>)
 8008faa:	218f      	movs	r1, #143	@ 0x8f
 8008fac:	f000 fd66 	bl	8009a7c <__assert_func>
 8008fb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fb4:	6006      	str	r6, [r0, #0]
 8008fb6:	60c6      	str	r6, [r0, #12]
 8008fb8:	b13c      	cbz	r4, 8008fca <_Bfree+0x3a>
 8008fba:	69eb      	ldr	r3, [r5, #28]
 8008fbc:	6862      	ldr	r2, [r4, #4]
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fc4:	6021      	str	r1, [r4, #0]
 8008fc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fca:	bd70      	pop	{r4, r5, r6, pc}
 8008fcc:	0800b9a9 	.word	0x0800b9a9
 8008fd0:	0800ba29 	.word	0x0800ba29

08008fd4 <__multadd>:
 8008fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd8:	690d      	ldr	r5, [r1, #16]
 8008fda:	4607      	mov	r7, r0
 8008fdc:	460c      	mov	r4, r1
 8008fde:	461e      	mov	r6, r3
 8008fe0:	f101 0c14 	add.w	ip, r1, #20
 8008fe4:	2000      	movs	r0, #0
 8008fe6:	f8dc 3000 	ldr.w	r3, [ip]
 8008fea:	b299      	uxth	r1, r3
 8008fec:	fb02 6101 	mla	r1, r2, r1, r6
 8008ff0:	0c1e      	lsrs	r6, r3, #16
 8008ff2:	0c0b      	lsrs	r3, r1, #16
 8008ff4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ff8:	b289      	uxth	r1, r1
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009000:	4285      	cmp	r5, r0
 8009002:	f84c 1b04 	str.w	r1, [ip], #4
 8009006:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800900a:	dcec      	bgt.n	8008fe6 <__multadd+0x12>
 800900c:	b30e      	cbz	r6, 8009052 <__multadd+0x7e>
 800900e:	68a3      	ldr	r3, [r4, #8]
 8009010:	42ab      	cmp	r3, r5
 8009012:	dc19      	bgt.n	8009048 <__multadd+0x74>
 8009014:	6861      	ldr	r1, [r4, #4]
 8009016:	4638      	mov	r0, r7
 8009018:	3101      	adds	r1, #1
 800901a:	f7ff ff79 	bl	8008f10 <_Balloc>
 800901e:	4680      	mov	r8, r0
 8009020:	b928      	cbnz	r0, 800902e <__multadd+0x5a>
 8009022:	4602      	mov	r2, r0
 8009024:	4b0c      	ldr	r3, [pc, #48]	@ (8009058 <__multadd+0x84>)
 8009026:	480d      	ldr	r0, [pc, #52]	@ (800905c <__multadd+0x88>)
 8009028:	21ba      	movs	r1, #186	@ 0xba
 800902a:	f000 fd27 	bl	8009a7c <__assert_func>
 800902e:	6922      	ldr	r2, [r4, #16]
 8009030:	3202      	adds	r2, #2
 8009032:	f104 010c 	add.w	r1, r4, #12
 8009036:	0092      	lsls	r2, r2, #2
 8009038:	300c      	adds	r0, #12
 800903a:	f000 fd11 	bl	8009a60 <memcpy>
 800903e:	4621      	mov	r1, r4
 8009040:	4638      	mov	r0, r7
 8009042:	f7ff ffa5 	bl	8008f90 <_Bfree>
 8009046:	4644      	mov	r4, r8
 8009048:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800904c:	3501      	adds	r5, #1
 800904e:	615e      	str	r6, [r3, #20]
 8009050:	6125      	str	r5, [r4, #16]
 8009052:	4620      	mov	r0, r4
 8009054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009058:	0800ba18 	.word	0x0800ba18
 800905c:	0800ba29 	.word	0x0800ba29

08009060 <__hi0bits>:
 8009060:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009064:	4603      	mov	r3, r0
 8009066:	bf36      	itet	cc
 8009068:	0403      	lslcc	r3, r0, #16
 800906a:	2000      	movcs	r0, #0
 800906c:	2010      	movcc	r0, #16
 800906e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009072:	bf3c      	itt	cc
 8009074:	021b      	lslcc	r3, r3, #8
 8009076:	3008      	addcc	r0, #8
 8009078:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800907c:	bf3c      	itt	cc
 800907e:	011b      	lslcc	r3, r3, #4
 8009080:	3004      	addcc	r0, #4
 8009082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009086:	bf3c      	itt	cc
 8009088:	009b      	lslcc	r3, r3, #2
 800908a:	3002      	addcc	r0, #2
 800908c:	2b00      	cmp	r3, #0
 800908e:	db05      	blt.n	800909c <__hi0bits+0x3c>
 8009090:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009094:	f100 0001 	add.w	r0, r0, #1
 8009098:	bf08      	it	eq
 800909a:	2020      	moveq	r0, #32
 800909c:	4770      	bx	lr

0800909e <__lo0bits>:
 800909e:	6803      	ldr	r3, [r0, #0]
 80090a0:	4602      	mov	r2, r0
 80090a2:	f013 0007 	ands.w	r0, r3, #7
 80090a6:	d00b      	beq.n	80090c0 <__lo0bits+0x22>
 80090a8:	07d9      	lsls	r1, r3, #31
 80090aa:	d421      	bmi.n	80090f0 <__lo0bits+0x52>
 80090ac:	0798      	lsls	r0, r3, #30
 80090ae:	bf49      	itett	mi
 80090b0:	085b      	lsrmi	r3, r3, #1
 80090b2:	089b      	lsrpl	r3, r3, #2
 80090b4:	2001      	movmi	r0, #1
 80090b6:	6013      	strmi	r3, [r2, #0]
 80090b8:	bf5c      	itt	pl
 80090ba:	6013      	strpl	r3, [r2, #0]
 80090bc:	2002      	movpl	r0, #2
 80090be:	4770      	bx	lr
 80090c0:	b299      	uxth	r1, r3
 80090c2:	b909      	cbnz	r1, 80090c8 <__lo0bits+0x2a>
 80090c4:	0c1b      	lsrs	r3, r3, #16
 80090c6:	2010      	movs	r0, #16
 80090c8:	b2d9      	uxtb	r1, r3
 80090ca:	b909      	cbnz	r1, 80090d0 <__lo0bits+0x32>
 80090cc:	3008      	adds	r0, #8
 80090ce:	0a1b      	lsrs	r3, r3, #8
 80090d0:	0719      	lsls	r1, r3, #28
 80090d2:	bf04      	itt	eq
 80090d4:	091b      	lsreq	r3, r3, #4
 80090d6:	3004      	addeq	r0, #4
 80090d8:	0799      	lsls	r1, r3, #30
 80090da:	bf04      	itt	eq
 80090dc:	089b      	lsreq	r3, r3, #2
 80090de:	3002      	addeq	r0, #2
 80090e0:	07d9      	lsls	r1, r3, #31
 80090e2:	d403      	bmi.n	80090ec <__lo0bits+0x4e>
 80090e4:	085b      	lsrs	r3, r3, #1
 80090e6:	f100 0001 	add.w	r0, r0, #1
 80090ea:	d003      	beq.n	80090f4 <__lo0bits+0x56>
 80090ec:	6013      	str	r3, [r2, #0]
 80090ee:	4770      	bx	lr
 80090f0:	2000      	movs	r0, #0
 80090f2:	4770      	bx	lr
 80090f4:	2020      	movs	r0, #32
 80090f6:	4770      	bx	lr

080090f8 <__i2b>:
 80090f8:	b510      	push	{r4, lr}
 80090fa:	460c      	mov	r4, r1
 80090fc:	2101      	movs	r1, #1
 80090fe:	f7ff ff07 	bl	8008f10 <_Balloc>
 8009102:	4602      	mov	r2, r0
 8009104:	b928      	cbnz	r0, 8009112 <__i2b+0x1a>
 8009106:	4b05      	ldr	r3, [pc, #20]	@ (800911c <__i2b+0x24>)
 8009108:	4805      	ldr	r0, [pc, #20]	@ (8009120 <__i2b+0x28>)
 800910a:	f240 1145 	movw	r1, #325	@ 0x145
 800910e:	f000 fcb5 	bl	8009a7c <__assert_func>
 8009112:	2301      	movs	r3, #1
 8009114:	6144      	str	r4, [r0, #20]
 8009116:	6103      	str	r3, [r0, #16]
 8009118:	bd10      	pop	{r4, pc}
 800911a:	bf00      	nop
 800911c:	0800ba18 	.word	0x0800ba18
 8009120:	0800ba29 	.word	0x0800ba29

08009124 <__multiply>:
 8009124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	4617      	mov	r7, r2
 800912a:	690a      	ldr	r2, [r1, #16]
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	429a      	cmp	r2, r3
 8009130:	bfa8      	it	ge
 8009132:	463b      	movge	r3, r7
 8009134:	4689      	mov	r9, r1
 8009136:	bfa4      	itt	ge
 8009138:	460f      	movge	r7, r1
 800913a:	4699      	movge	r9, r3
 800913c:	693d      	ldr	r5, [r7, #16]
 800913e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	6879      	ldr	r1, [r7, #4]
 8009146:	eb05 060a 	add.w	r6, r5, sl
 800914a:	42b3      	cmp	r3, r6
 800914c:	b085      	sub	sp, #20
 800914e:	bfb8      	it	lt
 8009150:	3101      	addlt	r1, #1
 8009152:	f7ff fedd 	bl	8008f10 <_Balloc>
 8009156:	b930      	cbnz	r0, 8009166 <__multiply+0x42>
 8009158:	4602      	mov	r2, r0
 800915a:	4b41      	ldr	r3, [pc, #260]	@ (8009260 <__multiply+0x13c>)
 800915c:	4841      	ldr	r0, [pc, #260]	@ (8009264 <__multiply+0x140>)
 800915e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009162:	f000 fc8b 	bl	8009a7c <__assert_func>
 8009166:	f100 0414 	add.w	r4, r0, #20
 800916a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800916e:	4623      	mov	r3, r4
 8009170:	2200      	movs	r2, #0
 8009172:	4573      	cmp	r3, lr
 8009174:	d320      	bcc.n	80091b8 <__multiply+0x94>
 8009176:	f107 0814 	add.w	r8, r7, #20
 800917a:	f109 0114 	add.w	r1, r9, #20
 800917e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009182:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009186:	9302      	str	r3, [sp, #8]
 8009188:	1beb      	subs	r3, r5, r7
 800918a:	3b15      	subs	r3, #21
 800918c:	f023 0303 	bic.w	r3, r3, #3
 8009190:	3304      	adds	r3, #4
 8009192:	3715      	adds	r7, #21
 8009194:	42bd      	cmp	r5, r7
 8009196:	bf38      	it	cc
 8009198:	2304      	movcc	r3, #4
 800919a:	9301      	str	r3, [sp, #4]
 800919c:	9b02      	ldr	r3, [sp, #8]
 800919e:	9103      	str	r1, [sp, #12]
 80091a0:	428b      	cmp	r3, r1
 80091a2:	d80c      	bhi.n	80091be <__multiply+0x9a>
 80091a4:	2e00      	cmp	r6, #0
 80091a6:	dd03      	ble.n	80091b0 <__multiply+0x8c>
 80091a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d055      	beq.n	800925c <__multiply+0x138>
 80091b0:	6106      	str	r6, [r0, #16]
 80091b2:	b005      	add	sp, #20
 80091b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b8:	f843 2b04 	str.w	r2, [r3], #4
 80091bc:	e7d9      	b.n	8009172 <__multiply+0x4e>
 80091be:	f8b1 a000 	ldrh.w	sl, [r1]
 80091c2:	f1ba 0f00 	cmp.w	sl, #0
 80091c6:	d01f      	beq.n	8009208 <__multiply+0xe4>
 80091c8:	46c4      	mov	ip, r8
 80091ca:	46a1      	mov	r9, r4
 80091cc:	2700      	movs	r7, #0
 80091ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80091d2:	f8d9 3000 	ldr.w	r3, [r9]
 80091d6:	fa1f fb82 	uxth.w	fp, r2
 80091da:	b29b      	uxth	r3, r3
 80091dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80091e0:	443b      	add	r3, r7
 80091e2:	f8d9 7000 	ldr.w	r7, [r9]
 80091e6:	0c12      	lsrs	r2, r2, #16
 80091e8:	0c3f      	lsrs	r7, r7, #16
 80091ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80091ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091f8:	4565      	cmp	r5, ip
 80091fa:	f849 3b04 	str.w	r3, [r9], #4
 80091fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009202:	d8e4      	bhi.n	80091ce <__multiply+0xaa>
 8009204:	9b01      	ldr	r3, [sp, #4]
 8009206:	50e7      	str	r7, [r4, r3]
 8009208:	9b03      	ldr	r3, [sp, #12]
 800920a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800920e:	3104      	adds	r1, #4
 8009210:	f1b9 0f00 	cmp.w	r9, #0
 8009214:	d020      	beq.n	8009258 <__multiply+0x134>
 8009216:	6823      	ldr	r3, [r4, #0]
 8009218:	4647      	mov	r7, r8
 800921a:	46a4      	mov	ip, r4
 800921c:	f04f 0a00 	mov.w	sl, #0
 8009220:	f8b7 b000 	ldrh.w	fp, [r7]
 8009224:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009228:	fb09 220b 	mla	r2, r9, fp, r2
 800922c:	4452      	add	r2, sl
 800922e:	b29b      	uxth	r3, r3
 8009230:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009234:	f84c 3b04 	str.w	r3, [ip], #4
 8009238:	f857 3b04 	ldr.w	r3, [r7], #4
 800923c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009240:	f8bc 3000 	ldrh.w	r3, [ip]
 8009244:	fb09 330a 	mla	r3, r9, sl, r3
 8009248:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800924c:	42bd      	cmp	r5, r7
 800924e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009252:	d8e5      	bhi.n	8009220 <__multiply+0xfc>
 8009254:	9a01      	ldr	r2, [sp, #4]
 8009256:	50a3      	str	r3, [r4, r2]
 8009258:	3404      	adds	r4, #4
 800925a:	e79f      	b.n	800919c <__multiply+0x78>
 800925c:	3e01      	subs	r6, #1
 800925e:	e7a1      	b.n	80091a4 <__multiply+0x80>
 8009260:	0800ba18 	.word	0x0800ba18
 8009264:	0800ba29 	.word	0x0800ba29

08009268 <__pow5mult>:
 8009268:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800926c:	4615      	mov	r5, r2
 800926e:	f012 0203 	ands.w	r2, r2, #3
 8009272:	4607      	mov	r7, r0
 8009274:	460e      	mov	r6, r1
 8009276:	d007      	beq.n	8009288 <__pow5mult+0x20>
 8009278:	4c25      	ldr	r4, [pc, #148]	@ (8009310 <__pow5mult+0xa8>)
 800927a:	3a01      	subs	r2, #1
 800927c:	2300      	movs	r3, #0
 800927e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009282:	f7ff fea7 	bl	8008fd4 <__multadd>
 8009286:	4606      	mov	r6, r0
 8009288:	10ad      	asrs	r5, r5, #2
 800928a:	d03d      	beq.n	8009308 <__pow5mult+0xa0>
 800928c:	69fc      	ldr	r4, [r7, #28]
 800928e:	b97c      	cbnz	r4, 80092b0 <__pow5mult+0x48>
 8009290:	2010      	movs	r0, #16
 8009292:	f7ff fd87 	bl	8008da4 <malloc>
 8009296:	4602      	mov	r2, r0
 8009298:	61f8      	str	r0, [r7, #28]
 800929a:	b928      	cbnz	r0, 80092a8 <__pow5mult+0x40>
 800929c:	4b1d      	ldr	r3, [pc, #116]	@ (8009314 <__pow5mult+0xac>)
 800929e:	481e      	ldr	r0, [pc, #120]	@ (8009318 <__pow5mult+0xb0>)
 80092a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80092a4:	f000 fbea 	bl	8009a7c <__assert_func>
 80092a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092ac:	6004      	str	r4, [r0, #0]
 80092ae:	60c4      	str	r4, [r0, #12]
 80092b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092b8:	b94c      	cbnz	r4, 80092ce <__pow5mult+0x66>
 80092ba:	f240 2171 	movw	r1, #625	@ 0x271
 80092be:	4638      	mov	r0, r7
 80092c0:	f7ff ff1a 	bl	80090f8 <__i2b>
 80092c4:	2300      	movs	r3, #0
 80092c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80092ca:	4604      	mov	r4, r0
 80092cc:	6003      	str	r3, [r0, #0]
 80092ce:	f04f 0900 	mov.w	r9, #0
 80092d2:	07eb      	lsls	r3, r5, #31
 80092d4:	d50a      	bpl.n	80092ec <__pow5mult+0x84>
 80092d6:	4631      	mov	r1, r6
 80092d8:	4622      	mov	r2, r4
 80092da:	4638      	mov	r0, r7
 80092dc:	f7ff ff22 	bl	8009124 <__multiply>
 80092e0:	4631      	mov	r1, r6
 80092e2:	4680      	mov	r8, r0
 80092e4:	4638      	mov	r0, r7
 80092e6:	f7ff fe53 	bl	8008f90 <_Bfree>
 80092ea:	4646      	mov	r6, r8
 80092ec:	106d      	asrs	r5, r5, #1
 80092ee:	d00b      	beq.n	8009308 <__pow5mult+0xa0>
 80092f0:	6820      	ldr	r0, [r4, #0]
 80092f2:	b938      	cbnz	r0, 8009304 <__pow5mult+0x9c>
 80092f4:	4622      	mov	r2, r4
 80092f6:	4621      	mov	r1, r4
 80092f8:	4638      	mov	r0, r7
 80092fa:	f7ff ff13 	bl	8009124 <__multiply>
 80092fe:	6020      	str	r0, [r4, #0]
 8009300:	f8c0 9000 	str.w	r9, [r0]
 8009304:	4604      	mov	r4, r0
 8009306:	e7e4      	b.n	80092d2 <__pow5mult+0x6a>
 8009308:	4630      	mov	r0, r6
 800930a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800930e:	bf00      	nop
 8009310:	0800badc 	.word	0x0800badc
 8009314:	0800b9a9 	.word	0x0800b9a9
 8009318:	0800ba29 	.word	0x0800ba29

0800931c <__lshift>:
 800931c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009320:	460c      	mov	r4, r1
 8009322:	6849      	ldr	r1, [r1, #4]
 8009324:	6923      	ldr	r3, [r4, #16]
 8009326:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800932a:	68a3      	ldr	r3, [r4, #8]
 800932c:	4607      	mov	r7, r0
 800932e:	4691      	mov	r9, r2
 8009330:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009334:	f108 0601 	add.w	r6, r8, #1
 8009338:	42b3      	cmp	r3, r6
 800933a:	db0b      	blt.n	8009354 <__lshift+0x38>
 800933c:	4638      	mov	r0, r7
 800933e:	f7ff fde7 	bl	8008f10 <_Balloc>
 8009342:	4605      	mov	r5, r0
 8009344:	b948      	cbnz	r0, 800935a <__lshift+0x3e>
 8009346:	4602      	mov	r2, r0
 8009348:	4b28      	ldr	r3, [pc, #160]	@ (80093ec <__lshift+0xd0>)
 800934a:	4829      	ldr	r0, [pc, #164]	@ (80093f0 <__lshift+0xd4>)
 800934c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009350:	f000 fb94 	bl	8009a7c <__assert_func>
 8009354:	3101      	adds	r1, #1
 8009356:	005b      	lsls	r3, r3, #1
 8009358:	e7ee      	b.n	8009338 <__lshift+0x1c>
 800935a:	2300      	movs	r3, #0
 800935c:	f100 0114 	add.w	r1, r0, #20
 8009360:	f100 0210 	add.w	r2, r0, #16
 8009364:	4618      	mov	r0, r3
 8009366:	4553      	cmp	r3, sl
 8009368:	db33      	blt.n	80093d2 <__lshift+0xb6>
 800936a:	6920      	ldr	r0, [r4, #16]
 800936c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009370:	f104 0314 	add.w	r3, r4, #20
 8009374:	f019 091f 	ands.w	r9, r9, #31
 8009378:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800937c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009380:	d02b      	beq.n	80093da <__lshift+0xbe>
 8009382:	f1c9 0e20 	rsb	lr, r9, #32
 8009386:	468a      	mov	sl, r1
 8009388:	2200      	movs	r2, #0
 800938a:	6818      	ldr	r0, [r3, #0]
 800938c:	fa00 f009 	lsl.w	r0, r0, r9
 8009390:	4310      	orrs	r0, r2
 8009392:	f84a 0b04 	str.w	r0, [sl], #4
 8009396:	f853 2b04 	ldr.w	r2, [r3], #4
 800939a:	459c      	cmp	ip, r3
 800939c:	fa22 f20e 	lsr.w	r2, r2, lr
 80093a0:	d8f3      	bhi.n	800938a <__lshift+0x6e>
 80093a2:	ebac 0304 	sub.w	r3, ip, r4
 80093a6:	3b15      	subs	r3, #21
 80093a8:	f023 0303 	bic.w	r3, r3, #3
 80093ac:	3304      	adds	r3, #4
 80093ae:	f104 0015 	add.w	r0, r4, #21
 80093b2:	4560      	cmp	r0, ip
 80093b4:	bf88      	it	hi
 80093b6:	2304      	movhi	r3, #4
 80093b8:	50ca      	str	r2, [r1, r3]
 80093ba:	b10a      	cbz	r2, 80093c0 <__lshift+0xa4>
 80093bc:	f108 0602 	add.w	r6, r8, #2
 80093c0:	3e01      	subs	r6, #1
 80093c2:	4638      	mov	r0, r7
 80093c4:	612e      	str	r6, [r5, #16]
 80093c6:	4621      	mov	r1, r4
 80093c8:	f7ff fde2 	bl	8008f90 <_Bfree>
 80093cc:	4628      	mov	r0, r5
 80093ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80093d6:	3301      	adds	r3, #1
 80093d8:	e7c5      	b.n	8009366 <__lshift+0x4a>
 80093da:	3904      	subs	r1, #4
 80093dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80093e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80093e4:	459c      	cmp	ip, r3
 80093e6:	d8f9      	bhi.n	80093dc <__lshift+0xc0>
 80093e8:	e7ea      	b.n	80093c0 <__lshift+0xa4>
 80093ea:	bf00      	nop
 80093ec:	0800ba18 	.word	0x0800ba18
 80093f0:	0800ba29 	.word	0x0800ba29

080093f4 <__mcmp>:
 80093f4:	690a      	ldr	r2, [r1, #16]
 80093f6:	4603      	mov	r3, r0
 80093f8:	6900      	ldr	r0, [r0, #16]
 80093fa:	1a80      	subs	r0, r0, r2
 80093fc:	b530      	push	{r4, r5, lr}
 80093fe:	d10e      	bne.n	800941e <__mcmp+0x2a>
 8009400:	3314      	adds	r3, #20
 8009402:	3114      	adds	r1, #20
 8009404:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009408:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800940c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009410:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009414:	4295      	cmp	r5, r2
 8009416:	d003      	beq.n	8009420 <__mcmp+0x2c>
 8009418:	d205      	bcs.n	8009426 <__mcmp+0x32>
 800941a:	f04f 30ff 	mov.w	r0, #4294967295
 800941e:	bd30      	pop	{r4, r5, pc}
 8009420:	42a3      	cmp	r3, r4
 8009422:	d3f3      	bcc.n	800940c <__mcmp+0x18>
 8009424:	e7fb      	b.n	800941e <__mcmp+0x2a>
 8009426:	2001      	movs	r0, #1
 8009428:	e7f9      	b.n	800941e <__mcmp+0x2a>
	...

0800942c <__mdiff>:
 800942c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009430:	4689      	mov	r9, r1
 8009432:	4606      	mov	r6, r0
 8009434:	4611      	mov	r1, r2
 8009436:	4648      	mov	r0, r9
 8009438:	4614      	mov	r4, r2
 800943a:	f7ff ffdb 	bl	80093f4 <__mcmp>
 800943e:	1e05      	subs	r5, r0, #0
 8009440:	d112      	bne.n	8009468 <__mdiff+0x3c>
 8009442:	4629      	mov	r1, r5
 8009444:	4630      	mov	r0, r6
 8009446:	f7ff fd63 	bl	8008f10 <_Balloc>
 800944a:	4602      	mov	r2, r0
 800944c:	b928      	cbnz	r0, 800945a <__mdiff+0x2e>
 800944e:	4b3f      	ldr	r3, [pc, #252]	@ (800954c <__mdiff+0x120>)
 8009450:	f240 2137 	movw	r1, #567	@ 0x237
 8009454:	483e      	ldr	r0, [pc, #248]	@ (8009550 <__mdiff+0x124>)
 8009456:	f000 fb11 	bl	8009a7c <__assert_func>
 800945a:	2301      	movs	r3, #1
 800945c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009460:	4610      	mov	r0, r2
 8009462:	b003      	add	sp, #12
 8009464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009468:	bfbc      	itt	lt
 800946a:	464b      	movlt	r3, r9
 800946c:	46a1      	movlt	r9, r4
 800946e:	4630      	mov	r0, r6
 8009470:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009474:	bfba      	itte	lt
 8009476:	461c      	movlt	r4, r3
 8009478:	2501      	movlt	r5, #1
 800947a:	2500      	movge	r5, #0
 800947c:	f7ff fd48 	bl	8008f10 <_Balloc>
 8009480:	4602      	mov	r2, r0
 8009482:	b918      	cbnz	r0, 800948c <__mdiff+0x60>
 8009484:	4b31      	ldr	r3, [pc, #196]	@ (800954c <__mdiff+0x120>)
 8009486:	f240 2145 	movw	r1, #581	@ 0x245
 800948a:	e7e3      	b.n	8009454 <__mdiff+0x28>
 800948c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009490:	6926      	ldr	r6, [r4, #16]
 8009492:	60c5      	str	r5, [r0, #12]
 8009494:	f109 0310 	add.w	r3, r9, #16
 8009498:	f109 0514 	add.w	r5, r9, #20
 800949c:	f104 0e14 	add.w	lr, r4, #20
 80094a0:	f100 0b14 	add.w	fp, r0, #20
 80094a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80094a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80094ac:	9301      	str	r3, [sp, #4]
 80094ae:	46d9      	mov	r9, fp
 80094b0:	f04f 0c00 	mov.w	ip, #0
 80094b4:	9b01      	ldr	r3, [sp, #4]
 80094b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094be:	9301      	str	r3, [sp, #4]
 80094c0:	fa1f f38a 	uxth.w	r3, sl
 80094c4:	4619      	mov	r1, r3
 80094c6:	b283      	uxth	r3, r0
 80094c8:	1acb      	subs	r3, r1, r3
 80094ca:	0c00      	lsrs	r0, r0, #16
 80094cc:	4463      	add	r3, ip
 80094ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80094d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80094dc:	4576      	cmp	r6, lr
 80094de:	f849 3b04 	str.w	r3, [r9], #4
 80094e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094e6:	d8e5      	bhi.n	80094b4 <__mdiff+0x88>
 80094e8:	1b33      	subs	r3, r6, r4
 80094ea:	3b15      	subs	r3, #21
 80094ec:	f023 0303 	bic.w	r3, r3, #3
 80094f0:	3415      	adds	r4, #21
 80094f2:	3304      	adds	r3, #4
 80094f4:	42a6      	cmp	r6, r4
 80094f6:	bf38      	it	cc
 80094f8:	2304      	movcc	r3, #4
 80094fa:	441d      	add	r5, r3
 80094fc:	445b      	add	r3, fp
 80094fe:	461e      	mov	r6, r3
 8009500:	462c      	mov	r4, r5
 8009502:	4544      	cmp	r4, r8
 8009504:	d30e      	bcc.n	8009524 <__mdiff+0xf8>
 8009506:	f108 0103 	add.w	r1, r8, #3
 800950a:	1b49      	subs	r1, r1, r5
 800950c:	f021 0103 	bic.w	r1, r1, #3
 8009510:	3d03      	subs	r5, #3
 8009512:	45a8      	cmp	r8, r5
 8009514:	bf38      	it	cc
 8009516:	2100      	movcc	r1, #0
 8009518:	440b      	add	r3, r1
 800951a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800951e:	b191      	cbz	r1, 8009546 <__mdiff+0x11a>
 8009520:	6117      	str	r7, [r2, #16]
 8009522:	e79d      	b.n	8009460 <__mdiff+0x34>
 8009524:	f854 1b04 	ldr.w	r1, [r4], #4
 8009528:	46e6      	mov	lr, ip
 800952a:	0c08      	lsrs	r0, r1, #16
 800952c:	fa1c fc81 	uxtah	ip, ip, r1
 8009530:	4471      	add	r1, lr
 8009532:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009536:	b289      	uxth	r1, r1
 8009538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800953c:	f846 1b04 	str.w	r1, [r6], #4
 8009540:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009544:	e7dd      	b.n	8009502 <__mdiff+0xd6>
 8009546:	3f01      	subs	r7, #1
 8009548:	e7e7      	b.n	800951a <__mdiff+0xee>
 800954a:	bf00      	nop
 800954c:	0800ba18 	.word	0x0800ba18
 8009550:	0800ba29 	.word	0x0800ba29

08009554 <__d2b>:
 8009554:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009558:	460f      	mov	r7, r1
 800955a:	2101      	movs	r1, #1
 800955c:	ec59 8b10 	vmov	r8, r9, d0
 8009560:	4616      	mov	r6, r2
 8009562:	f7ff fcd5 	bl	8008f10 <_Balloc>
 8009566:	4604      	mov	r4, r0
 8009568:	b930      	cbnz	r0, 8009578 <__d2b+0x24>
 800956a:	4602      	mov	r2, r0
 800956c:	4b23      	ldr	r3, [pc, #140]	@ (80095fc <__d2b+0xa8>)
 800956e:	4824      	ldr	r0, [pc, #144]	@ (8009600 <__d2b+0xac>)
 8009570:	f240 310f 	movw	r1, #783	@ 0x30f
 8009574:	f000 fa82 	bl	8009a7c <__assert_func>
 8009578:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800957c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009580:	b10d      	cbz	r5, 8009586 <__d2b+0x32>
 8009582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009586:	9301      	str	r3, [sp, #4]
 8009588:	f1b8 0300 	subs.w	r3, r8, #0
 800958c:	d023      	beq.n	80095d6 <__d2b+0x82>
 800958e:	4668      	mov	r0, sp
 8009590:	9300      	str	r3, [sp, #0]
 8009592:	f7ff fd84 	bl	800909e <__lo0bits>
 8009596:	e9dd 1200 	ldrd	r1, r2, [sp]
 800959a:	b1d0      	cbz	r0, 80095d2 <__d2b+0x7e>
 800959c:	f1c0 0320 	rsb	r3, r0, #32
 80095a0:	fa02 f303 	lsl.w	r3, r2, r3
 80095a4:	430b      	orrs	r3, r1
 80095a6:	40c2      	lsrs	r2, r0
 80095a8:	6163      	str	r3, [r4, #20]
 80095aa:	9201      	str	r2, [sp, #4]
 80095ac:	9b01      	ldr	r3, [sp, #4]
 80095ae:	61a3      	str	r3, [r4, #24]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	bf0c      	ite	eq
 80095b4:	2201      	moveq	r2, #1
 80095b6:	2202      	movne	r2, #2
 80095b8:	6122      	str	r2, [r4, #16]
 80095ba:	b1a5      	cbz	r5, 80095e6 <__d2b+0x92>
 80095bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80095c0:	4405      	add	r5, r0
 80095c2:	603d      	str	r5, [r7, #0]
 80095c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80095c8:	6030      	str	r0, [r6, #0]
 80095ca:	4620      	mov	r0, r4
 80095cc:	b003      	add	sp, #12
 80095ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095d2:	6161      	str	r1, [r4, #20]
 80095d4:	e7ea      	b.n	80095ac <__d2b+0x58>
 80095d6:	a801      	add	r0, sp, #4
 80095d8:	f7ff fd61 	bl	800909e <__lo0bits>
 80095dc:	9b01      	ldr	r3, [sp, #4]
 80095de:	6163      	str	r3, [r4, #20]
 80095e0:	3020      	adds	r0, #32
 80095e2:	2201      	movs	r2, #1
 80095e4:	e7e8      	b.n	80095b8 <__d2b+0x64>
 80095e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80095ee:	6038      	str	r0, [r7, #0]
 80095f0:	6918      	ldr	r0, [r3, #16]
 80095f2:	f7ff fd35 	bl	8009060 <__hi0bits>
 80095f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095fa:	e7e5      	b.n	80095c8 <__d2b+0x74>
 80095fc:	0800ba18 	.word	0x0800ba18
 8009600:	0800ba29 	.word	0x0800ba29

08009604 <__ssputs_r>:
 8009604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009608:	688e      	ldr	r6, [r1, #8]
 800960a:	461f      	mov	r7, r3
 800960c:	42be      	cmp	r6, r7
 800960e:	680b      	ldr	r3, [r1, #0]
 8009610:	4682      	mov	sl, r0
 8009612:	460c      	mov	r4, r1
 8009614:	4690      	mov	r8, r2
 8009616:	d82d      	bhi.n	8009674 <__ssputs_r+0x70>
 8009618:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800961c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009620:	d026      	beq.n	8009670 <__ssputs_r+0x6c>
 8009622:	6965      	ldr	r5, [r4, #20]
 8009624:	6909      	ldr	r1, [r1, #16]
 8009626:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800962a:	eba3 0901 	sub.w	r9, r3, r1
 800962e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009632:	1c7b      	adds	r3, r7, #1
 8009634:	444b      	add	r3, r9
 8009636:	106d      	asrs	r5, r5, #1
 8009638:	429d      	cmp	r5, r3
 800963a:	bf38      	it	cc
 800963c:	461d      	movcc	r5, r3
 800963e:	0553      	lsls	r3, r2, #21
 8009640:	d527      	bpl.n	8009692 <__ssputs_r+0x8e>
 8009642:	4629      	mov	r1, r5
 8009644:	f7ff fbd8 	bl	8008df8 <_malloc_r>
 8009648:	4606      	mov	r6, r0
 800964a:	b360      	cbz	r0, 80096a6 <__ssputs_r+0xa2>
 800964c:	6921      	ldr	r1, [r4, #16]
 800964e:	464a      	mov	r2, r9
 8009650:	f000 fa06 	bl	8009a60 <memcpy>
 8009654:	89a3      	ldrh	r3, [r4, #12]
 8009656:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800965a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800965e:	81a3      	strh	r3, [r4, #12]
 8009660:	6126      	str	r6, [r4, #16]
 8009662:	6165      	str	r5, [r4, #20]
 8009664:	444e      	add	r6, r9
 8009666:	eba5 0509 	sub.w	r5, r5, r9
 800966a:	6026      	str	r6, [r4, #0]
 800966c:	60a5      	str	r5, [r4, #8]
 800966e:	463e      	mov	r6, r7
 8009670:	42be      	cmp	r6, r7
 8009672:	d900      	bls.n	8009676 <__ssputs_r+0x72>
 8009674:	463e      	mov	r6, r7
 8009676:	6820      	ldr	r0, [r4, #0]
 8009678:	4632      	mov	r2, r6
 800967a:	4641      	mov	r1, r8
 800967c:	f000 f9c6 	bl	8009a0c <memmove>
 8009680:	68a3      	ldr	r3, [r4, #8]
 8009682:	1b9b      	subs	r3, r3, r6
 8009684:	60a3      	str	r3, [r4, #8]
 8009686:	6823      	ldr	r3, [r4, #0]
 8009688:	4433      	add	r3, r6
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	2000      	movs	r0, #0
 800968e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009692:	462a      	mov	r2, r5
 8009694:	f000 fa36 	bl	8009b04 <_realloc_r>
 8009698:	4606      	mov	r6, r0
 800969a:	2800      	cmp	r0, #0
 800969c:	d1e0      	bne.n	8009660 <__ssputs_r+0x5c>
 800969e:	6921      	ldr	r1, [r4, #16]
 80096a0:	4650      	mov	r0, sl
 80096a2:	f7ff fb35 	bl	8008d10 <_free_r>
 80096a6:	230c      	movs	r3, #12
 80096a8:	f8ca 3000 	str.w	r3, [sl]
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096b2:	81a3      	strh	r3, [r4, #12]
 80096b4:	f04f 30ff 	mov.w	r0, #4294967295
 80096b8:	e7e9      	b.n	800968e <__ssputs_r+0x8a>
	...

080096bc <_svfiprintf_r>:
 80096bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c0:	4698      	mov	r8, r3
 80096c2:	898b      	ldrh	r3, [r1, #12]
 80096c4:	061b      	lsls	r3, r3, #24
 80096c6:	b09d      	sub	sp, #116	@ 0x74
 80096c8:	4607      	mov	r7, r0
 80096ca:	460d      	mov	r5, r1
 80096cc:	4614      	mov	r4, r2
 80096ce:	d510      	bpl.n	80096f2 <_svfiprintf_r+0x36>
 80096d0:	690b      	ldr	r3, [r1, #16]
 80096d2:	b973      	cbnz	r3, 80096f2 <_svfiprintf_r+0x36>
 80096d4:	2140      	movs	r1, #64	@ 0x40
 80096d6:	f7ff fb8f 	bl	8008df8 <_malloc_r>
 80096da:	6028      	str	r0, [r5, #0]
 80096dc:	6128      	str	r0, [r5, #16]
 80096de:	b930      	cbnz	r0, 80096ee <_svfiprintf_r+0x32>
 80096e0:	230c      	movs	r3, #12
 80096e2:	603b      	str	r3, [r7, #0]
 80096e4:	f04f 30ff 	mov.w	r0, #4294967295
 80096e8:	b01d      	add	sp, #116	@ 0x74
 80096ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ee:	2340      	movs	r3, #64	@ 0x40
 80096f0:	616b      	str	r3, [r5, #20]
 80096f2:	2300      	movs	r3, #0
 80096f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096f6:	2320      	movs	r3, #32
 80096f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80096fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8009700:	2330      	movs	r3, #48	@ 0x30
 8009702:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80098a0 <_svfiprintf_r+0x1e4>
 8009706:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800970a:	f04f 0901 	mov.w	r9, #1
 800970e:	4623      	mov	r3, r4
 8009710:	469a      	mov	sl, r3
 8009712:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009716:	b10a      	cbz	r2, 800971c <_svfiprintf_r+0x60>
 8009718:	2a25      	cmp	r2, #37	@ 0x25
 800971a:	d1f9      	bne.n	8009710 <_svfiprintf_r+0x54>
 800971c:	ebba 0b04 	subs.w	fp, sl, r4
 8009720:	d00b      	beq.n	800973a <_svfiprintf_r+0x7e>
 8009722:	465b      	mov	r3, fp
 8009724:	4622      	mov	r2, r4
 8009726:	4629      	mov	r1, r5
 8009728:	4638      	mov	r0, r7
 800972a:	f7ff ff6b 	bl	8009604 <__ssputs_r>
 800972e:	3001      	adds	r0, #1
 8009730:	f000 80a7 	beq.w	8009882 <_svfiprintf_r+0x1c6>
 8009734:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009736:	445a      	add	r2, fp
 8009738:	9209      	str	r2, [sp, #36]	@ 0x24
 800973a:	f89a 3000 	ldrb.w	r3, [sl]
 800973e:	2b00      	cmp	r3, #0
 8009740:	f000 809f 	beq.w	8009882 <_svfiprintf_r+0x1c6>
 8009744:	2300      	movs	r3, #0
 8009746:	f04f 32ff 	mov.w	r2, #4294967295
 800974a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800974e:	f10a 0a01 	add.w	sl, sl, #1
 8009752:	9304      	str	r3, [sp, #16]
 8009754:	9307      	str	r3, [sp, #28]
 8009756:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800975a:	931a      	str	r3, [sp, #104]	@ 0x68
 800975c:	4654      	mov	r4, sl
 800975e:	2205      	movs	r2, #5
 8009760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009764:	484e      	ldr	r0, [pc, #312]	@ (80098a0 <_svfiprintf_r+0x1e4>)
 8009766:	f7f6 fd3b 	bl	80001e0 <memchr>
 800976a:	9a04      	ldr	r2, [sp, #16]
 800976c:	b9d8      	cbnz	r0, 80097a6 <_svfiprintf_r+0xea>
 800976e:	06d0      	lsls	r0, r2, #27
 8009770:	bf44      	itt	mi
 8009772:	2320      	movmi	r3, #32
 8009774:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009778:	0711      	lsls	r1, r2, #28
 800977a:	bf44      	itt	mi
 800977c:	232b      	movmi	r3, #43	@ 0x2b
 800977e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009782:	f89a 3000 	ldrb.w	r3, [sl]
 8009786:	2b2a      	cmp	r3, #42	@ 0x2a
 8009788:	d015      	beq.n	80097b6 <_svfiprintf_r+0xfa>
 800978a:	9a07      	ldr	r2, [sp, #28]
 800978c:	4654      	mov	r4, sl
 800978e:	2000      	movs	r0, #0
 8009790:	f04f 0c0a 	mov.w	ip, #10
 8009794:	4621      	mov	r1, r4
 8009796:	f811 3b01 	ldrb.w	r3, [r1], #1
 800979a:	3b30      	subs	r3, #48	@ 0x30
 800979c:	2b09      	cmp	r3, #9
 800979e:	d94b      	bls.n	8009838 <_svfiprintf_r+0x17c>
 80097a0:	b1b0      	cbz	r0, 80097d0 <_svfiprintf_r+0x114>
 80097a2:	9207      	str	r2, [sp, #28]
 80097a4:	e014      	b.n	80097d0 <_svfiprintf_r+0x114>
 80097a6:	eba0 0308 	sub.w	r3, r0, r8
 80097aa:	fa09 f303 	lsl.w	r3, r9, r3
 80097ae:	4313      	orrs	r3, r2
 80097b0:	9304      	str	r3, [sp, #16]
 80097b2:	46a2      	mov	sl, r4
 80097b4:	e7d2      	b.n	800975c <_svfiprintf_r+0xa0>
 80097b6:	9b03      	ldr	r3, [sp, #12]
 80097b8:	1d19      	adds	r1, r3, #4
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	9103      	str	r1, [sp, #12]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	bfbb      	ittet	lt
 80097c2:	425b      	neglt	r3, r3
 80097c4:	f042 0202 	orrlt.w	r2, r2, #2
 80097c8:	9307      	strge	r3, [sp, #28]
 80097ca:	9307      	strlt	r3, [sp, #28]
 80097cc:	bfb8      	it	lt
 80097ce:	9204      	strlt	r2, [sp, #16]
 80097d0:	7823      	ldrb	r3, [r4, #0]
 80097d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80097d4:	d10a      	bne.n	80097ec <_svfiprintf_r+0x130>
 80097d6:	7863      	ldrb	r3, [r4, #1]
 80097d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80097da:	d132      	bne.n	8009842 <_svfiprintf_r+0x186>
 80097dc:	9b03      	ldr	r3, [sp, #12]
 80097de:	1d1a      	adds	r2, r3, #4
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	9203      	str	r2, [sp, #12]
 80097e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80097e8:	3402      	adds	r4, #2
 80097ea:	9305      	str	r3, [sp, #20]
 80097ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80098b0 <_svfiprintf_r+0x1f4>
 80097f0:	7821      	ldrb	r1, [r4, #0]
 80097f2:	2203      	movs	r2, #3
 80097f4:	4650      	mov	r0, sl
 80097f6:	f7f6 fcf3 	bl	80001e0 <memchr>
 80097fa:	b138      	cbz	r0, 800980c <_svfiprintf_r+0x150>
 80097fc:	9b04      	ldr	r3, [sp, #16]
 80097fe:	eba0 000a 	sub.w	r0, r0, sl
 8009802:	2240      	movs	r2, #64	@ 0x40
 8009804:	4082      	lsls	r2, r0
 8009806:	4313      	orrs	r3, r2
 8009808:	3401      	adds	r4, #1
 800980a:	9304      	str	r3, [sp, #16]
 800980c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009810:	4824      	ldr	r0, [pc, #144]	@ (80098a4 <_svfiprintf_r+0x1e8>)
 8009812:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009816:	2206      	movs	r2, #6
 8009818:	f7f6 fce2 	bl	80001e0 <memchr>
 800981c:	2800      	cmp	r0, #0
 800981e:	d036      	beq.n	800988e <_svfiprintf_r+0x1d2>
 8009820:	4b21      	ldr	r3, [pc, #132]	@ (80098a8 <_svfiprintf_r+0x1ec>)
 8009822:	bb1b      	cbnz	r3, 800986c <_svfiprintf_r+0x1b0>
 8009824:	9b03      	ldr	r3, [sp, #12]
 8009826:	3307      	adds	r3, #7
 8009828:	f023 0307 	bic.w	r3, r3, #7
 800982c:	3308      	adds	r3, #8
 800982e:	9303      	str	r3, [sp, #12]
 8009830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009832:	4433      	add	r3, r6
 8009834:	9309      	str	r3, [sp, #36]	@ 0x24
 8009836:	e76a      	b.n	800970e <_svfiprintf_r+0x52>
 8009838:	fb0c 3202 	mla	r2, ip, r2, r3
 800983c:	460c      	mov	r4, r1
 800983e:	2001      	movs	r0, #1
 8009840:	e7a8      	b.n	8009794 <_svfiprintf_r+0xd8>
 8009842:	2300      	movs	r3, #0
 8009844:	3401      	adds	r4, #1
 8009846:	9305      	str	r3, [sp, #20]
 8009848:	4619      	mov	r1, r3
 800984a:	f04f 0c0a 	mov.w	ip, #10
 800984e:	4620      	mov	r0, r4
 8009850:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009854:	3a30      	subs	r2, #48	@ 0x30
 8009856:	2a09      	cmp	r2, #9
 8009858:	d903      	bls.n	8009862 <_svfiprintf_r+0x1a6>
 800985a:	2b00      	cmp	r3, #0
 800985c:	d0c6      	beq.n	80097ec <_svfiprintf_r+0x130>
 800985e:	9105      	str	r1, [sp, #20]
 8009860:	e7c4      	b.n	80097ec <_svfiprintf_r+0x130>
 8009862:	fb0c 2101 	mla	r1, ip, r1, r2
 8009866:	4604      	mov	r4, r0
 8009868:	2301      	movs	r3, #1
 800986a:	e7f0      	b.n	800984e <_svfiprintf_r+0x192>
 800986c:	ab03      	add	r3, sp, #12
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	462a      	mov	r2, r5
 8009872:	4b0e      	ldr	r3, [pc, #56]	@ (80098ac <_svfiprintf_r+0x1f0>)
 8009874:	a904      	add	r1, sp, #16
 8009876:	4638      	mov	r0, r7
 8009878:	f7fd fe78 	bl	800756c <_printf_float>
 800987c:	1c42      	adds	r2, r0, #1
 800987e:	4606      	mov	r6, r0
 8009880:	d1d6      	bne.n	8009830 <_svfiprintf_r+0x174>
 8009882:	89ab      	ldrh	r3, [r5, #12]
 8009884:	065b      	lsls	r3, r3, #25
 8009886:	f53f af2d 	bmi.w	80096e4 <_svfiprintf_r+0x28>
 800988a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800988c:	e72c      	b.n	80096e8 <_svfiprintf_r+0x2c>
 800988e:	ab03      	add	r3, sp, #12
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	462a      	mov	r2, r5
 8009894:	4b05      	ldr	r3, [pc, #20]	@ (80098ac <_svfiprintf_r+0x1f0>)
 8009896:	a904      	add	r1, sp, #16
 8009898:	4638      	mov	r0, r7
 800989a:	f7fe f8ff 	bl	8007a9c <_printf_i>
 800989e:	e7ed      	b.n	800987c <_svfiprintf_r+0x1c0>
 80098a0:	0800ba82 	.word	0x0800ba82
 80098a4:	0800ba8c 	.word	0x0800ba8c
 80098a8:	0800756d 	.word	0x0800756d
 80098ac:	08009605 	.word	0x08009605
 80098b0:	0800ba88 	.word	0x0800ba88

080098b4 <__sflush_r>:
 80098b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80098b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098bc:	0716      	lsls	r6, r2, #28
 80098be:	4605      	mov	r5, r0
 80098c0:	460c      	mov	r4, r1
 80098c2:	d454      	bmi.n	800996e <__sflush_r+0xba>
 80098c4:	684b      	ldr	r3, [r1, #4]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	dc02      	bgt.n	80098d0 <__sflush_r+0x1c>
 80098ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	dd48      	ble.n	8009962 <__sflush_r+0xae>
 80098d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098d2:	2e00      	cmp	r6, #0
 80098d4:	d045      	beq.n	8009962 <__sflush_r+0xae>
 80098d6:	2300      	movs	r3, #0
 80098d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098dc:	682f      	ldr	r7, [r5, #0]
 80098de:	6a21      	ldr	r1, [r4, #32]
 80098e0:	602b      	str	r3, [r5, #0]
 80098e2:	d030      	beq.n	8009946 <__sflush_r+0x92>
 80098e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098e6:	89a3      	ldrh	r3, [r4, #12]
 80098e8:	0759      	lsls	r1, r3, #29
 80098ea:	d505      	bpl.n	80098f8 <__sflush_r+0x44>
 80098ec:	6863      	ldr	r3, [r4, #4]
 80098ee:	1ad2      	subs	r2, r2, r3
 80098f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098f2:	b10b      	cbz	r3, 80098f8 <__sflush_r+0x44>
 80098f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098f6:	1ad2      	subs	r2, r2, r3
 80098f8:	2300      	movs	r3, #0
 80098fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098fc:	6a21      	ldr	r1, [r4, #32]
 80098fe:	4628      	mov	r0, r5
 8009900:	47b0      	blx	r6
 8009902:	1c43      	adds	r3, r0, #1
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	d106      	bne.n	8009916 <__sflush_r+0x62>
 8009908:	6829      	ldr	r1, [r5, #0]
 800990a:	291d      	cmp	r1, #29
 800990c:	d82b      	bhi.n	8009966 <__sflush_r+0xb2>
 800990e:	4a2a      	ldr	r2, [pc, #168]	@ (80099b8 <__sflush_r+0x104>)
 8009910:	40ca      	lsrs	r2, r1
 8009912:	07d6      	lsls	r6, r2, #31
 8009914:	d527      	bpl.n	8009966 <__sflush_r+0xb2>
 8009916:	2200      	movs	r2, #0
 8009918:	6062      	str	r2, [r4, #4]
 800991a:	04d9      	lsls	r1, r3, #19
 800991c:	6922      	ldr	r2, [r4, #16]
 800991e:	6022      	str	r2, [r4, #0]
 8009920:	d504      	bpl.n	800992c <__sflush_r+0x78>
 8009922:	1c42      	adds	r2, r0, #1
 8009924:	d101      	bne.n	800992a <__sflush_r+0x76>
 8009926:	682b      	ldr	r3, [r5, #0]
 8009928:	b903      	cbnz	r3, 800992c <__sflush_r+0x78>
 800992a:	6560      	str	r0, [r4, #84]	@ 0x54
 800992c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800992e:	602f      	str	r7, [r5, #0]
 8009930:	b1b9      	cbz	r1, 8009962 <__sflush_r+0xae>
 8009932:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009936:	4299      	cmp	r1, r3
 8009938:	d002      	beq.n	8009940 <__sflush_r+0x8c>
 800993a:	4628      	mov	r0, r5
 800993c:	f7ff f9e8 	bl	8008d10 <_free_r>
 8009940:	2300      	movs	r3, #0
 8009942:	6363      	str	r3, [r4, #52]	@ 0x34
 8009944:	e00d      	b.n	8009962 <__sflush_r+0xae>
 8009946:	2301      	movs	r3, #1
 8009948:	4628      	mov	r0, r5
 800994a:	47b0      	blx	r6
 800994c:	4602      	mov	r2, r0
 800994e:	1c50      	adds	r0, r2, #1
 8009950:	d1c9      	bne.n	80098e6 <__sflush_r+0x32>
 8009952:	682b      	ldr	r3, [r5, #0]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d0c6      	beq.n	80098e6 <__sflush_r+0x32>
 8009958:	2b1d      	cmp	r3, #29
 800995a:	d001      	beq.n	8009960 <__sflush_r+0xac>
 800995c:	2b16      	cmp	r3, #22
 800995e:	d11e      	bne.n	800999e <__sflush_r+0xea>
 8009960:	602f      	str	r7, [r5, #0]
 8009962:	2000      	movs	r0, #0
 8009964:	e022      	b.n	80099ac <__sflush_r+0xf8>
 8009966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996a:	b21b      	sxth	r3, r3
 800996c:	e01b      	b.n	80099a6 <__sflush_r+0xf2>
 800996e:	690f      	ldr	r7, [r1, #16]
 8009970:	2f00      	cmp	r7, #0
 8009972:	d0f6      	beq.n	8009962 <__sflush_r+0xae>
 8009974:	0793      	lsls	r3, r2, #30
 8009976:	680e      	ldr	r6, [r1, #0]
 8009978:	bf08      	it	eq
 800997a:	694b      	ldreq	r3, [r1, #20]
 800997c:	600f      	str	r7, [r1, #0]
 800997e:	bf18      	it	ne
 8009980:	2300      	movne	r3, #0
 8009982:	eba6 0807 	sub.w	r8, r6, r7
 8009986:	608b      	str	r3, [r1, #8]
 8009988:	f1b8 0f00 	cmp.w	r8, #0
 800998c:	dde9      	ble.n	8009962 <__sflush_r+0xae>
 800998e:	6a21      	ldr	r1, [r4, #32]
 8009990:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009992:	4643      	mov	r3, r8
 8009994:	463a      	mov	r2, r7
 8009996:	4628      	mov	r0, r5
 8009998:	47b0      	blx	r6
 800999a:	2800      	cmp	r0, #0
 800999c:	dc08      	bgt.n	80099b0 <__sflush_r+0xfc>
 800999e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099a6:	81a3      	strh	r3, [r4, #12]
 80099a8:	f04f 30ff 	mov.w	r0, #4294967295
 80099ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099b0:	4407      	add	r7, r0
 80099b2:	eba8 0800 	sub.w	r8, r8, r0
 80099b6:	e7e7      	b.n	8009988 <__sflush_r+0xd4>
 80099b8:	20400001 	.word	0x20400001

080099bc <_fflush_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	690b      	ldr	r3, [r1, #16]
 80099c0:	4605      	mov	r5, r0
 80099c2:	460c      	mov	r4, r1
 80099c4:	b913      	cbnz	r3, 80099cc <_fflush_r+0x10>
 80099c6:	2500      	movs	r5, #0
 80099c8:	4628      	mov	r0, r5
 80099ca:	bd38      	pop	{r3, r4, r5, pc}
 80099cc:	b118      	cbz	r0, 80099d6 <_fflush_r+0x1a>
 80099ce:	6a03      	ldr	r3, [r0, #32]
 80099d0:	b90b      	cbnz	r3, 80099d6 <_fflush_r+0x1a>
 80099d2:	f7fe fa0d 	bl	8007df0 <__sinit>
 80099d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d0f3      	beq.n	80099c6 <_fflush_r+0xa>
 80099de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099e0:	07d0      	lsls	r0, r2, #31
 80099e2:	d404      	bmi.n	80099ee <_fflush_r+0x32>
 80099e4:	0599      	lsls	r1, r3, #22
 80099e6:	d402      	bmi.n	80099ee <_fflush_r+0x32>
 80099e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ea:	f7fe fb34 	bl	8008056 <__retarget_lock_acquire_recursive>
 80099ee:	4628      	mov	r0, r5
 80099f0:	4621      	mov	r1, r4
 80099f2:	f7ff ff5f 	bl	80098b4 <__sflush_r>
 80099f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099f8:	07da      	lsls	r2, r3, #31
 80099fa:	4605      	mov	r5, r0
 80099fc:	d4e4      	bmi.n	80099c8 <_fflush_r+0xc>
 80099fe:	89a3      	ldrh	r3, [r4, #12]
 8009a00:	059b      	lsls	r3, r3, #22
 8009a02:	d4e1      	bmi.n	80099c8 <_fflush_r+0xc>
 8009a04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a06:	f7fe fb27 	bl	8008058 <__retarget_lock_release_recursive>
 8009a0a:	e7dd      	b.n	80099c8 <_fflush_r+0xc>

08009a0c <memmove>:
 8009a0c:	4288      	cmp	r0, r1
 8009a0e:	b510      	push	{r4, lr}
 8009a10:	eb01 0402 	add.w	r4, r1, r2
 8009a14:	d902      	bls.n	8009a1c <memmove+0x10>
 8009a16:	4284      	cmp	r4, r0
 8009a18:	4623      	mov	r3, r4
 8009a1a:	d807      	bhi.n	8009a2c <memmove+0x20>
 8009a1c:	1e43      	subs	r3, r0, #1
 8009a1e:	42a1      	cmp	r1, r4
 8009a20:	d008      	beq.n	8009a34 <memmove+0x28>
 8009a22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a2a:	e7f8      	b.n	8009a1e <memmove+0x12>
 8009a2c:	4402      	add	r2, r0
 8009a2e:	4601      	mov	r1, r0
 8009a30:	428a      	cmp	r2, r1
 8009a32:	d100      	bne.n	8009a36 <memmove+0x2a>
 8009a34:	bd10      	pop	{r4, pc}
 8009a36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a3e:	e7f7      	b.n	8009a30 <memmove+0x24>

08009a40 <_sbrk_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4d06      	ldr	r5, [pc, #24]	@ (8009a5c <_sbrk_r+0x1c>)
 8009a44:	2300      	movs	r3, #0
 8009a46:	4604      	mov	r4, r0
 8009a48:	4608      	mov	r0, r1
 8009a4a:	602b      	str	r3, [r5, #0]
 8009a4c:	f7f9 f960 	bl	8002d10 <_sbrk>
 8009a50:	1c43      	adds	r3, r0, #1
 8009a52:	d102      	bne.n	8009a5a <_sbrk_r+0x1a>
 8009a54:	682b      	ldr	r3, [r5, #0]
 8009a56:	b103      	cbz	r3, 8009a5a <_sbrk_r+0x1a>
 8009a58:	6023      	str	r3, [r4, #0]
 8009a5a:	bd38      	pop	{r3, r4, r5, pc}
 8009a5c:	200015ec 	.word	0x200015ec

08009a60 <memcpy>:
 8009a60:	440a      	add	r2, r1
 8009a62:	4291      	cmp	r1, r2
 8009a64:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a68:	d100      	bne.n	8009a6c <memcpy+0xc>
 8009a6a:	4770      	bx	lr
 8009a6c:	b510      	push	{r4, lr}
 8009a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a76:	4291      	cmp	r1, r2
 8009a78:	d1f9      	bne.n	8009a6e <memcpy+0xe>
 8009a7a:	bd10      	pop	{r4, pc}

08009a7c <__assert_func>:
 8009a7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a7e:	4614      	mov	r4, r2
 8009a80:	461a      	mov	r2, r3
 8009a82:	4b09      	ldr	r3, [pc, #36]	@ (8009aa8 <__assert_func+0x2c>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4605      	mov	r5, r0
 8009a88:	68d8      	ldr	r0, [r3, #12]
 8009a8a:	b14c      	cbz	r4, 8009aa0 <__assert_func+0x24>
 8009a8c:	4b07      	ldr	r3, [pc, #28]	@ (8009aac <__assert_func+0x30>)
 8009a8e:	9100      	str	r1, [sp, #0]
 8009a90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a94:	4906      	ldr	r1, [pc, #24]	@ (8009ab0 <__assert_func+0x34>)
 8009a96:	462b      	mov	r3, r5
 8009a98:	f000 f870 	bl	8009b7c <fiprintf>
 8009a9c:	f000 f880 	bl	8009ba0 <abort>
 8009aa0:	4b04      	ldr	r3, [pc, #16]	@ (8009ab4 <__assert_func+0x38>)
 8009aa2:	461c      	mov	r4, r3
 8009aa4:	e7f3      	b.n	8009a8e <__assert_func+0x12>
 8009aa6:	bf00      	nop
 8009aa8:	20000028 	.word	0x20000028
 8009aac:	0800ba9d 	.word	0x0800ba9d
 8009ab0:	0800baaa 	.word	0x0800baaa
 8009ab4:	0800bad8 	.word	0x0800bad8

08009ab8 <_calloc_r>:
 8009ab8:	b570      	push	{r4, r5, r6, lr}
 8009aba:	fba1 5402 	umull	r5, r4, r1, r2
 8009abe:	b934      	cbnz	r4, 8009ace <_calloc_r+0x16>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	f7ff f999 	bl	8008df8 <_malloc_r>
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	b928      	cbnz	r0, 8009ad6 <_calloc_r+0x1e>
 8009aca:	4630      	mov	r0, r6
 8009acc:	bd70      	pop	{r4, r5, r6, pc}
 8009ace:	220c      	movs	r2, #12
 8009ad0:	6002      	str	r2, [r0, #0]
 8009ad2:	2600      	movs	r6, #0
 8009ad4:	e7f9      	b.n	8009aca <_calloc_r+0x12>
 8009ad6:	462a      	mov	r2, r5
 8009ad8:	4621      	mov	r1, r4
 8009ada:	f7fe fa3f 	bl	8007f5c <memset>
 8009ade:	e7f4      	b.n	8009aca <_calloc_r+0x12>

08009ae0 <__ascii_mbtowc>:
 8009ae0:	b082      	sub	sp, #8
 8009ae2:	b901      	cbnz	r1, 8009ae6 <__ascii_mbtowc+0x6>
 8009ae4:	a901      	add	r1, sp, #4
 8009ae6:	b142      	cbz	r2, 8009afa <__ascii_mbtowc+0x1a>
 8009ae8:	b14b      	cbz	r3, 8009afe <__ascii_mbtowc+0x1e>
 8009aea:	7813      	ldrb	r3, [r2, #0]
 8009aec:	600b      	str	r3, [r1, #0]
 8009aee:	7812      	ldrb	r2, [r2, #0]
 8009af0:	1e10      	subs	r0, r2, #0
 8009af2:	bf18      	it	ne
 8009af4:	2001      	movne	r0, #1
 8009af6:	b002      	add	sp, #8
 8009af8:	4770      	bx	lr
 8009afa:	4610      	mov	r0, r2
 8009afc:	e7fb      	b.n	8009af6 <__ascii_mbtowc+0x16>
 8009afe:	f06f 0001 	mvn.w	r0, #1
 8009b02:	e7f8      	b.n	8009af6 <__ascii_mbtowc+0x16>

08009b04 <_realloc_r>:
 8009b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b08:	4607      	mov	r7, r0
 8009b0a:	4614      	mov	r4, r2
 8009b0c:	460d      	mov	r5, r1
 8009b0e:	b921      	cbnz	r1, 8009b1a <_realloc_r+0x16>
 8009b10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b14:	4611      	mov	r1, r2
 8009b16:	f7ff b96f 	b.w	8008df8 <_malloc_r>
 8009b1a:	b92a      	cbnz	r2, 8009b28 <_realloc_r+0x24>
 8009b1c:	f7ff f8f8 	bl	8008d10 <_free_r>
 8009b20:	4625      	mov	r5, r4
 8009b22:	4628      	mov	r0, r5
 8009b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b28:	f000 f841 	bl	8009bae <_malloc_usable_size_r>
 8009b2c:	4284      	cmp	r4, r0
 8009b2e:	4606      	mov	r6, r0
 8009b30:	d802      	bhi.n	8009b38 <_realloc_r+0x34>
 8009b32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b36:	d8f4      	bhi.n	8009b22 <_realloc_r+0x1e>
 8009b38:	4621      	mov	r1, r4
 8009b3a:	4638      	mov	r0, r7
 8009b3c:	f7ff f95c 	bl	8008df8 <_malloc_r>
 8009b40:	4680      	mov	r8, r0
 8009b42:	b908      	cbnz	r0, 8009b48 <_realloc_r+0x44>
 8009b44:	4645      	mov	r5, r8
 8009b46:	e7ec      	b.n	8009b22 <_realloc_r+0x1e>
 8009b48:	42b4      	cmp	r4, r6
 8009b4a:	4622      	mov	r2, r4
 8009b4c:	4629      	mov	r1, r5
 8009b4e:	bf28      	it	cs
 8009b50:	4632      	movcs	r2, r6
 8009b52:	f7ff ff85 	bl	8009a60 <memcpy>
 8009b56:	4629      	mov	r1, r5
 8009b58:	4638      	mov	r0, r7
 8009b5a:	f7ff f8d9 	bl	8008d10 <_free_r>
 8009b5e:	e7f1      	b.n	8009b44 <_realloc_r+0x40>

08009b60 <__ascii_wctomb>:
 8009b60:	4603      	mov	r3, r0
 8009b62:	4608      	mov	r0, r1
 8009b64:	b141      	cbz	r1, 8009b78 <__ascii_wctomb+0x18>
 8009b66:	2aff      	cmp	r2, #255	@ 0xff
 8009b68:	d904      	bls.n	8009b74 <__ascii_wctomb+0x14>
 8009b6a:	228a      	movs	r2, #138	@ 0x8a
 8009b6c:	601a      	str	r2, [r3, #0]
 8009b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b72:	4770      	bx	lr
 8009b74:	700a      	strb	r2, [r1, #0]
 8009b76:	2001      	movs	r0, #1
 8009b78:	4770      	bx	lr
	...

08009b7c <fiprintf>:
 8009b7c:	b40e      	push	{r1, r2, r3}
 8009b7e:	b503      	push	{r0, r1, lr}
 8009b80:	4601      	mov	r1, r0
 8009b82:	ab03      	add	r3, sp, #12
 8009b84:	4805      	ldr	r0, [pc, #20]	@ (8009b9c <fiprintf+0x20>)
 8009b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b8a:	6800      	ldr	r0, [r0, #0]
 8009b8c:	9301      	str	r3, [sp, #4]
 8009b8e:	f000 f83f 	bl	8009c10 <_vfiprintf_r>
 8009b92:	b002      	add	sp, #8
 8009b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b98:	b003      	add	sp, #12
 8009b9a:	4770      	bx	lr
 8009b9c:	20000028 	.word	0x20000028

08009ba0 <abort>:
 8009ba0:	b508      	push	{r3, lr}
 8009ba2:	2006      	movs	r0, #6
 8009ba4:	f000 fa08 	bl	8009fb8 <raise>
 8009ba8:	2001      	movs	r0, #1
 8009baa:	f7f9 f839 	bl	8002c20 <_exit>

08009bae <_malloc_usable_size_r>:
 8009bae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bb2:	1f18      	subs	r0, r3, #4
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	bfbc      	itt	lt
 8009bb8:	580b      	ldrlt	r3, [r1, r0]
 8009bba:	18c0      	addlt	r0, r0, r3
 8009bbc:	4770      	bx	lr

08009bbe <__sfputc_r>:
 8009bbe:	6893      	ldr	r3, [r2, #8]
 8009bc0:	3b01      	subs	r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	b410      	push	{r4}
 8009bc6:	6093      	str	r3, [r2, #8]
 8009bc8:	da08      	bge.n	8009bdc <__sfputc_r+0x1e>
 8009bca:	6994      	ldr	r4, [r2, #24]
 8009bcc:	42a3      	cmp	r3, r4
 8009bce:	db01      	blt.n	8009bd4 <__sfputc_r+0x16>
 8009bd0:	290a      	cmp	r1, #10
 8009bd2:	d103      	bne.n	8009bdc <__sfputc_r+0x1e>
 8009bd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bd8:	f000 b932 	b.w	8009e40 <__swbuf_r>
 8009bdc:	6813      	ldr	r3, [r2, #0]
 8009bde:	1c58      	adds	r0, r3, #1
 8009be0:	6010      	str	r0, [r2, #0]
 8009be2:	7019      	strb	r1, [r3, #0]
 8009be4:	4608      	mov	r0, r1
 8009be6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <__sfputs_r>:
 8009bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bee:	4606      	mov	r6, r0
 8009bf0:	460f      	mov	r7, r1
 8009bf2:	4614      	mov	r4, r2
 8009bf4:	18d5      	adds	r5, r2, r3
 8009bf6:	42ac      	cmp	r4, r5
 8009bf8:	d101      	bne.n	8009bfe <__sfputs_r+0x12>
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	e007      	b.n	8009c0e <__sfputs_r+0x22>
 8009bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c02:	463a      	mov	r2, r7
 8009c04:	4630      	mov	r0, r6
 8009c06:	f7ff ffda 	bl	8009bbe <__sfputc_r>
 8009c0a:	1c43      	adds	r3, r0, #1
 8009c0c:	d1f3      	bne.n	8009bf6 <__sfputs_r+0xa>
 8009c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c10 <_vfiprintf_r>:
 8009c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	460d      	mov	r5, r1
 8009c16:	b09d      	sub	sp, #116	@ 0x74
 8009c18:	4614      	mov	r4, r2
 8009c1a:	4698      	mov	r8, r3
 8009c1c:	4606      	mov	r6, r0
 8009c1e:	b118      	cbz	r0, 8009c28 <_vfiprintf_r+0x18>
 8009c20:	6a03      	ldr	r3, [r0, #32]
 8009c22:	b90b      	cbnz	r3, 8009c28 <_vfiprintf_r+0x18>
 8009c24:	f7fe f8e4 	bl	8007df0 <__sinit>
 8009c28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c2a:	07d9      	lsls	r1, r3, #31
 8009c2c:	d405      	bmi.n	8009c3a <_vfiprintf_r+0x2a>
 8009c2e:	89ab      	ldrh	r3, [r5, #12]
 8009c30:	059a      	lsls	r2, r3, #22
 8009c32:	d402      	bmi.n	8009c3a <_vfiprintf_r+0x2a>
 8009c34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c36:	f7fe fa0e 	bl	8008056 <__retarget_lock_acquire_recursive>
 8009c3a:	89ab      	ldrh	r3, [r5, #12]
 8009c3c:	071b      	lsls	r3, r3, #28
 8009c3e:	d501      	bpl.n	8009c44 <_vfiprintf_r+0x34>
 8009c40:	692b      	ldr	r3, [r5, #16]
 8009c42:	b99b      	cbnz	r3, 8009c6c <_vfiprintf_r+0x5c>
 8009c44:	4629      	mov	r1, r5
 8009c46:	4630      	mov	r0, r6
 8009c48:	f000 f938 	bl	8009ebc <__swsetup_r>
 8009c4c:	b170      	cbz	r0, 8009c6c <_vfiprintf_r+0x5c>
 8009c4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c50:	07dc      	lsls	r4, r3, #31
 8009c52:	d504      	bpl.n	8009c5e <_vfiprintf_r+0x4e>
 8009c54:	f04f 30ff 	mov.w	r0, #4294967295
 8009c58:	b01d      	add	sp, #116	@ 0x74
 8009c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c5e:	89ab      	ldrh	r3, [r5, #12]
 8009c60:	0598      	lsls	r0, r3, #22
 8009c62:	d4f7      	bmi.n	8009c54 <_vfiprintf_r+0x44>
 8009c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c66:	f7fe f9f7 	bl	8008058 <__retarget_lock_release_recursive>
 8009c6a:	e7f3      	b.n	8009c54 <_vfiprintf_r+0x44>
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c70:	2320      	movs	r3, #32
 8009c72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c76:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c7a:	2330      	movs	r3, #48	@ 0x30
 8009c7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009e2c <_vfiprintf_r+0x21c>
 8009c80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c84:	f04f 0901 	mov.w	r9, #1
 8009c88:	4623      	mov	r3, r4
 8009c8a:	469a      	mov	sl, r3
 8009c8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c90:	b10a      	cbz	r2, 8009c96 <_vfiprintf_r+0x86>
 8009c92:	2a25      	cmp	r2, #37	@ 0x25
 8009c94:	d1f9      	bne.n	8009c8a <_vfiprintf_r+0x7a>
 8009c96:	ebba 0b04 	subs.w	fp, sl, r4
 8009c9a:	d00b      	beq.n	8009cb4 <_vfiprintf_r+0xa4>
 8009c9c:	465b      	mov	r3, fp
 8009c9e:	4622      	mov	r2, r4
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	4630      	mov	r0, r6
 8009ca4:	f7ff ffa2 	bl	8009bec <__sfputs_r>
 8009ca8:	3001      	adds	r0, #1
 8009caa:	f000 80a7 	beq.w	8009dfc <_vfiprintf_r+0x1ec>
 8009cae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cb0:	445a      	add	r2, fp
 8009cb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cb4:	f89a 3000 	ldrb.w	r3, [sl]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	f000 809f 	beq.w	8009dfc <_vfiprintf_r+0x1ec>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8009cc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cc8:	f10a 0a01 	add.w	sl, sl, #1
 8009ccc:	9304      	str	r3, [sp, #16]
 8009cce:	9307      	str	r3, [sp, #28]
 8009cd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009cd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cd6:	4654      	mov	r4, sl
 8009cd8:	2205      	movs	r2, #5
 8009cda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cde:	4853      	ldr	r0, [pc, #332]	@ (8009e2c <_vfiprintf_r+0x21c>)
 8009ce0:	f7f6 fa7e 	bl	80001e0 <memchr>
 8009ce4:	9a04      	ldr	r2, [sp, #16]
 8009ce6:	b9d8      	cbnz	r0, 8009d20 <_vfiprintf_r+0x110>
 8009ce8:	06d1      	lsls	r1, r2, #27
 8009cea:	bf44      	itt	mi
 8009cec:	2320      	movmi	r3, #32
 8009cee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cf2:	0713      	lsls	r3, r2, #28
 8009cf4:	bf44      	itt	mi
 8009cf6:	232b      	movmi	r3, #43	@ 0x2b
 8009cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8009d00:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d02:	d015      	beq.n	8009d30 <_vfiprintf_r+0x120>
 8009d04:	9a07      	ldr	r2, [sp, #28]
 8009d06:	4654      	mov	r4, sl
 8009d08:	2000      	movs	r0, #0
 8009d0a:	f04f 0c0a 	mov.w	ip, #10
 8009d0e:	4621      	mov	r1, r4
 8009d10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d14:	3b30      	subs	r3, #48	@ 0x30
 8009d16:	2b09      	cmp	r3, #9
 8009d18:	d94b      	bls.n	8009db2 <_vfiprintf_r+0x1a2>
 8009d1a:	b1b0      	cbz	r0, 8009d4a <_vfiprintf_r+0x13a>
 8009d1c:	9207      	str	r2, [sp, #28]
 8009d1e:	e014      	b.n	8009d4a <_vfiprintf_r+0x13a>
 8009d20:	eba0 0308 	sub.w	r3, r0, r8
 8009d24:	fa09 f303 	lsl.w	r3, r9, r3
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	9304      	str	r3, [sp, #16]
 8009d2c:	46a2      	mov	sl, r4
 8009d2e:	e7d2      	b.n	8009cd6 <_vfiprintf_r+0xc6>
 8009d30:	9b03      	ldr	r3, [sp, #12]
 8009d32:	1d19      	adds	r1, r3, #4
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	9103      	str	r1, [sp, #12]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	bfbb      	ittet	lt
 8009d3c:	425b      	neglt	r3, r3
 8009d3e:	f042 0202 	orrlt.w	r2, r2, #2
 8009d42:	9307      	strge	r3, [sp, #28]
 8009d44:	9307      	strlt	r3, [sp, #28]
 8009d46:	bfb8      	it	lt
 8009d48:	9204      	strlt	r2, [sp, #16]
 8009d4a:	7823      	ldrb	r3, [r4, #0]
 8009d4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d4e:	d10a      	bne.n	8009d66 <_vfiprintf_r+0x156>
 8009d50:	7863      	ldrb	r3, [r4, #1]
 8009d52:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d54:	d132      	bne.n	8009dbc <_vfiprintf_r+0x1ac>
 8009d56:	9b03      	ldr	r3, [sp, #12]
 8009d58:	1d1a      	adds	r2, r3, #4
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	9203      	str	r2, [sp, #12]
 8009d5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d62:	3402      	adds	r4, #2
 8009d64:	9305      	str	r3, [sp, #20]
 8009d66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009e3c <_vfiprintf_r+0x22c>
 8009d6a:	7821      	ldrb	r1, [r4, #0]
 8009d6c:	2203      	movs	r2, #3
 8009d6e:	4650      	mov	r0, sl
 8009d70:	f7f6 fa36 	bl	80001e0 <memchr>
 8009d74:	b138      	cbz	r0, 8009d86 <_vfiprintf_r+0x176>
 8009d76:	9b04      	ldr	r3, [sp, #16]
 8009d78:	eba0 000a 	sub.w	r0, r0, sl
 8009d7c:	2240      	movs	r2, #64	@ 0x40
 8009d7e:	4082      	lsls	r2, r0
 8009d80:	4313      	orrs	r3, r2
 8009d82:	3401      	adds	r4, #1
 8009d84:	9304      	str	r3, [sp, #16]
 8009d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d8a:	4829      	ldr	r0, [pc, #164]	@ (8009e30 <_vfiprintf_r+0x220>)
 8009d8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d90:	2206      	movs	r2, #6
 8009d92:	f7f6 fa25 	bl	80001e0 <memchr>
 8009d96:	2800      	cmp	r0, #0
 8009d98:	d03f      	beq.n	8009e1a <_vfiprintf_r+0x20a>
 8009d9a:	4b26      	ldr	r3, [pc, #152]	@ (8009e34 <_vfiprintf_r+0x224>)
 8009d9c:	bb1b      	cbnz	r3, 8009de6 <_vfiprintf_r+0x1d6>
 8009d9e:	9b03      	ldr	r3, [sp, #12]
 8009da0:	3307      	adds	r3, #7
 8009da2:	f023 0307 	bic.w	r3, r3, #7
 8009da6:	3308      	adds	r3, #8
 8009da8:	9303      	str	r3, [sp, #12]
 8009daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dac:	443b      	add	r3, r7
 8009dae:	9309      	str	r3, [sp, #36]	@ 0x24
 8009db0:	e76a      	b.n	8009c88 <_vfiprintf_r+0x78>
 8009db2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009db6:	460c      	mov	r4, r1
 8009db8:	2001      	movs	r0, #1
 8009dba:	e7a8      	b.n	8009d0e <_vfiprintf_r+0xfe>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	3401      	adds	r4, #1
 8009dc0:	9305      	str	r3, [sp, #20]
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	f04f 0c0a 	mov.w	ip, #10
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009dce:	3a30      	subs	r2, #48	@ 0x30
 8009dd0:	2a09      	cmp	r2, #9
 8009dd2:	d903      	bls.n	8009ddc <_vfiprintf_r+0x1cc>
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d0c6      	beq.n	8009d66 <_vfiprintf_r+0x156>
 8009dd8:	9105      	str	r1, [sp, #20]
 8009dda:	e7c4      	b.n	8009d66 <_vfiprintf_r+0x156>
 8009ddc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009de0:	4604      	mov	r4, r0
 8009de2:	2301      	movs	r3, #1
 8009de4:	e7f0      	b.n	8009dc8 <_vfiprintf_r+0x1b8>
 8009de6:	ab03      	add	r3, sp, #12
 8009de8:	9300      	str	r3, [sp, #0]
 8009dea:	462a      	mov	r2, r5
 8009dec:	4b12      	ldr	r3, [pc, #72]	@ (8009e38 <_vfiprintf_r+0x228>)
 8009dee:	a904      	add	r1, sp, #16
 8009df0:	4630      	mov	r0, r6
 8009df2:	f7fd fbbb 	bl	800756c <_printf_float>
 8009df6:	4607      	mov	r7, r0
 8009df8:	1c78      	adds	r0, r7, #1
 8009dfa:	d1d6      	bne.n	8009daa <_vfiprintf_r+0x19a>
 8009dfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dfe:	07d9      	lsls	r1, r3, #31
 8009e00:	d405      	bmi.n	8009e0e <_vfiprintf_r+0x1fe>
 8009e02:	89ab      	ldrh	r3, [r5, #12]
 8009e04:	059a      	lsls	r2, r3, #22
 8009e06:	d402      	bmi.n	8009e0e <_vfiprintf_r+0x1fe>
 8009e08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e0a:	f7fe f925 	bl	8008058 <__retarget_lock_release_recursive>
 8009e0e:	89ab      	ldrh	r3, [r5, #12]
 8009e10:	065b      	lsls	r3, r3, #25
 8009e12:	f53f af1f 	bmi.w	8009c54 <_vfiprintf_r+0x44>
 8009e16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e18:	e71e      	b.n	8009c58 <_vfiprintf_r+0x48>
 8009e1a:	ab03      	add	r3, sp, #12
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	462a      	mov	r2, r5
 8009e20:	4b05      	ldr	r3, [pc, #20]	@ (8009e38 <_vfiprintf_r+0x228>)
 8009e22:	a904      	add	r1, sp, #16
 8009e24:	4630      	mov	r0, r6
 8009e26:	f7fd fe39 	bl	8007a9c <_printf_i>
 8009e2a:	e7e4      	b.n	8009df6 <_vfiprintf_r+0x1e6>
 8009e2c:	0800ba82 	.word	0x0800ba82
 8009e30:	0800ba8c 	.word	0x0800ba8c
 8009e34:	0800756d 	.word	0x0800756d
 8009e38:	08009bed 	.word	0x08009bed
 8009e3c:	0800ba88 	.word	0x0800ba88

08009e40 <__swbuf_r>:
 8009e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e42:	460e      	mov	r6, r1
 8009e44:	4614      	mov	r4, r2
 8009e46:	4605      	mov	r5, r0
 8009e48:	b118      	cbz	r0, 8009e52 <__swbuf_r+0x12>
 8009e4a:	6a03      	ldr	r3, [r0, #32]
 8009e4c:	b90b      	cbnz	r3, 8009e52 <__swbuf_r+0x12>
 8009e4e:	f7fd ffcf 	bl	8007df0 <__sinit>
 8009e52:	69a3      	ldr	r3, [r4, #24]
 8009e54:	60a3      	str	r3, [r4, #8]
 8009e56:	89a3      	ldrh	r3, [r4, #12]
 8009e58:	071a      	lsls	r2, r3, #28
 8009e5a:	d501      	bpl.n	8009e60 <__swbuf_r+0x20>
 8009e5c:	6923      	ldr	r3, [r4, #16]
 8009e5e:	b943      	cbnz	r3, 8009e72 <__swbuf_r+0x32>
 8009e60:	4621      	mov	r1, r4
 8009e62:	4628      	mov	r0, r5
 8009e64:	f000 f82a 	bl	8009ebc <__swsetup_r>
 8009e68:	b118      	cbz	r0, 8009e72 <__swbuf_r+0x32>
 8009e6a:	f04f 37ff 	mov.w	r7, #4294967295
 8009e6e:	4638      	mov	r0, r7
 8009e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e72:	6823      	ldr	r3, [r4, #0]
 8009e74:	6922      	ldr	r2, [r4, #16]
 8009e76:	1a98      	subs	r0, r3, r2
 8009e78:	6963      	ldr	r3, [r4, #20]
 8009e7a:	b2f6      	uxtb	r6, r6
 8009e7c:	4283      	cmp	r3, r0
 8009e7e:	4637      	mov	r7, r6
 8009e80:	dc05      	bgt.n	8009e8e <__swbuf_r+0x4e>
 8009e82:	4621      	mov	r1, r4
 8009e84:	4628      	mov	r0, r5
 8009e86:	f7ff fd99 	bl	80099bc <_fflush_r>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d1ed      	bne.n	8009e6a <__swbuf_r+0x2a>
 8009e8e:	68a3      	ldr	r3, [r4, #8]
 8009e90:	3b01      	subs	r3, #1
 8009e92:	60a3      	str	r3, [r4, #8]
 8009e94:	6823      	ldr	r3, [r4, #0]
 8009e96:	1c5a      	adds	r2, r3, #1
 8009e98:	6022      	str	r2, [r4, #0]
 8009e9a:	701e      	strb	r6, [r3, #0]
 8009e9c:	6962      	ldr	r2, [r4, #20]
 8009e9e:	1c43      	adds	r3, r0, #1
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d004      	beq.n	8009eae <__swbuf_r+0x6e>
 8009ea4:	89a3      	ldrh	r3, [r4, #12]
 8009ea6:	07db      	lsls	r3, r3, #31
 8009ea8:	d5e1      	bpl.n	8009e6e <__swbuf_r+0x2e>
 8009eaa:	2e0a      	cmp	r6, #10
 8009eac:	d1df      	bne.n	8009e6e <__swbuf_r+0x2e>
 8009eae:	4621      	mov	r1, r4
 8009eb0:	4628      	mov	r0, r5
 8009eb2:	f7ff fd83 	bl	80099bc <_fflush_r>
 8009eb6:	2800      	cmp	r0, #0
 8009eb8:	d0d9      	beq.n	8009e6e <__swbuf_r+0x2e>
 8009eba:	e7d6      	b.n	8009e6a <__swbuf_r+0x2a>

08009ebc <__swsetup_r>:
 8009ebc:	b538      	push	{r3, r4, r5, lr}
 8009ebe:	4b29      	ldr	r3, [pc, #164]	@ (8009f64 <__swsetup_r+0xa8>)
 8009ec0:	4605      	mov	r5, r0
 8009ec2:	6818      	ldr	r0, [r3, #0]
 8009ec4:	460c      	mov	r4, r1
 8009ec6:	b118      	cbz	r0, 8009ed0 <__swsetup_r+0x14>
 8009ec8:	6a03      	ldr	r3, [r0, #32]
 8009eca:	b90b      	cbnz	r3, 8009ed0 <__swsetup_r+0x14>
 8009ecc:	f7fd ff90 	bl	8007df0 <__sinit>
 8009ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ed4:	0719      	lsls	r1, r3, #28
 8009ed6:	d422      	bmi.n	8009f1e <__swsetup_r+0x62>
 8009ed8:	06da      	lsls	r2, r3, #27
 8009eda:	d407      	bmi.n	8009eec <__swsetup_r+0x30>
 8009edc:	2209      	movs	r2, #9
 8009ede:	602a      	str	r2, [r5, #0]
 8009ee0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ee4:	81a3      	strh	r3, [r4, #12]
 8009ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eea:	e033      	b.n	8009f54 <__swsetup_r+0x98>
 8009eec:	0758      	lsls	r0, r3, #29
 8009eee:	d512      	bpl.n	8009f16 <__swsetup_r+0x5a>
 8009ef0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ef2:	b141      	cbz	r1, 8009f06 <__swsetup_r+0x4a>
 8009ef4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ef8:	4299      	cmp	r1, r3
 8009efa:	d002      	beq.n	8009f02 <__swsetup_r+0x46>
 8009efc:	4628      	mov	r0, r5
 8009efe:	f7fe ff07 	bl	8008d10 <_free_r>
 8009f02:	2300      	movs	r3, #0
 8009f04:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f06:	89a3      	ldrh	r3, [r4, #12]
 8009f08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f0c:	81a3      	strh	r3, [r4, #12]
 8009f0e:	2300      	movs	r3, #0
 8009f10:	6063      	str	r3, [r4, #4]
 8009f12:	6923      	ldr	r3, [r4, #16]
 8009f14:	6023      	str	r3, [r4, #0]
 8009f16:	89a3      	ldrh	r3, [r4, #12]
 8009f18:	f043 0308 	orr.w	r3, r3, #8
 8009f1c:	81a3      	strh	r3, [r4, #12]
 8009f1e:	6923      	ldr	r3, [r4, #16]
 8009f20:	b94b      	cbnz	r3, 8009f36 <__swsetup_r+0x7a>
 8009f22:	89a3      	ldrh	r3, [r4, #12]
 8009f24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f2c:	d003      	beq.n	8009f36 <__swsetup_r+0x7a>
 8009f2e:	4621      	mov	r1, r4
 8009f30:	4628      	mov	r0, r5
 8009f32:	f000 f883 	bl	800a03c <__smakebuf_r>
 8009f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f3a:	f013 0201 	ands.w	r2, r3, #1
 8009f3e:	d00a      	beq.n	8009f56 <__swsetup_r+0x9a>
 8009f40:	2200      	movs	r2, #0
 8009f42:	60a2      	str	r2, [r4, #8]
 8009f44:	6962      	ldr	r2, [r4, #20]
 8009f46:	4252      	negs	r2, r2
 8009f48:	61a2      	str	r2, [r4, #24]
 8009f4a:	6922      	ldr	r2, [r4, #16]
 8009f4c:	b942      	cbnz	r2, 8009f60 <__swsetup_r+0xa4>
 8009f4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f52:	d1c5      	bne.n	8009ee0 <__swsetup_r+0x24>
 8009f54:	bd38      	pop	{r3, r4, r5, pc}
 8009f56:	0799      	lsls	r1, r3, #30
 8009f58:	bf58      	it	pl
 8009f5a:	6962      	ldrpl	r2, [r4, #20]
 8009f5c:	60a2      	str	r2, [r4, #8]
 8009f5e:	e7f4      	b.n	8009f4a <__swsetup_r+0x8e>
 8009f60:	2000      	movs	r0, #0
 8009f62:	e7f7      	b.n	8009f54 <__swsetup_r+0x98>
 8009f64:	20000028 	.word	0x20000028

08009f68 <_raise_r>:
 8009f68:	291f      	cmp	r1, #31
 8009f6a:	b538      	push	{r3, r4, r5, lr}
 8009f6c:	4605      	mov	r5, r0
 8009f6e:	460c      	mov	r4, r1
 8009f70:	d904      	bls.n	8009f7c <_raise_r+0x14>
 8009f72:	2316      	movs	r3, #22
 8009f74:	6003      	str	r3, [r0, #0]
 8009f76:	f04f 30ff 	mov.w	r0, #4294967295
 8009f7a:	bd38      	pop	{r3, r4, r5, pc}
 8009f7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009f7e:	b112      	cbz	r2, 8009f86 <_raise_r+0x1e>
 8009f80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f84:	b94b      	cbnz	r3, 8009f9a <_raise_r+0x32>
 8009f86:	4628      	mov	r0, r5
 8009f88:	f000 f830 	bl	8009fec <_getpid_r>
 8009f8c:	4622      	mov	r2, r4
 8009f8e:	4601      	mov	r1, r0
 8009f90:	4628      	mov	r0, r5
 8009f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f96:	f000 b817 	b.w	8009fc8 <_kill_r>
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d00a      	beq.n	8009fb4 <_raise_r+0x4c>
 8009f9e:	1c59      	adds	r1, r3, #1
 8009fa0:	d103      	bne.n	8009faa <_raise_r+0x42>
 8009fa2:	2316      	movs	r3, #22
 8009fa4:	6003      	str	r3, [r0, #0]
 8009fa6:	2001      	movs	r0, #1
 8009fa8:	e7e7      	b.n	8009f7a <_raise_r+0x12>
 8009faa:	2100      	movs	r1, #0
 8009fac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	4798      	blx	r3
 8009fb4:	2000      	movs	r0, #0
 8009fb6:	e7e0      	b.n	8009f7a <_raise_r+0x12>

08009fb8 <raise>:
 8009fb8:	4b02      	ldr	r3, [pc, #8]	@ (8009fc4 <raise+0xc>)
 8009fba:	4601      	mov	r1, r0
 8009fbc:	6818      	ldr	r0, [r3, #0]
 8009fbe:	f7ff bfd3 	b.w	8009f68 <_raise_r>
 8009fc2:	bf00      	nop
 8009fc4:	20000028 	.word	0x20000028

08009fc8 <_kill_r>:
 8009fc8:	b538      	push	{r3, r4, r5, lr}
 8009fca:	4d07      	ldr	r5, [pc, #28]	@ (8009fe8 <_kill_r+0x20>)
 8009fcc:	2300      	movs	r3, #0
 8009fce:	4604      	mov	r4, r0
 8009fd0:	4608      	mov	r0, r1
 8009fd2:	4611      	mov	r1, r2
 8009fd4:	602b      	str	r3, [r5, #0]
 8009fd6:	f7f8 fe13 	bl	8002c00 <_kill>
 8009fda:	1c43      	adds	r3, r0, #1
 8009fdc:	d102      	bne.n	8009fe4 <_kill_r+0x1c>
 8009fde:	682b      	ldr	r3, [r5, #0]
 8009fe0:	b103      	cbz	r3, 8009fe4 <_kill_r+0x1c>
 8009fe2:	6023      	str	r3, [r4, #0]
 8009fe4:	bd38      	pop	{r3, r4, r5, pc}
 8009fe6:	bf00      	nop
 8009fe8:	200015ec 	.word	0x200015ec

08009fec <_getpid_r>:
 8009fec:	f7f8 be00 	b.w	8002bf0 <_getpid>

08009ff0 <__swhatbuf_r>:
 8009ff0:	b570      	push	{r4, r5, r6, lr}
 8009ff2:	460c      	mov	r4, r1
 8009ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ff8:	2900      	cmp	r1, #0
 8009ffa:	b096      	sub	sp, #88	@ 0x58
 8009ffc:	4615      	mov	r5, r2
 8009ffe:	461e      	mov	r6, r3
 800a000:	da0d      	bge.n	800a01e <__swhatbuf_r+0x2e>
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a008:	f04f 0100 	mov.w	r1, #0
 800a00c:	bf14      	ite	ne
 800a00e:	2340      	movne	r3, #64	@ 0x40
 800a010:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a014:	2000      	movs	r0, #0
 800a016:	6031      	str	r1, [r6, #0]
 800a018:	602b      	str	r3, [r5, #0]
 800a01a:	b016      	add	sp, #88	@ 0x58
 800a01c:	bd70      	pop	{r4, r5, r6, pc}
 800a01e:	466a      	mov	r2, sp
 800a020:	f000 f848 	bl	800a0b4 <_fstat_r>
 800a024:	2800      	cmp	r0, #0
 800a026:	dbec      	blt.n	800a002 <__swhatbuf_r+0x12>
 800a028:	9901      	ldr	r1, [sp, #4]
 800a02a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a02e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a032:	4259      	negs	r1, r3
 800a034:	4159      	adcs	r1, r3
 800a036:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a03a:	e7eb      	b.n	800a014 <__swhatbuf_r+0x24>

0800a03c <__smakebuf_r>:
 800a03c:	898b      	ldrh	r3, [r1, #12]
 800a03e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a040:	079d      	lsls	r5, r3, #30
 800a042:	4606      	mov	r6, r0
 800a044:	460c      	mov	r4, r1
 800a046:	d507      	bpl.n	800a058 <__smakebuf_r+0x1c>
 800a048:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a04c:	6023      	str	r3, [r4, #0]
 800a04e:	6123      	str	r3, [r4, #16]
 800a050:	2301      	movs	r3, #1
 800a052:	6163      	str	r3, [r4, #20]
 800a054:	b003      	add	sp, #12
 800a056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a058:	ab01      	add	r3, sp, #4
 800a05a:	466a      	mov	r2, sp
 800a05c:	f7ff ffc8 	bl	8009ff0 <__swhatbuf_r>
 800a060:	9f00      	ldr	r7, [sp, #0]
 800a062:	4605      	mov	r5, r0
 800a064:	4639      	mov	r1, r7
 800a066:	4630      	mov	r0, r6
 800a068:	f7fe fec6 	bl	8008df8 <_malloc_r>
 800a06c:	b948      	cbnz	r0, 800a082 <__smakebuf_r+0x46>
 800a06e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a072:	059a      	lsls	r2, r3, #22
 800a074:	d4ee      	bmi.n	800a054 <__smakebuf_r+0x18>
 800a076:	f023 0303 	bic.w	r3, r3, #3
 800a07a:	f043 0302 	orr.w	r3, r3, #2
 800a07e:	81a3      	strh	r3, [r4, #12]
 800a080:	e7e2      	b.n	800a048 <__smakebuf_r+0xc>
 800a082:	89a3      	ldrh	r3, [r4, #12]
 800a084:	6020      	str	r0, [r4, #0]
 800a086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a08a:	81a3      	strh	r3, [r4, #12]
 800a08c:	9b01      	ldr	r3, [sp, #4]
 800a08e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a092:	b15b      	cbz	r3, 800a0ac <__smakebuf_r+0x70>
 800a094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a098:	4630      	mov	r0, r6
 800a09a:	f000 f81d 	bl	800a0d8 <_isatty_r>
 800a09e:	b128      	cbz	r0, 800a0ac <__smakebuf_r+0x70>
 800a0a0:	89a3      	ldrh	r3, [r4, #12]
 800a0a2:	f023 0303 	bic.w	r3, r3, #3
 800a0a6:	f043 0301 	orr.w	r3, r3, #1
 800a0aa:	81a3      	strh	r3, [r4, #12]
 800a0ac:	89a3      	ldrh	r3, [r4, #12]
 800a0ae:	431d      	orrs	r5, r3
 800a0b0:	81a5      	strh	r5, [r4, #12]
 800a0b2:	e7cf      	b.n	800a054 <__smakebuf_r+0x18>

0800a0b4 <_fstat_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	4d07      	ldr	r5, [pc, #28]	@ (800a0d4 <_fstat_r+0x20>)
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	4611      	mov	r1, r2
 800a0c0:	602b      	str	r3, [r5, #0]
 800a0c2:	f7f8 fdfd 	bl	8002cc0 <_fstat>
 800a0c6:	1c43      	adds	r3, r0, #1
 800a0c8:	d102      	bne.n	800a0d0 <_fstat_r+0x1c>
 800a0ca:	682b      	ldr	r3, [r5, #0]
 800a0cc:	b103      	cbz	r3, 800a0d0 <_fstat_r+0x1c>
 800a0ce:	6023      	str	r3, [r4, #0]
 800a0d0:	bd38      	pop	{r3, r4, r5, pc}
 800a0d2:	bf00      	nop
 800a0d4:	200015ec 	.word	0x200015ec

0800a0d8 <_isatty_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	4d06      	ldr	r5, [pc, #24]	@ (800a0f4 <_isatty_r+0x1c>)
 800a0dc:	2300      	movs	r3, #0
 800a0de:	4604      	mov	r4, r0
 800a0e0:	4608      	mov	r0, r1
 800a0e2:	602b      	str	r3, [r5, #0]
 800a0e4:	f7f8 fdfc 	bl	8002ce0 <_isatty>
 800a0e8:	1c43      	adds	r3, r0, #1
 800a0ea:	d102      	bne.n	800a0f2 <_isatty_r+0x1a>
 800a0ec:	682b      	ldr	r3, [r5, #0]
 800a0ee:	b103      	cbz	r3, 800a0f2 <_isatty_r+0x1a>
 800a0f0:	6023      	str	r3, [r4, #0]
 800a0f2:	bd38      	pop	{r3, r4, r5, pc}
 800a0f4:	200015ec 	.word	0x200015ec

0800a0f8 <roundf>:
 800a0f8:	ee10 0a10 	vmov	r0, s0
 800a0fc:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800a100:	3a7f      	subs	r2, #127	@ 0x7f
 800a102:	2a16      	cmp	r2, #22
 800a104:	dc15      	bgt.n	800a132 <roundf+0x3a>
 800a106:	2a00      	cmp	r2, #0
 800a108:	da08      	bge.n	800a11c <roundf+0x24>
 800a10a:	3201      	adds	r2, #1
 800a10c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800a110:	d101      	bne.n	800a116 <roundf+0x1e>
 800a112:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800a116:	ee00 3a10 	vmov	s0, r3
 800a11a:	4770      	bx	lr
 800a11c:	4907      	ldr	r1, [pc, #28]	@ (800a13c <roundf+0x44>)
 800a11e:	4111      	asrs	r1, r2
 800a120:	4201      	tst	r1, r0
 800a122:	d0fa      	beq.n	800a11a <roundf+0x22>
 800a124:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a128:	4113      	asrs	r3, r2
 800a12a:	4403      	add	r3, r0
 800a12c:	ea23 0301 	bic.w	r3, r3, r1
 800a130:	e7f1      	b.n	800a116 <roundf+0x1e>
 800a132:	2a80      	cmp	r2, #128	@ 0x80
 800a134:	d1f1      	bne.n	800a11a <roundf+0x22>
 800a136:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a13a:	4770      	bx	lr
 800a13c:	007fffff 	.word	0x007fffff

0800a140 <_init>:
 800a140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a142:	bf00      	nop
 800a144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a146:	bc08      	pop	{r3}
 800a148:	469e      	mov	lr, r3
 800a14a:	4770      	bx	lr

0800a14c <_fini>:
 800a14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14e:	bf00      	nop
 800a150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a152:	bc08      	pop	{r3}
 800a154:	469e      	mov	lr, r3
 800a156:	4770      	bx	lr
