Total Cycles:                               34790 (347.9 msec)
Execution Cycles:                           15064 ( 43.30%)
Stall Cycles:                               19726 ( 56.70%)
Nops:                                         205 (  0.59%)
Executed operations:                        68400

Executed branches:                           1376 (  2.01% ops)( 9.13% insts)
Not taken branches:                           620 (  0.91% ops)( 4.12% insts)(45.06% br)
Taken branches:                               756 (  1.11% ops)( 5.02% insts)(54.94% br)
  Taken uncond branches:                      627 (  0.92% ops)( 4.16% insts)(45.57% br)
  Taken cond branches:                        129 (  0.19% ops)( 0.86% insts)( 9.38% br)
Size of Loaded Code:                         9408 Bytes

Instruction Memory Operations:
  Accesses:                                 18155
    Hits (Hit Rate):                        18047 ( 99.41%)
    Misses (Miss Rate):                       108 (  0.59%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1787 (100.00%)
    Due to Misses:                           1620 ( 90.65%)
    Due to Bus Conflicts:                     167 (  9.35%)

Data Memory Operations:                     Cache          
  Accesses:                                 12980 (100.00%)
    Hits (Hit Rate):                        11919 ( 91.83%)
    Misses (Miss Rate):                      1061 (  8.17%)
  Write Backs (% of Misses):                  804 ( 75.78%)
Data Memory Stall Cycles
  Total (in cycles):                        17183 (100.00%)
    Due to Misses:                          14854 ( 86.45%)
    Due to Bus Conflicts:                    2329 ( 13.55%)

Percentage Bus Bandwidth Consumed:          72.77%


Avg. IPC (no stalls):   4.54
Avg. IPC (with stalls): 1.97

  cycle counter =        15064
  total ops     =        68400
   width[ 0] =           16
   width[ 1] =          587
   width[ 2] =          681
   width[ 3] =          586
   width[ 4] =          252
   width[ 5] =        12737

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       31362    90.15        13902    92.29        14378    48.06          240     1.44 __vex_main
         531     1.53          164     1.09           70     0.23          225     1.35 __sfvwrite
         350     1.01          230     1.53            0     0.00           90     0.54 fflush
         245     0.70           56     0.37           28     0.09          120     0.72 __smakebuf
         224     0.64           62     0.41            0     0.00          150     0.90 _bcopy
         210     0.60           45     0.30           98     0.33           30     0.18 std
         203     0.58           64     0.42           28     0.09          105     0.63 _malloc_r
         189     0.54           49     0.33           42     0.14           75     0.45 __swsetup
         149     0.43           49     0.33           14     0.05           75     0.45 _morecore_r
         138     0.40           27     0.18           28     0.09           60     0.36 exit
         134     0.39           21     0.14           14     0.05           60     0.36 __sinit
         129     0.37           18     0.12           42     0.14           45     0.27 _fstat_r
         127     0.37           74     0.49            0     0.00           45     0.27 __wrap_memchr
         113     0.32           25     0.17           42     0.14           30     0.18 _puts_r
         109     0.31           40     0.27           14     0.05           45     0.27 _write_r
         109     0.31           54     0.36           -0    -0.00           45     0.27 _fwalk
         104     0.30           48     0.32           14     0.05           30     0.18 _sbrk_r
         103     0.30           52     0.35           14     0.05           30     0.18 __wrap_strlen
          97     0.28           44     0.29            0     0.00           45     0.27 __swrite
          79     0.23            9     0.06           28     0.09           30     0.18 puts
          58     0.17           22     0.15            0     0.00           30     0.18 __wrap_memmove
          24     0.07            7     0.05            0     0.00           15     0.09 _cleanup_r
           3     0.01            2     0.01            0     0.00            0     0.00 NOP
          -0             0            -0  (others not profiled)

Simulation time  =     0.0020 s
Simulation speed =    33.9791 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


