// Seed: 140925242
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    input supply1 id_6
);
  wire id_8;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    input supply0 id_4
);
  final $unsigned(89);
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_4,
      id_0,
      id_1,
      id_0
  );
endmodule
