Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct  3 02:29:10 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    2           
TIMING-14  Critical Warning  LUT on the clock tree                                 11          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             2           
DPIR-1     Warning           Asynchronous driver check                             1041        
LUTAR-1    Warning           LUT drives async reset alert                          34          
PDRC-190   Warning           Suboptimally placed synchronized register chain       6           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-10  Warning           Missing property on synchronizer                      1           
TIMING-18  Warning           Missing input or output delay                         12          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  4           
ULMTCS-1   Warning           Control Sets use limits recommend reduction           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                97397        0.040        0.000                      0                97397        1.101        0.000                       0                 39422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
base_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_base_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_base_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_base_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
base_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_base_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_base_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_base_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         
cam_pclk                         {0.000 5.208}        10.416          96.006          
clk_fpga_0                       {0.000 4.167}        8.333           120.005         
clk_fpga_1                       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_base_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_base_clk_wiz_0_0          3.959        0.000                      0                  327        0.187        0.000                      0                  327        4.708        0.000                       0                   188  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_base_clk_wiz_0_0            0.520        0.000                      0                19610        0.040        0.000                      0                19610        3.312        0.000                       0                 15890  
  lcd_clk_base_clk_wiz_0_0            24.872        0.000                      0                   85        0.164        0.000                      0                   85       14.499        0.000                       0                    68  
base_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_base_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_base_clk_wiz_1_0_1           8.502        0.000                      0                  268        0.090        0.000                      0                  268        6.234        0.000                       0                   210  
  dvi_clk_x5_base_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  
cam_pclk                               3.991        0.000                      0                  280        0.245        0.000                      0                  280        4.708        0.000                       0                   160  
clk_fpga_0                             1.703        0.000                      0                55014        0.054        0.000                      0                55014        3.036        0.000                       0                 19573  
clk_fpga_1                             6.754        0.000                      0                 7904        0.075        0.000                      0                 7904        9.146        0.000                       0                  3489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_fpga_0                  clk_fpga_0                        1.391        0.000                      0                  219        1.032        0.000                      0                  219  
**async_default**           dvi_clk_base_clk_wiz_1_0_1  dvi_clk_base_clk_wiz_1_0_1       10.905        0.000                      0                   68        0.336        0.000                      0                   68  
**async_default**           isp_pclk_base_clk_wiz_0_0   isp_pclk_base_clk_wiz_0_0         1.456        0.000                      0                14210        0.126        0.000                      0                14210  
**async_default**           lcd_clk_base_clk_wiz_0_0    lcd_clk_base_clk_wiz_0_0         27.246        0.000                      0                   24        0.901        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_base_clk_wiz_0_0
  To Clock:  cam_xclk_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    base_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_base_clk_wiz_0_0
  To Clock:  camif_xclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.705ns (31.531%)  route 3.702ns (68.469%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 14.528 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.995    10.215    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X0Y0          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.306    14.528    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y0          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.278    14.806    
                         clock uncertainty           -0.067    14.739    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    14.174    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.566 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    10.000    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    14.566    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                         clock pessimism              0.278    14.844    
                         clock uncertainty           -0.067    14.776    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    14.462    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.566 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    10.000    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    14.566    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                         clock pessimism              0.278    14.844    
                         clock uncertainty           -0.067    14.776    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    14.462    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.566 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    10.000    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    14.566    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                         clock pessimism              0.278    14.844    
                         clock uncertainty           -0.067    14.776    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    14.462    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.149ns = ( 14.566 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    10.000    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    14.566    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                         clock pessimism              0.278    14.844    
                         clock uncertainty           -0.067    14.776    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    14.462    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.705ns (33.056%)  route 3.453ns (66.944%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 14.538 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.746     9.966    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y5           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.315    14.538    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y5           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/C
                         clock pessimism              0.278    14.815    
                         clock uncertainty           -0.067    14.748    
    SLICE_X4Y5           FDCE (Setup_fdce_C_CE)      -0.314    14.434    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.474ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.705ns (33.870%)  route 3.329ns (66.130%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns = ( 14.380 - 10.416 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     4.808    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     5.241 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     7.142    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     7.261 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324     7.585    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275     7.860 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000     7.860    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.192 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000     8.192    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.408 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482     8.890    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330     9.220 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.622     9.842    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X0Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.158    14.380    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X0Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.568    14.948    
                         clock uncertainty           -0.067    14.881    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.565    14.316    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  4.474    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.630ns (14.635%)  route 3.675ns (85.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.744 - 10.416 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.887     3.971    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDCE (Prop_fdce_C_Q)         0.398     4.369 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.770     7.140    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.232     7.372 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.905     8.276    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.521    12.744    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism              0.278    13.022    
                         clock uncertainty           -0.067    12.955    
    SLICE_X56Y70         FDCE (Setup_fdce_C_CE)      -0.168    12.787    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.630ns (14.635%)  route 3.675ns (85.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.744 - 10.416 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.887     3.971    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDCE (Prop_fdce_C_Q)         0.398     4.369 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.770     7.140    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.232     7.372 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.905     8.276    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.521    12.744    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
                         clock pessimism              0.278    13.022    
                         clock uncertainty           -0.067    12.955    
    SLICE_X56Y70         FDCE (Setup_fdce_C_CE)      -0.168    12.787    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.630ns (14.635%)  route 3.675ns (85.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 12.744 - 10.416 ) 
    Source Clock Delay      (SCD):    3.971ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.977     1.979    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.084 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.887     3.971    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDCE (Prop_fdce_C_Q)         0.398     4.369 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.770     7.140    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.232     7.372 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.905     8.276    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.720    12.139    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.223 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.521    12.744    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism              0.278    13.022    
                         clock uncertainty           -0.067    12.955    
    SLICE_X56Y70         FDCE (Setup_fdce_C_CE)      -0.168    12.787    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.787    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.018%)  route 0.135ns (41.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X43Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDCE (Prop_fdce_C_Q)         0.141     0.704 f  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[6]/Q
                         net (fo=6, routed)           0.135     0.838    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[6]
    SLICE_X42Y1          LUT5 (Prop_lut5_I1_O)        0.045     0.883 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.883    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[0]_i_1_n_0
    SLICE_X42Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X42Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.121     0.697    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.346%)  route 0.091ns (28.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.128     0.691 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/Q
                         net (fo=9, routed)           0.091     0.782    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[3]
    SLICE_X45Y1          LUT6 (Prop_lut6_I2_O)        0.099     0.881 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.881    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[4]_i_1_n_0
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X45Y1          FDCE (Hold_fdce_C_D)         0.092     0.655    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.864%)  route 0.147ns (44.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/Q
                         net (fo=10, routed)          0.147     0.851    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[2]
    SLICE_X44Y1          LUT5 (Prop_lut5_I1_O)        0.045     0.896 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_i_1/O
                         net (fo=1, routed)           0.000     0.896    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href0
    SLICE_X44Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X44Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                         clock pessimism             -0.254     0.576    
    SLICE_X44Y1          FDCE (Hold_fdce_C_D)         0.091     0.667    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.129%)  route 0.151ns (44.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[2]/Q
                         net (fo=10, routed)          0.151     0.855    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[2]
    SLICE_X44Y1          LUT6 (Prop_lut6_I3_O)        0.045     0.900 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_i_1/O
                         net (fo=1, routed)           0.000     0.900    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync0
    SLICE_X44Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X44Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                         clock pessimism             -0.254     0.576    
    SLICE_X44Y1          FDCE (Hold_fdce_C_D)         0.092     0.668    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.185ns (8.753%)  route 1.929ns (91.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X44Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.929     2.632    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.044     2.676 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.676    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.114     1.116    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.172 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.133     2.305    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.305    
    SLICE_X46Y6          FDCE (Hold_fdce_C_D)         0.131     2.436    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.366%)  route 0.179ns (48.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.561     0.563    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X45Y0          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[1]/Q
                         net (fo=8, routed)           0.179     0.883    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[1]
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.048     0.931 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.931    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[3]_i_1_n_0
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.828     0.830    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X45Y1          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]/C
                         clock pessimism             -0.251     0.579    
    SLICE_X45Y1          FDCE (Hold_fdce_C_D)         0.107     0.686    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.278%)  route 0.151ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.796     0.798    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.843 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.413     1.256    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.141     1.397 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/Q
                         net (fo=2, routed)           0.151     1.548    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.114     1.116    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.172 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.389     1.562    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]/C
                         clock pessimism             -0.329     1.232    
    SLICE_X57Y62         FDCE (Hold_fdce_C_D)         0.070     1.302    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.001%)  route 0.172ns (54.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.796     0.798    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.843 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.370     1.213    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X55Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     1.354 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/Q
                         net (fo=3, routed)           0.172     1.526    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.114     1.116    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.172 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.389     1.562    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/C
                         clock pessimism             -0.329     1.232    
    SLICE_X57Y62         FDCE (Hold_fdce_C_D)         0.047     1.279    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.796     0.798    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.843 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.391     1.234    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141     1.375 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/Q
                         net (fo=2, routed)           0.162     1.537    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.114     1.116    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.172 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.371     1.543    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]/C
                         clock pessimism             -0.329     1.214    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.075     1.289    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.685%)  route 0.175ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.796     0.798    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.843 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.370     1.213    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X55Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     1.354 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]/Q
                         net (fo=2, routed)           0.175     1.528    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.114     1.116    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.172 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.389     1.562    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]/C
                         clock pessimism             -0.329     1.232    
    SLICE_X57Y62         FDCE (Hold_fdce_C_D)         0.047     1.279    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X0Y0      base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X0Y3      base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y7    base_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X7Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2       base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y8    base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 3.860ns (56.356%)  route 2.989ns (43.644%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.247 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.347 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.347    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.447 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.447    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.547 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.647 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.647    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.904 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[1]
                         net (fo=3, routed)           0.697     8.601    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_12[1]
    SLICE_X34Y72         LUT3 (Prop_lut3_I2_O)        0.245     8.846 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_25/O
                         net (fo=1, routed)           0.719     9.564    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_25_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.373    10.084    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 3.714ns (54.677%)  route 3.079ns (45.323%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.247 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.347 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.347    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.447 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.447    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.547 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.746 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[2]
                         net (fo=3, routed)           0.705     8.451    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_11[2]
    SLICE_X32Y70         LUT3 (Prop_lut3_I2_O)        0.257     8.708 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_28/O
                         net (fo=1, routed)           0.800     9.508    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_28_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.392    10.065    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_wdata_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 3.813ns (59.604%)  route 2.584ns (40.396%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 9.566 - 8.333 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.935     1.937    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.042 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.546     2.588    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y33         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.713 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.061     5.774    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_rdata[0]
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.105     5.879 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.674     6.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.032 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.032    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.130 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.130    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.228 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.326 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.326    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.424 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.424    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__3_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.522 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.522    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__4_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.620 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.620    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__5_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.885 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6/O[1]
                         net (fo=3, routed)           0.850     8.735    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__6_n_6
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.250     8.985 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_wdata_r[30]_i_1__0/O
                         net (fo=1, routed)           0.000     8.985    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/p_1_in[30]
    SLICE_X42Y83         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_wdata_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.231     9.566    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pclk
    SLICE_X42Y83         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_wdata_r_reg[30]/C
                         clock pessimism              0.000     9.566    
                         clock uncertainty           -0.065     9.501    
    SLICE_X42Y83         FDCE (Setup_fdce_C_D)        0.106     9.607    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/cur_wdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 3.772ns (56.477%)  route 2.907ns (43.523%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.247 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.347 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.347    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.447 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.447    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.547 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.809 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[3]
                         net (fo=3, routed)           0.562     8.370    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_11[3]
    SLICE_X35Y67         LUT3 (Prop_lut3_I2_O)        0.252     8.622 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_27/O
                         net (fo=1, routed)           0.771     9.394    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_27_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.383    10.074    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 3.382ns (50.605%)  route 3.301ns (49.395%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.404 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/O[1]
                         net (fo=3, routed)           0.501     7.905    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_7[1]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.267     8.172 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_45/O
                         net (fo=1, routed)           1.227     9.398    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_45_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.377    10.080    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.080    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 3.662ns (54.962%)  route 3.001ns (45.038%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.247 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.347 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.347    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.447 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.447    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.704 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/O[1]
                         net (fo=3, routed)           0.563     8.267    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_10[1]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.247     8.514 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_33/O
                         net (fo=1, routed)           0.864     9.378    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_33_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.383    10.074    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.829ns (56.857%)  route 2.905ns (43.143%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 10.468 - 8.333 ) 
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.938     1.940    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.105     2.045 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__7/O
                         net (fo=2, routed)           0.543     2.587    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.712 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.685     5.398    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/ping_rdata[0]
    SLICE_X36Y76         LUT5 (Prop_lut5_I4_O)        0.105     5.503 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.625     6.127    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X34Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.621 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.621    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.721 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.721    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.821 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.821    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.921 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.921    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.021 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.021    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.121 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.121    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.221 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__5_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.478 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__6/O[1]
                         net (fo=3, routed)           0.557     8.035    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/O[1]
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.248     8.283 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_36__5/O
                         net (fo=1, routed)           1.038     9.322    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_36__5_n_0
    RAMB18_X2Y31         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.589     9.924    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X32Y77         LUT3 (Prop_lut3_I0_O)        0.084    10.008 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.460    10.468    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X2Y31         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.468    
                         clock uncertainty           -0.065    10.403    
    RAMB18_X2Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.376    10.027    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 3.763ns (56.719%)  route 2.871ns (43.281%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.247 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.247    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.347 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.347    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.447 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.447    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.547 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.547    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.804 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/O[1]
                         net (fo=3, routed)           0.687     8.491    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_11[1]
    SLICE_X32Y68         LUT3 (Prop_lut3_I2_O)        0.248     8.739 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_29/O
                         net (fo=1, routed)           0.611     9.350    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_29_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.395    10.062    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 3.391ns (51.307%)  route 3.218ns (48.693%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 10.523 - 8.333 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.966     1.968    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.105     2.073 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__2/O
                         net (fo=2, routed)           0.642     2.715    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y14         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     4.840 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DOBDO[1]
                         net (fo=2, routed)           0.839     5.679    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/DOBDO[1]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.105     5.784 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_5/O
                         net (fo=1, routed)           0.735     6.519    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_42
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     7.047 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.147 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.409 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/O[3]
                         net (fo=3, routed)           0.500     7.909    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_7[3]
    SLICE_X32Y66         LUT3 (Prop_lut3_I2_O)        0.271     8.180 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_43/O
                         net (fo=1, routed)           1.144     9.324    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_43_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.583     9.918    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.084    10.002 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.520    10.523    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y13         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.523    
                         clock uncertainty           -0.065    10.457    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.392    10.065    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 3.335ns (46.586%)  route 3.824ns (53.414%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 10.632 - 8.333 ) 
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.935     1.937    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pclk
    SLICE_X33Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.042 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.546     2.588    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X2Y33         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.713 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.061     5.774    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_rdata[0]
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.105     5.879 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/_carry_i_1__0/O
                         net (fo=1, routed)           0.674     6.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram_n_34
    SLICE_X39Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.032 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.032    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.130 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.130    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__0_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.228 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.228    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.408 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/_carry__2/O[0]
                         net (fo=3, routed)           0.689     8.097    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_42[0]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.249     8.346 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_21__1/O
                         net (fo=1, routed)           1.401     9.747    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_21__1_n_0
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.574     9.909    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pclk
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.097    10.006 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.626    10.632    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/ping_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.632    
                         clock uncertainty           -0.065    10.567    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.069    10.498    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.498    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  0.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.304ns (9.671%)  route 2.839ns (90.329%))
  Logic Levels:           0  
  Clock Path Skew:        2.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.259ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     1.350    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.501 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    -0.075    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.358     1.360    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X99Y34         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y34         FDRE (Prop_fdre_C_Q)         0.304     1.664 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[4]/Q
                         net (fo=1, routed)           2.839     4.503    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[23]_0[4]
    SLICE_X98Y33         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.963     1.965    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.105     2.070 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.591     2.660    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     2.745 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.259    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X98Y33         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]/C
                         clock pessimism              0.000     4.259    
    SLICE_X98Y33         FDCE (Hold_fdce_C_D)         0.204     4.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.463    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.141ns (7.772%)  route 1.673ns (92.228%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.583     0.585    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X75Y12         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y12         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[2]/Q
                         net (fo=1, routed)           1.673     2.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[23]_0[2]
    SLICE_X71Y11         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.850     2.278    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X71Y11         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[2]/C
                         clock pessimism              0.000     2.278    
    SLICE_X71Y11         FDCE (Hold_fdce_C_D)         0.071     2.349    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.256ns (13.104%)  route 1.698ns (86.896%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.610     0.612    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X99Y38         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_h_reg[0]/Q
                         net (fo=3, routed)           1.698     2.450    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_0[0]
    SLICE_X96Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.495 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[3]_i_9/O
                         net (fo=1, routed)           0.000     2.495    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[3]_i_9_n_0
    SLICE_X96Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.565 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.565    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[3]_i_1_n_7
    SLICE_X96Y38         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.879     2.380    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X96Y38         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]/C
                         clock pessimism              0.000     2.380    
    SLICE_X96Y38         FDCE (Hold_fdce_C_D)         0.134     2.514    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_bg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.141ns (7.870%)  route 1.651ns (92.130%))
  Logic Levels:           0  
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.577     0.579    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X63Y17         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_bg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_bg_reg[19]/Q
                         net (fo=1, routed)           1.651     2.370    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[23]_0[19]
    SLICE_X64Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.844     2.272    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X64Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[19]/C
                         clock pessimism              0.000     2.272    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.047     2.319    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.256ns (13.098%)  route 1.698ns (86.902%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.610     0.612    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X99Y39         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y39         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[4]/Q
                         net (fo=5, routed)           1.698     2.451    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[4]
    SLICE_X96Y39         LUT3 (Prop_lut3_I2_O)        0.045     2.496 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_9/O
                         net (fo=1, routed)           0.000     2.496    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[7]_i_9_n_0
    SLICE_X96Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.566 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.566    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[7]_i_1_n_7
    SLICE_X96Y39         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.879     2.380    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X96Y39         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[4]/C
                         clock pessimism              0.000     2.380    
    SLICE_X96Y39         FDCE (Hold_fdce_C_D)         0.134     2.514    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.186ns (10.139%)  route 1.649ns (89.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.582     0.584    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/pclk
    SLICE_X85Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y16         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[19]/Q
                         net (fo=2, routed)           1.649     2.373    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/Q[19]
    SLICE_X74Y15         LUT4 (Prop_lut4_I3_O)        0.045     2.418 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_reg[19]_i_1__3/O
                         net (fo=1, routed)           0.000     2.418    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/D[19]
    SLICE_X74Y15         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.847     2.275    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X74Y15         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]/C
                         clock pessimism              0.000     2.275    
    SLICE_X74Y15         FDCE (Hold_fdce_C_D)         0.091     2.366    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.256ns (13.840%)  route 1.594ns (86.160%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.584     0.586    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X77Y11         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y11         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[0]/Q
                         net (fo=5, routed)           1.594     2.320    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[0]
    SLICE_X67Y9          LUT3 (Prop_lut3_I2_O)        0.045     2.365 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[3]_i_9/O
                         net (fo=1, routed)           0.000     2.365    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[3]_i_9_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.435 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.435    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[3]_i_1_n_7
    SLICE_X67Y9          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.850     2.278    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X67Y9          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]/C
                         clock pessimism              0.000     2.278    
    SLICE_X67Y9          FDCE (Hold_fdce_C_D)         0.105     2.383    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 0.256ns (13.096%)  route 1.699ns (86.904%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.608     0.610    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X101Y35        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y35        FDRE (Prop_fdre_C_Q)         0.141     0.751 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[0]/Q
                         net (fo=3, routed)           1.699     2.449    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[0]
    SLICE_X98Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.494 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[3]_i_9/O
                         net (fo=1, routed)           0.000     2.494    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[3]_i_9_n_0
    SLICE_X98Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.564 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.564    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]_i_1_n_7
    SLICE_X98Y35         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.876     2.377    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X98Y35         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/C
                         clock pessimism              0.000     2.377    
    SLICE_X98Y35         FDCE (Hold_fdce_C_D)         0.134     2.511    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.209ns (11.369%)  route 1.629ns (88.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.585     0.587    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/pclk
    SLICE_X86Y12         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y12         FDCE (Prop_fdce_C_Q)         0.164     0.751 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_crop_i0/data_reg_reg[2]/Q
                         net (fo=2, routed)           1.629     2.380    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/Q[2]
    SLICE_X85Y12         LUT4 (Prop_lut4_I3_O)        0.045     2.425 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/data_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.425    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/D[2]
    SLICE_X85Y12         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.852     2.280    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X85Y12         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]/C
                         clock pessimism              0.000     2.280    
    SLICE_X85Y12         FDCE (Hold_fdce_C_D)         0.092     2.372    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.128ns (7.253%)  route 1.637ns (92.747%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.579     0.581    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X69Y17         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y17         FDRE (Prop_fdre_C_Q)         0.128     0.709 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[17]/Q
                         net (fo=1, routed)           1.637     2.345    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[23]_0[17]
    SLICE_X70Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.845     2.273    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X70Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[17]/C
                         clock pessimism              0.000     2.273    
    SLICE_X70Y16         FDCE (Hold_fdce_C_D)         0.019     2.292    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y14     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y13     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y36     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y36     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y37     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y37     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y30     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y30     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y31     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y31     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_57/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X38Y72     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X82Y93     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_38/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.167       3.313      SLICE_X82Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X82Y96     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]_srl6_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_44/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.872ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.171ns (25.613%)  route 3.401ns (74.387%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 31.364 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.627     6.122    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rd_flag
    RAMB36_X0Y8          RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.363    31.364    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X0Y8          RAMB36E1                                     r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.096    31.460    
                         clock uncertainty           -0.079    31.381    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    30.994    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         30.994    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 24.872    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.171ns (27.031%)  route 3.161ns (72.969%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.387     5.882    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                         clock pessimism              0.131    31.522    
                         clock uncertainty           -0.079    31.443    
    SLICE_X5Y37          FDCE (Setup_fdce_C_CE)      -0.168    31.275    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[10]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 25.393    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.171ns (27.031%)  route 3.161ns (72.969%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.387     5.882    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                         clock pessimism              0.131    31.522    
                         clock uncertainty           -0.079    31.443    
    SLICE_X5Y37          FDCE (Setup_fdce_C_CE)      -0.168    31.275    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 25.393    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.171ns (27.031%)  route 3.161ns (72.969%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.387     5.882    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                         clock pessimism              0.131    31.522    
                         clock uncertainty           -0.079    31.443    
    SLICE_X5Y37          FDCE (Setup_fdce_C_CE)      -0.168    31.275    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 25.393    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.171ns (27.031%)  route 3.161ns (72.969%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.387     5.882    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                         clock pessimism              0.131    31.522    
                         clock uncertainty           -0.079    31.443    
    SLICE_X5Y37          FDCE (Setup_fdce_C_CE)      -0.168    31.275    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[8]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 25.393    

Slack (MET) :             25.393ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.171ns (27.031%)  route 3.161ns (72.969%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.387     5.882    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X5Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                         clock pessimism              0.131    31.522    
                         clock uncertainty           -0.079    31.443    
    SLICE_X5Y37          FDCE (Setup_fdce_C_CE)      -0.168    31.275    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -5.882    
  -------------------------------------------------------------------
                         slack                                 25.393    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.171ns (26.828%)  route 3.194ns (73.172%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.420     5.915    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                         clock pessimism              0.158    31.549    
                         clock uncertainty           -0.079    31.470    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.136    31.334    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         31.334    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 25.419    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.171ns (26.828%)  route 3.194ns (73.172%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.420     5.915    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                         clock pessimism              0.158    31.549    
                         clock uncertainty           -0.079    31.470    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.136    31.334    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         31.334    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 25.419    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.171ns (26.828%)  route 3.194ns (73.172%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.420     5.915    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]/C
                         clock pessimism              0.158    31.549    
                         clock uncertainty           -0.079    31.470    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.136    31.334    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         31.334    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 25.419    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.171ns (26.828%)  route 3.194ns (73.172%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 31.391 - 29.999 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.548     1.550    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDCE (Prop_fdce_C_Q)         0.433     1.983 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[1]/Q
                         net (fo=11, routed)          0.830     2.813    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/raddr_reg[1]
    SLICE_X7Y35          LUT5 (Prop_lut5_I1_O)        0.105     2.918 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7/O
                         net (fo=1, routed)           1.192     4.110    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_7_n_0
    SLICE_X6Y35          LUT4 (Prop_lut4_I3_O)        0.105     4.215 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram_n_34
    SLICE_X6Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     4.638 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.751     5.390    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.105     5.495 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg_i_2/O
                         net (fo=12, routed)          0.420     5.915    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.390    31.391    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                         clock pessimism              0.158    31.549    
                         clock uncertainty           -0.079    31.470    
    SLICE_X6Y38          FDCE (Setup_fdce_C_CE)      -0.136    31.334    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         31.334    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 25.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.619     0.621    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y36          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/Q
                         net (fo=1, routed)           0.108     0.870    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[4]
    SLICE_X7Y35          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.887     0.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y35          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/C
                         clock pessimism             -0.253     0.636    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.070     0.706    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.619     0.621    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y36          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[2]/Q
                         net (fo=1, routed)           0.108     0.870    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[2]
    SLICE_X7Y36          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.887     0.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y36          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]/C
                         clock pessimism             -0.268     0.621    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.072     0.693    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.255%)  route 0.140ns (49.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.619     0.621    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y36          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.762 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[0]/Q
                         net (fo=1, routed)           0.140     0.901    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[0]
    SLICE_X6Y35          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.887     0.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X6Y35          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]/C
                         clock pessimism             -0.253     0.636    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.085     0.721    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.464%)  route 0.140ns (42.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/Q
                         net (fo=7, routed)           0.140     0.905    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[0]
    SLICE_X0Y41          LUT5 (Prop_lut5_I3_O)        0.048     0.953 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.953    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[3]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.892     0.894    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]/C
                         clock pessimism             -0.257     0.637    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.131     0.768    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.532%)  route 0.051ns (18.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.128     0.751 r  base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg/Q
                         net (fo=1, routed)           0.051     0.802    base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2
    SLICE_X1Y39          LUT2 (Prop_lut2_I0_O)        0.099     0.901 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_i_1/O
                         net (fo=1, routed)           0.000     0.901    base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_i_1_n_0
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                         clock pessimism             -0.270     0.623    
    SLICE_X1Y39          FDCE (Hold_fdce_C_D)         0.092     0.715    base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.017%)  route 0.159ns (52.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.620     0.622    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X7Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     0.763 r  base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1_reg/Q
                         net (fo=1, routed)           0.159     0.921    base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg/C
                         clock pessimism             -0.233     0.660    
    SLICE_X1Y39          FDCE (Hold_fdce_C_D)         0.075     0.735    base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull2_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.072%)  route 0.140ns (42.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/Q
                         net (fo=7, routed)           0.140     0.905    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[0]
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.045     0.950 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.950    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[2]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.892     0.894    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]/C
                         clock pessimism             -0.257     0.637    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.120     0.757    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.381%)  route 0.144ns (43.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/Q
                         net (fo=7, routed)           0.144     0.909    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[0]
    SLICE_X0Y41          LUT6 (Prop_lut6_I3_O)        0.045     0.954 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.954    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[4]_i_1_n_0
    SLICE_X0Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.892     0.894    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]/C
                         clock pessimism             -0.257     0.637    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.121     0.758    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.529%)  route 0.116ns (47.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.619     0.621    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y36          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.128     0.749 r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[5]/Q
                         net (fo=1, routed)           0.116     0.864    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr1[5]
    SLICE_X7Y35          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.887     0.889    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X7Y35          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]/C
                         clock pessimism             -0.253     0.636    
    SLICE_X7Y35          FDCE (Hold_fdce_C_D)         0.019     0.655    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/D
                            (rising edge-triggered cell FDPE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.622     0.624    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y40          FDRE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/Q
                         net (fo=1, routed)           0.135     0.899    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.045     0.944 r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/frmsync_req_i_1/O
                         net (fo=1, routed)           0.000     0.944    base_i/axis_to_video_1/inst/axis_to_video_inst/timing_n_3
    SLICE_X1Y39          FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDPE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
                         clock pessimism             -0.254     0.639    
    SLICE_X1Y39          FDPE (Hold_fdpe_C_D)         0.091     0.730    base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X0Y8      base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         29.999      28.999     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         29.999      28.999     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X1Y40      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         29.999      28.999     SLICE_X7Y37      base_i/axis_to_video_1/inst/axis_to_video_inst/w2r_wfull1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X1Y40      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X1Y40      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/active_video_r_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/frmsync_req_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X4Y49      base_i/axis_to_video_1/inst/axis_to_video_inst/hsync_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         14.999      14.499     SLICE_X1Y39      base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X1Y40      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X1Y40      base_i/axis_to_video_1/inst/axis_to_video_inst/vsync_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_1_0_1
  To Clock:  clkfbout_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y9    base_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.151ns (24.634%)  route 3.521ns (75.366%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.738     6.344    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                         clock pessimism              0.145    15.114    
                         clock uncertainty           -0.100    15.014    
    SLICE_X105Y115       FDCE (Setup_fdce_C_CE)      -0.168    14.846    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.151ns (24.634%)  route 3.521ns (75.366%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.738     6.344    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]/C
                         clock pessimism              0.145    15.114    
                         clock uncertainty           -0.100    15.014    
    SLICE_X105Y115       FDCE (Setup_fdce_C_CE)      -0.168    14.846    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.151ns (24.634%)  route 3.521ns (75.366%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.738     6.344    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]/C
                         clock pessimism              0.145    15.114    
                         clock uncertainty           -0.100    15.014    
    SLICE_X105Y115       FDCE (Setup_fdce_C_CE)      -0.168    14.846    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.151ns (24.634%)  route 3.521ns (75.366%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.738     6.344    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]/C
                         clock pessimism              0.145    15.114    
                         clock uncertainty           -0.100    15.014    
    SLICE_X105Y115       FDCE (Setup_fdce_C_CE)      -0.168    14.846    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.151ns (25.880%)  route 3.297ns (74.120%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 15.008 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.514     6.120    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rd_flag
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.539    15.008    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.145    15.153    
                         clock uncertainty           -0.100    15.053    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.666    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.151ns (25.990%)  route 3.278ns (74.009%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 15.002 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.495     6.101    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rd_flag
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.533    15.002    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB18_X5Y48         RAMB18E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.145    15.147    
                         clock uncertainty           -0.100    15.047    
    RAMB18_X5Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.660    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.151ns (25.216%)  route 3.413ns (74.784%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.631     6.236    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]/C
                         clock pessimism              0.170    15.139    
                         clock uncertainty           -0.100    15.039    
    SLICE_X105Y116       FDCE (Setup_fdce_C_CE)      -0.168    14.871    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.151ns (25.216%)  route 3.413ns (74.784%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.631     6.236    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                         clock pessimism              0.170    15.139    
                         clock uncertainty           -0.100    15.039    
    SLICE_X105Y116       FDCE (Setup_fdce_C_CE)      -0.168    14.871    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.151ns (25.216%)  route 3.413ns (74.784%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.631     6.236    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                         clock pessimism              0.170    15.139    
                         clock uncertainty           -0.100    15.039    
    SLICE_X105Y116       FDCE (Setup_fdce_C_CE)      -0.168    14.871    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  8.635    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.151ns (25.216%)  route 3.413ns (74.784%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 14.969 - 13.467 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.670     1.672    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.379     2.051 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[6]/Q
                         net (fo=7, routed)           1.186     3.237    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[6]
    SLICE_X107Y119       LUT5 (Prop_lut5_I3_O)        0.105     3.342 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6/O
                         net (fo=1, routed)           0.798     4.140    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_6_n_0
    SLICE_X106Y119       LUT4 (Prop_lut4_I3_O)        0.105     4.245 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/rempty_carry_i_3/O
                         net (fo=1, routed)           0.000     4.245    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_33
    SLICE_X106Y119       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.702 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rempty_carry/CO[3]
                         net (fo=1, routed)           0.799     5.501    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/underflow
    SLICE_X107Y119       LUT4 (Prop_lut4_I3_O)        0.105     5.606 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1_i_2/O
                         net (fo=14, routed)          0.631     6.236    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/rd_flag
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.500    14.969    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                         clock pessimism              0.170    15.139    
                         clock uncertainty           -0.100    15.039    
    SLICE_X105Y116       FDCE (Setup_fdce_C_CE)      -0.168    14.871    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  8.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.161%)  route 0.186ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDCE (Prop_fdce_C_Q)         0.141     0.829 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[9]/Q
                         net (fo=7, routed)           0.186     1.015    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[9]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.743%)  route 0.223ns (61.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDCE (Prop_fdce_C_Q)         0.141     0.829 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[8]/Q
                         net (fo=6, routed)           0.223     1.052    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[8]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.375%)  route 0.226ns (61.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.687     0.689    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.141     0.830 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[7]/Q
                         net (fo=7, routed)           0.226     1.057    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[7]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.010%)  route 0.230ns (61.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.686     0.688    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y117       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y117       FDCE (Prop_fdce_C_Q)         0.141     0.829 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[10]/Q
                         net (fo=6, routed)           0.230     1.059    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[10]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.373%)  route 0.236ns (62.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.687     0.689    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y116       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDCE (Prop_fdce_C_Q)         0.141     0.830 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[5]/Q
                         net (fo=6, routed)           0.236     1.066    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[5]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.225%)  route 0.238ns (62.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.688     0.690    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X105Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDCE (Prop_fdce_C_Q)         0.141     0.831 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/raddr_reg[0]/Q
                         net (fo=5, routed)           0.238     1.069    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/raddr_reg[0]
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.999     1.001    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/vid_clk
    RAMB36_X5Y23         RAMB36E1                                     r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.259     0.742    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.925    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.868%)  route 0.049ns (19.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.713     0.715    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y118       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164     0.879 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.049     0.929    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg_n_0_[4]
    SLICE_X113Y118       LUT5 (Prop_lut5_I4_O)        0.045     0.974 r  base_i/DVI_Transmitter_0/inst/encoder_g/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.974    base_i/DVI_Transmitter_0/inst/encoder_g/dout[4]_i_1__0_n_0
    SLICE_X113Y118       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.987     0.989    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y118       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]/C
                         clock pessimism             -0.261     0.728    
    SLICE_X113Y118       FDCE (Hold_fdce_C_D)         0.092     0.820    base_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X107Y120       FDRE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y120       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  base_i/axis_to_video_2/inst/axis_to_video_inst/vsync_r_reg/Q
                         net (fo=2, routed)           0.126     0.979    base_i/DVI_Transmitter_0/inst/encoder_b/video_vsync
    SLICE_X111Y120       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.985     0.987    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y120       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
                         clock pessimism             -0.238     0.749    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.070     0.819    base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.307%)  route 0.117ns (38.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.714     0.716    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y117       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  base_i/DVI_Transmitter_0/inst/encoder_g/din_q_reg[4]/Q
                         net (fo=6, routed)           0.117     0.974    base_i/DVI_Transmitter_0/inst/encoder_g/p_0_in2_in
    SLICE_X112Y118       LUT5 (Prop_lut5_I2_O)        0.045     1.019 r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.019    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg[5]_i_1__0_n_0
    SLICE_X112Y118       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.987     0.989    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y118       FDRE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]/C
                         clock pessimism             -0.260     0.729    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.121     0.850    base_i/DVI_Transmitter_0/inst/encoder_g/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X106Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDCE (Prop_fdce_C_Q)         0.141     0.853 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1_reg[4]/Q
                         net (fo=1, routed)           0.114     0.967    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr1[4]
    SLICE_X107Y119       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.983     0.985    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/vid_clk
    SLICE_X107Y119       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]/C
                         clock pessimism             -0.258     0.727    
    SLICE_X107Y119       FDCE (Hold_fdce_C_D)         0.070     0.797    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/w2r_wptr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X5Y23     base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X5Y48     base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    base_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y124   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y124   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y123   base_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   base_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y124   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X110Y124   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    base_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.666    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        3.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 1.705ns (31.531%)  route 3.702ns (68.469%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.304ns = ( 16.720 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.995    12.652    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB36_X0Y0          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.306    16.720    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB36_X0Y0          RAMB36E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
                         clock pessimism              0.522    17.243    
                         clock uncertainty           -0.035    17.207    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    16.642    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         16.642    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 16.758 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    12.436    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    16.758    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]/C
                         clock pessimism              0.522    17.280    
                         clock uncertainty           -0.035    17.245    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    16.931    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 16.758 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    12.436    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    16.758    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]/C
                         clock pessimism              0.522    17.280    
                         clock uncertainty           -0.035    17.245    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    16.931    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 16.758 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    12.436    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    16.758    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]/C
                         clock pessimism              0.522    17.280    
                         clock uncertainty           -0.035    17.245    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    16.931    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.705ns (32.839%)  route 3.487ns (67.161%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 16.758 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.780    12.436    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.343    16.758    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y2           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]/C
                         clock pessimism              0.522    17.280    
                         clock uncertainty           -0.035    17.245    
    SLICE_X4Y2           FDCE (Setup_fdce_C_CE)      -0.314    16.931    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.705ns (33.056%)  route 3.453ns (66.944%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 16.729 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.746    12.402    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wr_flag
    SLICE_X4Y5           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.315    16.729    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y5           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]/C
                         clock pessimism              0.522    17.252    
                         clock uncertainty           -0.035    17.216    
    SLICE_X4Y5           FDCE (Setup_fdce_C_CE)      -0.314    16.902    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[12]
  -------------------------------------------------------------------
                         required time                         16.902    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.705ns (33.870%)  route 3.329ns (66.130%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 16.572 - 10.416 ) 
    Source Clock Delay      (SCD):    7.244ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.723     7.244    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/vid_clk
    SLICE_X4Y4           FDCE                                         r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.433     7.677 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]/Q
                         net (fo=7, routed)           1.901     9.578    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/waddr_reg[9]
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.119     9.697 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6/O
                         net (fo=1, routed)           0.324    10.021    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_6_n_0
    SLICE_X5Y3           LUT4 (Prop_lut4_I3_O)        0.275    10.296 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2/O
                         net (fo=1, routed)           0.000    10.296    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_i_2_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.628 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry/CO[3]
                         net (fo=1, routed)           0.000    10.628    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    10.844 f  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/wfull_carry__0/CO[0]
                         net (fo=1, routed)           0.482    11.326    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/overflow
    SLICE_X6Y5           LUT3 (Prop_lut3_I2_O)        0.330    11.656 r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0_i_1/O
                         net (fo=15, routed)          0.622    12.278    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/wr_flag
    RAMB18_X0Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         2.158    16.572    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/vid_clk
    RAMB18_X0Y3          RAMB18E1                                     r  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
                         clock pessimism              0.812    17.384    
                         clock uncertainty           -0.035    17.349    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.565    16.784    base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         16.784    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.630ns (14.635%)  route 3.675ns (85.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.936 - 10.416 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.887     6.408    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDCE (Prop_fdce_C_Q)         0.398     6.806 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.770     9.576    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.232     9.808 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.905    10.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.521    14.936    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism              0.522    15.458    
                         clock uncertainty           -0.035    15.423    
    SLICE_X56Y70         FDCE (Setup_fdce_C_CE)      -0.168    15.255    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.630ns (14.635%)  route 3.675ns (85.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.936 - 10.416 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.887     6.408    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDCE (Prop_fdce_C_Q)         0.398     6.806 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.770     9.576    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.232     9.808 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.905    10.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.521    14.936    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
                         clock pessimism              0.522    15.458    
                         clock uncertainty           -0.035    15.423    
    SLICE_X56Y70         FDCE (Setup_fdce_C_CE)      -0.168    15.255    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 0.630ns (14.635%)  route 3.675ns (85.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.520ns = ( 14.936 - 10.416 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.961     4.416    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.521 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         1.887     6.408    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X46Y6          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDCE (Prop_fdce_C_Q)         0.398     6.806 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=25, routed)          2.770     9.576    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X57Y62         LUT2 (Prop_lut2_I0_O)        0.232     9.808 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.905    10.713    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.526    14.331    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.415 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.521    14.936    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism              0.522    15.458    
                         clock uncertainty           -0.035    15.423    
    SLICE_X56Y70         FDCE (Setup_fdce_C_CE)      -0.168    15.255    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  4.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.278%)  route 0.151ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.413     2.306    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.141     2.447 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]/Q
                         net (fo=2, routed)           0.151     2.598    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[1]
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.389     2.711    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]/C
                         clock pessimism             -0.428     2.283    
    SLICE_X57Y62         FDCE (Hold_fdce_C_D)         0.070     2.353    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.001%)  route 0.172ns (54.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.370     2.263    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X55Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     2.404 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]/Q
                         net (fo=3, routed)           0.172     2.577    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[0]
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.389     2.711    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]/C
                         clock pessimism             -0.428     2.283    
    SLICE_X57Y62         FDCE (Hold_fdce_C_D)         0.047     2.330    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.506%)  route 0.162ns (53.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.391     2.284    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141     2.425 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]/Q
                         net (fo=2, routed)           0.162     2.588    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[10]
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.371     2.693    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]/C
                         clock pessimism             -0.428     2.264    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.075     2.339    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.685%)  route 0.175ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.370     2.263    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X55Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     2.404 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]/Q
                         net (fo=2, routed)           0.175     2.579    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[1]
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.389     2.711    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]/C
                         clock pessimism             -0.428     2.283    
    SLICE_X57Y62         FDCE (Hold_fdce_C_D)         0.047     2.330    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.617%)  route 0.161ns (53.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.391     2.284    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141     2.425 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/Q
                         net (fo=2, routed)           0.161     2.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.371     2.693    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[8]/C
                         clock pessimism             -0.428     2.264    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.060     2.324    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.302     2.196    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.141     2.337 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/Q
                         net (fo=2, routed)           0.127     2.464    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.575 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.575    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]_i_1_n_5
    SLICE_X56Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.341     2.663    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y69         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/C
                         clock pessimism             -0.467     2.196    
    SLICE_X56Y69         FDCE (Hold_fdce_C_D)         0.105     2.301    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.326     2.220    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.141     2.361 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/Q
                         net (fo=2, routed)           0.129     2.490    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.601 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.601    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_5
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.365     2.687    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y70         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism             -0.467     2.220    
    SLICE_X56Y70         FDCE (Hold_fdce_C_D)         0.105     2.325    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.267     2.161    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDCE (Prop_fdce_C_Q)         0.141     2.302 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]/Q
                         net (fo=2, routed)           0.129     2.431    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.542 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.542    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[20]_i_1_n_5
    SLICE_X56Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.296     2.618    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y68         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]/C
                         clock pessimism             -0.457     2.161    
    SLICE_X56Y68         FDCE (Hold_fdce_C_D)         0.105     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.552%)  route 0.169ns (54.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.391     2.284    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDCE (Prop_fdce_C_Q)         0.141     2.425 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[9]/Q
                         net (fo=2, routed)           0.169     2.594    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[9]
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.371     2.693    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X58Y65         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[9]/C
                         clock pessimism             -0.428     2.264    
    SLICE_X58Y65         FDCE (Hold_fdce_C_D)         0.053     2.317    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.745%)  route 0.197ns (58.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.557     1.848    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.893 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.365     2.258    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X57Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDCE (Prop_fdce_C_Q)         0.141     2.399 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]/Q
                         net (fo=2, routed)           0.197     2.596    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[13]
    SLICE_X56Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.786     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.322 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=160, routed)         0.358     2.679    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk_0
    SLICE_X56Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]/C
                         clock pessimism             -0.438     2.241    
    SLICE_X56Y67         FDCE (Hold_fdce_C_D)         0.075     2.316    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_height_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X0Y0  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X0Y3  base_i/video_to_axis_0/inst/video_to_axis_inst/fifo/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X7Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.416      9.416      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X7Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/frmsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y5   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_active_video_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X8Y2   base_i/video_to_axis_0/inst/video_to_axis_inst/prev_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 1.207ns (20.314%)  route 4.735ns (79.686%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 10.627 - 8.333 ) 
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.669     2.748    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/aclk
    SLICE_X104Y115       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       FDCE (Prop_fdce_C_Q)         0.433     3.181 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/waddr_reg[1]/Q
                         net (fo=7, routed)           1.015     4.196    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/waddr_reg[1]
    SLICE_X106Y117       LUT5 (Prop_lut5_I0_O)        0.105     4.301 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_7/O
                         net (fo=1, routed)           0.313     4.614    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_7_n_0
    SLICE_X107Y117       LUT4 (Prop_lut4_I3_O)        0.105     4.719 r  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram/wfull_carry_i_4/O
                         net (fo=1, routed)           0.000     4.719    base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/ram_n_4
    SLICE_X107Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.159 f  base_i/axis_to_video_2/inst/axis_to_video_inst/fifo/wfull_carry/CO[3]
                         net (fo=13, routed)          2.834     7.993    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X87Y48         LUT3 (Prop_lut3_I0_O)        0.124     8.117 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_valid_i_1/O
                         net (fo=1, routed)           0.572     8.690    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg_0
    SLICE_X85Y43         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.312    10.627    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/m_axis_mm2s_aclk
    SLICE_X85Y43         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg/C
                         clock pessimism              0.097    10.724    
                         clock uncertainty           -0.130    10.594    
    SLICE_X85Y43         FDRE (Setup_fdre_C_D)       -0.201    10.393    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_reg
  -------------------------------------------------------------------
                         required time                         10.393    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.984ns (15.651%)  route 5.303ns (84.349%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.485     2.564    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X9Y5           FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.379     2.943 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/Q
                         net (fo=9, routed)           1.904     4.847    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tuser_signal
    SLICE_X52Y29         LUT3 (Prop_lut3_I1_O)        0.127     4.974 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2/O
                         net (fo=4, routed)           0.463     5.437    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s2mm_tuser_fsync_top14_out
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.268     5.705 f  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_last_reg_out_i_4/O
                         net (fo=2, routed)           0.461     6.166    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_user_reg_out_reg[0]_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.105     6.271 f  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_3__0/O
                         net (fo=3, routed)           1.610     7.881    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tready_signal
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.105     7.986 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_dup_i_1__0/O
                         net (fo=2, routed)           0.865     8.851    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_dup_i_1__0_n_0
    SLICE_X21Y13         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X21Y13         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg/C
                         clock pessimism              0.193    10.829    
                         clock uncertainty           -0.130    10.699    
    SLICE_X21Y13         FDRE (Setup_fdre_C_D)       -0.032    10.667    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 0.611ns (10.759%)  route 5.068ns (89.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 10.562 - 8.333 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.463     2.542    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X24Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.348     2.890 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=40, routed)          1.998     4.888    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.263     5.151 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1__0/O
                         net (fo=313, routed)         3.070     8.221    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_stream_rst
    SLICE_X32Y32         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.247    10.562    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X32Y32         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg/C
                         clock pessimism              0.193    10.755    
                         clock uncertainty           -0.130    10.625    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.585    10.040    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_eop_reg_reg
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.268ns (20.770%)  route 4.837ns (79.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.546     2.625    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y15          FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDSE (Prop_fdse_C_Q)         0.379     3.004 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.153     4.157    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X27Y20         LUT5 (Prop_lut5_I3_O)        0.105     4.262 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.580     4.843    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.105     4.948 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.615     5.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.126     5.689 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          1.123     6.811    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.278     7.089 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.742     7.831    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.275     8.106 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1/O
                         net (fo=10, routed)          0.624     8.730    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[4]_2
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][0]/C
                         clock pessimism              0.193    10.829    
                         clock uncertainty           -0.130    10.699    
    SLICE_X8Y17          FDRE (Setup_fdre_C_CE)      -0.136    10.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.268ns (20.770%)  route 4.837ns (79.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.546     2.625    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y15          FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDSE (Prop_fdse_C_Q)         0.379     3.004 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.153     4.157    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X27Y20         LUT5 (Prop_lut5_I3_O)        0.105     4.262 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.580     4.843    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.105     4.948 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.615     5.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.126     5.689 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          1.123     6.811    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.278     7.089 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.742     7.831    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.275     8.106 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1/O
                         net (fo=10, routed)          0.624     8.730    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[4]_2
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][2]/C
                         clock pessimism              0.193    10.829    
                         clock uncertainty           -0.130    10.699    
    SLICE_X8Y17          FDRE (Setup_fdre_C_CE)      -0.136    10.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.268ns (20.770%)  route 4.837ns (79.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.546     2.625    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y15          FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDSE (Prop_fdse_C_Q)         0.379     3.004 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.153     4.157    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X27Y20         LUT5 (Prop_lut5_I3_O)        0.105     4.262 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.580     4.843    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.105     4.948 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.615     5.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.126     5.689 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          1.123     6.811    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.278     7.089 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.742     7.831    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.275     8.106 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1/O
                         net (fo=10, routed)          0.624     8.730    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[4]_2
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][3]/C
                         clock pessimism              0.193    10.829    
                         clock uncertainty           -0.130    10.699    
    SLICE_X8Y17          FDRE (Setup_fdre_C_CE)      -0.136    10.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.268ns (20.770%)  route 4.837ns (79.230%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.303ns = ( 10.636 - 8.333 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.546     2.625    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y15          FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDSE (Prop_fdse_C_Q)         0.379     3.004 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.153     4.157    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X27Y20         LUT5 (Prop_lut5_I3_O)        0.105     4.262 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.580     4.843    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.105     4.948 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.615     5.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.126     5.689 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          1.123     6.811    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.278     7.089 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.742     7.831    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.275     8.106 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1/O
                         net (fo=10, routed)          0.624     8.730    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[4]_2
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.321    10.636    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y17          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]/C
                         clock pessimism              0.193    10.829    
                         clock uncertainty           -0.130    10.699    
    SLICE_X8Y17          FDRE (Setup_fdre_C_CE)      -0.136    10.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         10.563    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.268ns (21.057%)  route 4.754ns (78.943%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.634 - 8.333 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.546     2.625    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y15          FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDSE (Prop_fdse_C_Q)         0.379     3.004 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.153     4.157    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X27Y20         LUT5 (Prop_lut5_I3_O)        0.105     4.262 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.580     4.843    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.105     4.948 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.615     5.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.126     5.689 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          1.123     6.811    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.278     7.089 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.742     7.831    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.275     8.106 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1/O
                         net (fo=10, routed)          0.541     8.647    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[4]_2
    SLICE_X9Y19          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.319    10.634    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y19          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][1]/C
                         clock pessimism              0.193    10.827    
                         clock uncertainty           -0.130    10.697    
    SLICE_X9Y19          FDRE (Setup_fdre_C_CE)      -0.168    10.529    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.268ns (21.057%)  route 4.754ns (78.943%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 10.634 - 8.333 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.546     2.625    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X5Y15          FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDSE (Prop_fdse_C_Q)         0.379     3.004 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.153     4.157    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/full
    SLICE_X27Y20         LUT5 (Prop_lut5_I3_O)        0.105     4.262 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4/O
                         net (fo=1, routed)           0.580     4.843    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_4_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I5_O)        0.105     4.948 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_data_reg_out[7]_i_3__0/O
                         net (fo=3, routed)           0.615     5.563    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.126     5.689 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4/O
                         net (fo=49, routed)          1.123     6.811    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1[0]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.278     7.089 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3/O
                         net (fo=44, routed)          0.742     7.831    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]_2
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.275     8.106 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1/O
                         net (fo=10, routed)          0.541     8.647    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_flag_slice_reg[4]_2
    SLICE_X9Y19          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.319    10.634    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y19          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][0]/C
                         clock pessimism              0.193    10.827    
                         clock uncertainty           -0.130    10.697    
    SLICE_X9Y19          FDRE (Setup_fdre_C_CE)      -0.168    10.529    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.611ns (10.914%)  route 4.987ns (89.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 10.562 - 8.333 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.463     2.542    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X24Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.348     2.890 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/Q
                         net (fo=40, routed)          1.998     4.888    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.263     5.151 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1__0/O
                         net (fo=313, routed)         2.989     8.140    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_stream_rst
    SLICE_X36Y32         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.247    10.562    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X36Y32         FDSE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.193    10.755    
                         clock uncertainty           -0.130    10.625    
    SLICE_X36Y32         FDSE (Setup_fdse_C_S)       -0.585    10.040    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  1.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.579     0.915    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X55Y12         FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.166    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X54Y13         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.845     1.211    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X54Y13         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X54Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.532%)  route 0.167ns (39.468%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.591     0.927    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X88Y49         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[4]/Q
                         net (fo=4, routed)           0.167     1.234    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[4]
    SLICE_X88Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.279 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_6/O
                         net (fo=1, routed)           0.000     1.279    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_6_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.349 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.349    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[7]_i_3_n_7
    SLICE_X88Y50         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.854     1.220    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X88Y50         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[5]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.105     1.295    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.573     0.909    base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X59Y21         FDRE                                         r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.114     1.163    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[10]
    SLICE_X58Y20         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.841     1.207    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y20         SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X58Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.107    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.501%)  route 0.217ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.559     0.895    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X50Y47         FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[53]/Q
                         net (fo=1, routed)           0.217     1.260    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[38]
    SLICE_X46Y48         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.830     1.196    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X46Y48         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.161    
    SLICE_X46Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.202    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.552     0.888    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X51Y55         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/Q
                         net (fo=1, routed)           0.114     1.143    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[33]
    SLICE_X50Y55         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.820     1.186    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X50Y55         SRL16E                                       r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.084    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.353%)  route 0.163ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.591     0.927    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X9Y16          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/Q
                         net (fo=7, routed)           0.163     1.231    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[6]
    RAMB36_X0Y3          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.897     1.263    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.283     0.979    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.162    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.291ns (66.238%)  route 0.148ns (33.762%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.559     0.895    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X52Y49         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[1]/Q
                         net (fo=2, routed)           0.148     1.171    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/crnt_stride[1]
    SLICE_X53Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.269 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8/O
                         net (fo=1, routed)           0.000     1.269    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[3]_i_8_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.334 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.334    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[15]_1[1]
    SLICE_X53Y50         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.821     1.187    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X53Y50         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[1]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.262    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.928%)  route 0.232ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.556     0.891    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y10         FDRE                                         r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[6]/Q
                         net (fo=1, routed)           0.232     1.272    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dre2ibtt_tlast_reg_reg[6]
    SLICE_X46Y8          SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.828     1.194    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y8          SRL16E                                       r  base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.035     1.159    
    SLICE_X46Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.199    base_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.039%)  route 0.218ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.557     0.893    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X51Y7          FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.128     1.021 r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[38]/Q
                         net (fo=1, routed)           0.218     1.238    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[38]
    SLICE_X46Y7          FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.828     1.194    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_axis_s2mm_aclk
    SLICE_X46Y7          FDRE                                         r  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.005     1.164    base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.708%)  route 0.117ns (45.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.556     0.892    base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X41Y55         FDRE                                         r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]/Q
                         net (fo=1, routed)           0.117     1.149    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIB0
    SLICE_X36Y55         RAMD32                                       r  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.824     1.190    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X36Y55         RAMD32                                       r  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.072    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X5Y6   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y10  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y2   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y8   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y16  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y2   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X2Y6   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y9   base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y10  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y16  base_i/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.036      SLICE_X34Y62  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.706ns  (logic 1.625ns (12.789%)  route 11.081ns (87.211%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 22.364 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.693    12.181    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.286 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1/O
                         net (fo=14, routed)          2.963    15.249    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1_n_0
    SLICE_X49Y132        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.382    22.364    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y132        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[25]/C
                         clock pessimism              0.109    22.473    
                         clock uncertainty           -0.302    22.171    
    SLICE_X49Y132        FDRE (Setup_fdre_C_CE)      -0.168    22.003    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[25]
  -------------------------------------------------------------------
                         required time                         22.003    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 1.625ns (13.004%)  route 10.871ns (86.996%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 22.348 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.693    12.181    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.286 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1/O
                         net (fo=14, routed)          2.753    15.039    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1_n_0
    SLICE_X50Y123        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.366    22.348    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y123        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]/C
                         clock pessimism              0.109    22.457    
                         clock uncertainty           -0.302    22.155    
    SLICE_X50Y123        FDRE (Setup_fdre_C_CE)      -0.136    22.019    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[28]
  -------------------------------------------------------------------
                         required time                         22.019    
                         arrival time                         -15.039    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             7.115ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 1.625ns (13.109%)  route 10.771ns (86.891%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.693    12.181    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.286 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1/O
                         net (fo=14, routed)          2.652    14.938    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1_n_0
    SLICE_X60Y130        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.432    22.414    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y130        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[45]/C
                         clock pessimism              0.109    22.523    
                         clock uncertainty           -0.302    22.221    
    SLICE_X60Y130        FDRE (Setup_fdre_C_CE)      -0.168    22.053    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[45]
  -------------------------------------------------------------------
                         required time                         22.053    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                  7.115    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.278ns  (logic 1.625ns (13.235%)  route 10.653ns (86.765%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 22.357 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.693    12.181    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.286 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1/O
                         net (fo=14, routed)          2.535    14.820    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.375    22.357    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y126        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]/C
                         clock pessimism              0.109    22.466    
                         clock uncertainty           -0.302    22.164    
    SLICE_X49Y126        FDRE (Setup_fdre_C_CE)      -0.168    21.996    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x_reg[47]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -14.820    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 1.625ns (13.269%)  route 10.622ns (86.731%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 22.399 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.229    11.717    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X59Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.822 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1/O
                         net (fo=20, routed)          2.967    14.789    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1_n_0
    SLICE_X29Y123        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.417    22.399    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y123        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]/C
                         clock pessimism              0.109    22.508    
                         clock uncertainty           -0.302    22.206    
    SLICE_X29Y123        FDSE (Setup_fdse_C_CE)      -0.168    22.038    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[100]
  -------------------------------------------------------------------
                         required time                         22.038    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[101]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.247ns  (logic 1.625ns (13.269%)  route 10.622ns (86.731%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 22.399 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.229    11.717    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X59Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.822 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1/O
                         net (fo=20, routed)          2.967    14.789    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1_n_0
    SLICE_X29Y123        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[101]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.417    22.399    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y123        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[101]/C
                         clock pessimism              0.109    22.508    
                         clock uncertainty           -0.302    22.206    
    SLICE_X29Y123        FDRE (Setup_fdre_C_CE)      -0.168    22.038    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[101]
  -------------------------------------------------------------------
                         required time                         22.038    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.210ns  (logic 1.625ns (13.309%)  route 10.585ns (86.691%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 22.399 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.229    11.717    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X59Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.822 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1/O
                         net (fo=20, routed)          2.931    14.753    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1_n_0
    SLICE_X29Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.417    22.399    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y126        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]/C
                         clock pessimism              0.109    22.508    
                         clock uncertainty           -0.302    22.206    
    SLICE_X29Y126        FDSE (Setup_fdse_C_CE)      -0.168    22.038    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[104]
  -------------------------------------------------------------------
                         required time                         22.038    
                         arrival time                         -14.753    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.158ns  (logic 1.625ns (13.365%)  route 10.533ns (86.635%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 22.415 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.693    12.181    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.286 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1/O
                         net (fo=14, routed)          2.415    14.701    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[53]_i_1_n_0
    SLICE_X57Y132        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.433    22.415    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y132        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[29]/C
                         clock pessimism              0.109    22.524    
                         clock uncertainty           -0.302    22.222    
    SLICE_X57Y132        FDRE (Setup_fdre_C_CE)      -0.168    22.054    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[29]
  -------------------------------------------------------------------
                         required time                         22.054    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[102]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.022ns  (logic 1.625ns (13.517%)  route 10.397ns (86.483%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 22.361 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.229    11.717    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X59Y104        LUT6 (Prop_lut6_I0_O)        0.105    11.822 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1/O
                         net (fo=20, routed)          2.743    14.565    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel[119]_i_1_n_0
    SLICE_X33Y127        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.379    22.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y127        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[102]/C
                         clock pessimism              0.109    22.470    
                         clock uncertainty           -0.302    22.168    
    SLICE_X33Y127        FDSE (Setup_fdse_C_CE)      -0.168    22.000    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_space_kernel_reg[102]
  -------------------------------------------------------------------
                         required time                         22.000    
                         arrival time                         -14.565    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.521ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.940ns  (logic 1.625ns (13.610%)  route 10.315ns (86.390%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 22.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.383     5.958    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I4_O)        0.105     6.063 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.333     7.396    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X55Y83         LUT4 (Prop_lut4_I0_O)        0.115     7.511 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2/O
                         net (fo=28, routed)          2.710    10.221    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/dpc_en_i_2_n_0
    SLICE_X53Y102        LUT5 (Prop_lut5_I0_O)        0.267    10.488 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2/O
                         net (fo=24, routed)          1.514    12.002    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_start_i_2_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.105    12.107 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[35]_i_1/O
                         net (fo=14, routed)          2.376    14.483    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[35]_i_1_n_0
    SLICE_X48Y134        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        1.383    22.365    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y134        FDSE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[15]/C
                         clock pessimism              0.109    22.474    
                         clock uncertainty           -0.302    22.172    
    SLICE_X48Y134        FDSE (Setup_fdse_C_CE)      -0.168    22.004    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[15]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  7.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.070%)  route 0.200ns (46.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.560     0.896    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y40         FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]/Q
                         net (fo=1, routed)           0.200     1.223    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig[31]
    SLICE_X51Y40         LUT6 (Prop_lut6_I0_O)        0.098     1.321 r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_1/O
                         net (fo=1, routed)           0.000     1.321    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[31]
    SLICE_X51Y40         FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.824     1.190    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y40         FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.091     1.246    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.823%)  route 0.204ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.659     0.995    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.204     1.340    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X29Y94         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.844     1.210    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y94         FDRE (Hold_fdre_C_D)         0.070     1.245    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.121%)  route 0.266ns (58.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.560     0.896    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y40         FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]/Q
                         net (fo=1, routed)           0.266     1.303    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_s2mm_cdc_tig[23]
    SLICE_X53Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.348 r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_9/O
                         net (fo=1, routed)           0.000     1.348    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[23]
    SLICE_X53Y40         FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.824     1.190    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X53Y40         FDRE                                         r  base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.092     1.247    base_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.577     0.913    base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X85Y67         FDRE                                         r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/Q
                         net (fo=1, routed)           0.098     1.151    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I_0[3]
    SLICE_X82Y67         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.844     1.210    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X82Y67         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism             -0.283     0.927    
    SLICE_X82Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.044    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.224ns (39.671%)  route 0.341ns (60.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.577     0.913    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.341     1.381    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X29Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.477 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[39]_i_1/O
                         net (fo=1, routed)           0.000     1.477    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[39]
    SLICE_X29Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.931     1.297    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.736%)  route 0.167ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.577     0.913    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.167     1.221    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y97         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.845     1.211    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.577     0.913    base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X85Y67         FDRE                                         r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/Q
                         net (fo=1, routed)           0.099     1.153    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I_0[1]
    SLICE_X82Y67         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.844     1.210    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X82Y67         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism             -0.283     0.927    
    SLICE_X82Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.036    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.581     0.917    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X59Y11         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.113    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X59Y11         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.850     1.216    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X59Y11         FDRE                                         r  base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.300     0.917    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.078     0.995    base_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.586     0.922    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X67Y48         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.118    base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__2[0]
    SLICE_X67Y48         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.854     1.220    base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X67Y48         FDRE                                         r  base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[1]/C
                         clock pessimism             -0.298     0.922    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.075     0.997    base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[3].ASYNC_GEN.intr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.548     0.884    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X51Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2/Q
                         net (fo=1, routed)           0.055     1.080    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_d2
    SLICE_X51Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3481, routed)        0.813     1.179    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X51Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3/C
                         clock pessimism             -0.295     0.884    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.075     0.959    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y34  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y14  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y13  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y36  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y36  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y37  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y37  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y30  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y30  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y31  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X82Y67  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.538ns (8.445%)  route 5.832ns (91.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 10.749 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.865     9.005    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X110Y42        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.434    10.749    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X110Y42        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]/C
                         clock pessimism              0.109    10.858    
                         clock uncertainty           -0.130    10.728    
    SLICE_X110Y42        FDCE (Recov_fdce_C_CLR)     -0.331    10.397    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.538ns (8.450%)  route 5.829ns (91.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 10.749 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.861     9.002    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X111Y42        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.434    10.749    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X111Y42        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/C
                         clock pessimism              0.109    10.858    
                         clock uncertainty           -0.130    10.728    
    SLICE_X111Y42        FDCE (Recov_fdce_C_CLR)     -0.331    10.397    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.538ns (8.450%)  route 5.829ns (91.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 10.749 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.861     9.002    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X111Y42        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.434    10.749    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X111Y42        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]/C
                         clock pessimism              0.109    10.858    
                         clock uncertainty           -0.130    10.728    
    SLICE_X111Y42        FDCE (Recov_fdce_C_CLR)     -0.331    10.397    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.538ns (8.450%)  route 5.829ns (91.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 10.749 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.861     9.002    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X111Y42        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.434    10.749    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X111Y42        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]/C
                         clock pessimism              0.109    10.858    
                         clock uncertainty           -0.130    10.728    
    SLICE_X111Y42        FDCE (Recov_fdce_C_CLR)     -0.331    10.397    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.538ns (8.450%)  route 5.829ns (91.550%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 10.749 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.861     9.002    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X111Y42        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.434    10.749    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X111Y42        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]/C
                         clock pessimism              0.109    10.858    
                         clock uncertainty           -0.130    10.728    
    SLICE_X111Y42        FDCE (Recov_fdce_C_CLR)     -0.331    10.397    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.538ns (8.459%)  route 5.822ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 10.746 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.855     8.995    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X109Y44        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.431    10.746    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X109Y44        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[12]/C
                         clock pessimism              0.109    10.855    
                         clock uncertainty           -0.130    10.725    
    SLICE_X109Y44        FDCE (Recov_fdce_C_CLR)     -0.331    10.394    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[12]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.538ns (8.459%)  route 5.822ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 10.746 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.855     8.995    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X109Y44        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.431    10.746    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X109Y44        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]/C
                         clock pessimism              0.109    10.855    
                         clock uncertainty           -0.130    10.725    
    SLICE_X109Y44        FDCE (Recov_fdce_C_CLR)     -0.331    10.394    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.538ns (8.459%)  route 5.822ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 10.746 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.855     8.995    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X109Y44        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.431    10.746    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X109Y44        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]/C
                         clock pessimism              0.109    10.855    
                         clock uncertainty           -0.130    10.725    
    SLICE_X109Y44        FDCE (Recov_fdce_C_CLR)     -0.331    10.394    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.538ns (8.459%)  route 5.822ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 10.746 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.855     8.995    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X109Y44        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.431    10.746    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X109Y44        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[12]/C
                         clock pessimism              0.109    10.855    
                         clock uncertainty           -0.130    10.725    
    SLICE_X109Y44        FDCE (Recov_fdce_C_CLR)     -0.331    10.394    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[12]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 0.538ns (8.459%)  route 5.822ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 10.746 - 8.333 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.556     2.635    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.433     3.068 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.967     8.035    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X106Y40        LUT1 (Prop_lut1_I0_O)        0.105     8.140 f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1/O
                         net (fo=39, routed)          0.855     8.995    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr1[12]_i_1_n_0
    SLICE_X109Y44        FDCE                                         f  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.431    10.746    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/aclk
    SLICE_X109Y44        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]/C
                         clock pessimism              0.109    10.855    
                         clock uncertainty           -0.130    10.725    
    SLICE_X109Y44        FDCE (Recov_fdce_C_CLR)     -0.331    10.394    base_i/axis_to_video_0/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  1.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.621%)  route 0.758ns (78.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.171     1.928    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X8Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.861     1.227    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X8Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[0]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.621%)  route 0.758ns (78.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.171     1.928    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X8Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.861     1.227    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X8Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[1]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.621%)  route 0.758ns (78.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.171     1.928    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X8Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.861     1.227    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X8Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[2]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.621%)  route 0.758ns (78.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.171     1.928    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X8Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.861     1.227    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X8Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[3]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.621%)  route 0.758ns (78.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.171     1.928    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X8Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.861     1.227    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X8Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[4]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.896    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.209ns (18.336%)  route 0.931ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.344     2.101    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.890     1.256    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.209ns (18.336%)  route 0.931ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.344     2.101    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.890     1.256    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.209ns (18.336%)  route 0.931ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.344     2.101    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.890     1.256    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.209ns (18.336%)  route 0.931ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.344     2.101    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.890     1.256    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[1]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.209ns (18.336%)  route 0.931ns (81.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.626     0.962    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y49          FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.126 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.586     1.712    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aresetn
    SLICE_X8Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.757 f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1/O
                         net (fo=33, routed)          0.344     2.101    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr1[10]_i_1_n_0
    SLICE_X6Y37          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.890     1.256    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/aclk
    SLICE_X6Y37          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]/C
                         clock pessimism             -0.263     0.993    
    SLICE_X6Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.926    base_i/axis_to_video_1/inst/axis_to_video_inst/fifo/r2w_rptr2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  1.176    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.905ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.504ns (26.516%)  route 1.397ns (73.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.975     3.635    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X110Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X110Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[7]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.539    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 10.905    

Slack (MET) :             10.905ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.504ns (26.516%)  route 1.397ns (73.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.975     3.635    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X110Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X110Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[8]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.539    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 10.905    

Slack (MET) :             10.905ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.504ns (26.516%)  route 1.397ns (73.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.975     3.635    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X110Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.560    15.029    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X110Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[9]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X110Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.539    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 10.905    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.504ns (30.744%)  route 1.135ns (69.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.714     3.373    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X107Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X107Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X107Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.504ns (30.744%)  route 1.135ns (69.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.714     3.373    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X107Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X107Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X107Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.504ns (30.744%)  route 1.135ns (69.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.714     3.373    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X107Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X107Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[2]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X107Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.504ns (30.744%)  route 1.135ns (69.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.714     3.373    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X107Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X107Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[3]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X107Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.200ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.504ns (30.744%)  route 1.135ns (69.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.714     3.373    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X107Y122       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X107Y122       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[4]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X107Y122       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                 11.200    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.504ns (30.834%)  route 1.131ns (69.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.709     3.369    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y121       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y121       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.504ns (30.834%)  route 1.131ns (69.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 15.027 - 13.467 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.732     1.734    base_i/axis_to_video_2/inst/axis_to_video_inst/vid_clk
    SLICE_X109Y120       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDCE (Prop_fdce_C_Q)         0.379     2.113 r  base_i/axis_to_video_2/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=3, routed)           0.421     2.534    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/locked
    SLICE_X109Y120       LUT2 (Prop_lut2_I1_O)        0.125     2.659 f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.709     3.369    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X109Y121       FDCE                                         f  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         1.558    15.027    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X109Y121       FDCE                                         r  base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
                         clock pessimism              0.147    15.174    
                         clock uncertainty           -0.100    15.074    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.501    14.573    base_i/axis_to_video_2/inst/axis_to_video_inst/timing/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 11.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.823%)  route 0.142ns (50.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.142     0.995    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067     0.659    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.823%)  route 0.142ns (50.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.142     0.995    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X113Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X113Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.092     0.634    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.589%)  route 0.206ns (59.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.206     1.059    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y124       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y124       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.655    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.589%)  route 0.206ns (59.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.206     1.059    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y124       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y124       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.655    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.589%)  route 0.206ns (59.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.206     1.059    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y124       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y124       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.655    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.589%)  route 0.206ns (59.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.206     1.059    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y124       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y124       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y124       FDCE (Remov_fdce_C_CLR)     -0.067     0.655    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.195     1.048    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y124       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y124       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X110Y124       FDCE (Remov_fdce_C_CLR)     -0.092     0.630    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.195     1.048    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y124       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y124       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X110Y124       FDCE (Remov_fdce_C_CLR)     -0.092     0.630    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.467%)  route 0.268ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.268     1.121    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y120       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.985     0.987    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y120       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.260     0.727    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067     0.660    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.153%)  route 0.284ns (66.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.710     0.712    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X113Y122       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.141     0.853 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.284     1.137    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y125       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=208, routed)         0.980     0.982    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y125       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
                         clock pessimism             -0.238     0.744    
    SLICE_X110Y125       FDCE (Remov_fdce_C_CLR)     -0.092     0.652    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][2]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.504ns (8.140%)  route 5.688ns (91.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.492     7.717    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X39Y147        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X39Y147        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][2]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X39Y147        FDCE (Recov_fdce_C_CLR)     -0.490     9.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][2]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][0]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.504ns (8.047%)  route 5.759ns (91.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.564     7.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X32Y146        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X32Y146        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][0]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X32Y146        FDCE (Recov_fdce_C_CLR)     -0.417     9.246    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][0]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][2]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.504ns (8.047%)  route 5.759ns (91.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.564     7.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X32Y146        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X32Y146        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][2]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X32Y146        FDCE (Recov_fdce_C_CLR)     -0.417     9.246    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][2]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][4]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 0.504ns (8.047%)  route 5.759ns (91.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.564     7.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X32Y146        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X32Y146        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][4]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X32Y146        FDCE (Recov_fdce_C_CLR)     -0.417     9.246    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][4]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][4]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.504ns (8.166%)  route 5.668ns (91.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.472     7.697    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X39Y146        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X39Y146        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][4]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X39Y146        FDCE (Recov_fdce_C_CLR)     -0.490     9.173    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[15][4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][1]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.504ns (8.117%)  route 5.705ns (91.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.509     7.734    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X32Y143        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X32Y143        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][1]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X32Y143        FDCE (Recov_fdce_C_CLR)     -0.417     9.246    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[16][1]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[17][4]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.504ns (8.117%)  route 5.705ns (91.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 9.728 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.509     7.734    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X32Y143        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[17][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.393     9.728    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X32Y143        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[17][4]/C
                         clock pessimism              0.000     9.728    
                         clock uncertainty           -0.065     9.663    
    SLICE_X32Y143        FDCE (Recov_fdce_C_CLR)     -0.417     9.246    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/color_weight_t3_reg[17][4]
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][4]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.504ns (8.245%)  route 5.609ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 9.722 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.413     7.638    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X35Y133        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.387     9.722    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X35Y133        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][4]/C
                         clock pessimism              0.000     9.722    
                         clock uncertainty           -0.065     9.657    
    SLICE_X35Y133        FDCE (Recov_fdce_C_CLR)     -0.490     9.167    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][4]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][5]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.504ns (8.245%)  route 5.609ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 9.722 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.413     7.638    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X35Y133        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.387     9.722    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X35Y133        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][5]/C
                         clock pessimism              0.000     9.722    
                         clock uncertainty           -0.065     9.657    
    SLICE_X35Y133        FDCE (Recov_fdce_C_CLR)     -0.490     9.167    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][5]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][6]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.504ns (8.245%)  route 5.609ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 9.722 - 8.333 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.523     1.525    base_i/axis_to_video_0/inst/axis_to_video_inst/vid_clk
    SLICE_X101Y45        FDCE                                         r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y45        FDCE (Prop_fdce_C_Q)         0.379     1.904 r  base_i/axis_to_video_0/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=91, routed)          2.196     4.100    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/rst_n
    SLICE_X86Y84         LUT3 (Prop_lut3_I0_O)        0.125     4.225 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/target_div/p_t1[9][8]_i_1/O
                         net (fo=3796, routed)        3.413     7.638    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/rst_n_0
    SLICE_X35Y133        FDCE                                         f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.387     9.722    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/pclk
    SLICE_X35Y133        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][6]/C
                         clock pessimism              0.000     9.722    
                         clock uncertainty           -0.065     9.657    
    SLICE_X35Y133        FDCE (Recov_fdce_C_CLR)     -0.490     9.167    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/nr2d_y0/diff_t2_reg[16][6]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                  1.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[22]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.209ns (11.495%)  route 1.609ns (88.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.497     2.427    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset_reg
    SLICE_X90Y27         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.367    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[23]_0
    SLICE_X90Y27         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[22]/C
                         clock pessimism              0.000     2.367    
    SLICE_X90Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[23]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.209ns (11.495%)  route 1.609ns (88.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.497     2.427    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset_reg
    SLICE_X90Y27         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.367    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[23]_0
    SLICE_X90Y27         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[23]/C
                         clock pessimism              0.000     2.367    
    SLICE_X90Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.300    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/data_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[5]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.187ns (11.172%)  route 1.487ns (88.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.585     0.587    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X80Y10         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y10         FDRE (Prop_fdre_C_Q)         0.141     0.728 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.501     1.229    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/s_module_reset
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.046     1.275 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1/O
                         net (fo=236, routed)         0.986     2.260    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_i_1_n_0
    SLICE_X74Y9          FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.112     1.114    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.170 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.229     1.399    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.428 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=447, routed)         0.852     2.280    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/mem_reg
    SLICE_X74Y9          FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[5]/C
                         clock pessimism              0.000     2.280    
    SLICE_X74Y9          FDCE (Remov_fdce_C_CLR)     -0.154     2.126    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_bg_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.209ns (11.548%)  route 1.601ns (88.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.489     2.418    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg_0
    SLICE_X95Y33         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.874     2.375    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X95Y33         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg/C
                         clock pessimism              0.000     2.375    
    SLICE_X95Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.283    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/vsync_reg_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.209ns (11.548%)  route 1.601ns (88.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.489     2.418    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg_0
    SLICE_X95Y33         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.874     2.375    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X95Y33         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/vsync_reg_reg/C
                         clock pessimism              0.000     2.375    
    SLICE_X95Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.283    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[2]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.209ns (11.548%)  route 1.601ns (88.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.489     2.418    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/href_reg_reg_0
    SLICE_X95Y33         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.874     2.375    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[23]_1
    SLICE_X95Y33         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[2]/C
                         clock pessimism              0.000     2.375    
    SLICE_X95Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.283    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[3]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.209ns (11.548%)  route 1.601ns (88.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.489     2.418    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/href_reg_reg_0
    SLICE_X95Y33         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.874     2.375    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[23]_1
    SLICE_X95Y33         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[3]/C
                         clock pessimism              0.000     2.375    
    SLICE_X95Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.283    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_osd_i0/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[0]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.209ns (11.389%)  route 1.626ns (88.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.514     2.444    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg_0
    SLICE_X94Y31         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.872     2.373    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X94Y31         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[0]/C
                         clock pessimism              0.000     2.373    
    SLICE_X94Y31         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[1]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.209ns (11.389%)  route 1.626ns (88.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.514     2.444    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg_0
    SLICE_X94Y31         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.872     2.373    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X94Y31         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[1]/C
                         clock pessimism              0.000     2.373    
    SLICE_X94Y31         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.209ns (11.389%)  route 1.626ns (88.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       0.607     0.609    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y33        FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y33        FDRE (Prop_fdre_C_Q)         0.164     0.773 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_module_reset_reg/Q
                         net (fo=8, routed)           0.112     0.885    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/s_module_reset
    SLICE_X99Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.930 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/href_reg_i_2/O
                         net (fo=208, routed)         1.514     2.444    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/href_reg_reg_0
    SLICE_X94Y31         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=14990, routed)       1.119     1.121    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.056     1.177 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=1, routed)           0.296     1.472    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.501 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_r_reg_0_BUFG_inst/O
                         net (fo=443, routed)         0.872     2.373    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[23]_0
    SLICE_X94Y31         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]/C
                         clock pessimism              0.000     2.373    
    SLICE_X94Y31         FDCE (Remov_fdce_C_CLR)     -0.067     2.306    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_dscale_i0/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.246ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.494    30.954    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         30.954    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.246    

Slack (MET) :             27.246ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.494    30.954    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         30.954    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.246    

Slack (MET) :             27.246ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X1Y42          FDCE (Recov_fdce_C_CLR)     -0.494    30.954    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         30.954    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.246    

Slack (MET) :             27.285ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.455    30.993    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         30.993    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.285    

Slack (MET) :             27.319ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.421    31.027    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         31.027    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.319    

Slack (MET) :             27.319ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.421    31.027    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         31.027    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.319    

Slack (MET) :             27.319ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.507ns (23.532%)  route 1.648ns (76.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 31.396 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.152     3.708    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y42          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.395    31.396    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y42          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]/C
                         clock pessimism              0.131    31.527    
                         clock uncertainty           -0.079    31.448    
    SLICE_X0Y42          FDCE (Recov_fdce_C_CLR)     -0.421    31.027    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         31.027    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 27.319    

Slack (MET) :             27.360ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.507ns (24.856%)  route 1.533ns (75.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 31.395 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.037     3.593    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y41          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.394    31.395    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]/C
                         clock pessimism              0.131    31.526    
                         clock uncertainty           -0.079    31.447    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.494    30.953    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.953    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 27.360    

Slack (MET) :             27.360ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.507ns (24.856%)  route 1.533ns (75.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 31.395 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.037     3.593    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y41          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.394    31.395    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg/C
                         clock pessimism              0.131    31.526    
                         clock uncertainty           -0.079    31.447    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.494    30.953    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_active_video_reg
  -------------------------------------------------------------------
                         required time                         30.953    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 27.360    

Slack (MET) :             27.360ns  (required time - arrival time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/CLR
                            (recovery check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.507ns (24.856%)  route 1.533ns (75.144%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 31.395 - 29.999 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.551     1.553    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.379     1.932 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.496     2.428    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.128     2.556 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          1.037     3.593    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y41          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.394    31.395    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y41          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg/C
                         clock pessimism              0.131    31.526    
                         clock uncertainty           -0.079    31.447    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.494    30.953    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_vsync_reg
  -------------------------------------------------------------------
                         required time                         30.953    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 27.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.394     1.408    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y38          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.132     0.507    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.394     1.408    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y38          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.132     0.507    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.394     1.408    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y38          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.132     0.507    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.394     1.408    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y38          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.132     0.507    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.394     1.408    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y38          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X0Y38          FDCE (Remov_fdce_C_CLR)     -0.132     0.507    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.394     1.408    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X1Y38          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X1Y38          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]/C
                         clock pessimism             -0.254     0.639    
    SLICE_X1Y38          FDCE (Remov_fdce_C_CLR)     -0.157     0.482    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.750%)  route 0.669ns (78.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.465     1.478    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]/C
                         clock pessimism             -0.257     0.636    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.132     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.750%)  route 0.669ns (78.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.465     1.478    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]/C
                         clock pessimism             -0.257     0.636    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.132     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.750%)  route 0.669ns (78.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.465     1.478    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]/C
                         clock pessimism             -0.257     0.636    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.132     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
                            (rising edge-triggered cell FDCE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]/CLR
                            (removal check against rising-edge clock lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.750%)  route 0.669ns (78.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.621     0.623    base_i/axis_to_video_1/inst/axis_to_video_inst/vid_clk
    SLICE_X1Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.764 r  base_i/axis_to_video_1/inst/axis_to_video_inst/locked_r_reg/Q
                         net (fo=2, routed)           0.205     0.968    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/locked
    SLICE_X1Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.013 f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2/O
                         net (fo=24, routed)          0.465     1.478    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/pix_cnt[10]_i_2_n_0
    SLICE_X0Y39          FDCE                                         f  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19575, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.891     0.893    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/vid_clk
    SLICE_X0Y39          FDCE                                         r  base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]/C
                         clock pessimism             -0.257     0.636    
    SLICE_X0Y39          FDCE (Remov_fdce_C_CLR)     -0.132     0.504    base_i/axis_to_video_1/inst/axis_to_video_inst/timing/line_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.974    





