   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_pmu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_pmu.c"
  18              		.section	.text.pmu_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	pmu_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	pmu_deinit:
  26              	.LFB56:
   1:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_pmu.c ****     \file    gd32f10x_pmu.c
   3:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief   PMU driver
   4:../system/src/gd32f10x/gd32f10x_pmu.c **** 
   5:../system/src/gd32f10x/gd32f10x_pmu.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_pmu.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_pmu.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_pmu.c ****     \version 2019-11-26, V2.1.1, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_pmu.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
  10:../system/src/gd32f10x/gd32f10x_pmu.c **** */
  11:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  12:../system/src/gd32f10x/gd32f10x_pmu.c **** /*
  13:../system/src/gd32f10x/gd32f10x_pmu.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  14:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  15:../system/src/gd32f10x/gd32f10x_pmu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  16:../system/src/gd32f10x/gd32f10x_pmu.c **** are permitted provided that the following conditions are met:
  17:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  18:../system/src/gd32f10x/gd32f10x_pmu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  19:../system/src/gd32f10x/gd32f10x_pmu.c ****        list of conditions and the following disclaimer.
  20:../system/src/gd32f10x/gd32f10x_pmu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  21:../system/src/gd32f10x/gd32f10x_pmu.c ****        this list of conditions and the following disclaimer in the documentation 
  22:../system/src/gd32f10x/gd32f10x_pmu.c ****        and/or other materials provided with the distribution.
  23:../system/src/gd32f10x/gd32f10x_pmu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  24:../system/src/gd32f10x/gd32f10x_pmu.c ****        may be used to endorse or promote products derived from this software without 
  25:../system/src/gd32f10x/gd32f10x_pmu.c ****        specific prior written permission.
  26:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  27:../system/src/gd32f10x/gd32f10x_pmu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  28:../system/src/gd32f10x/gd32f10x_pmu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  29:../system/src/gd32f10x/gd32f10x_pmu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  30:../system/src/gd32f10x/gd32f10x_pmu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  31:../system/src/gd32f10x/gd32f10x_pmu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  32:../system/src/gd32f10x/gd32f10x_pmu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  33:../system/src/gd32f10x/gd32f10x_pmu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  34:../system/src/gd32f10x/gd32f10x_pmu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  35:../system/src/gd32f10x/gd32f10x_pmu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  36:../system/src/gd32f10x/gd32f10x_pmu.c **** OF SUCH DAMAGE.
  37:../system/src/gd32f10x/gd32f10x_pmu.c **** */
  38:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  39:../system/src/gd32f10x/gd32f10x_pmu.c **** #include "gd32f10x_pmu.h"
  40:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  41:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
  42:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      reset PMU register
  43:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
  44:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
  45:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
  46:../system/src/gd32f10x/gd32f10x_pmu.c **** */
  47:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_deinit(void)
  48:../system/src/gd32f10x/gd32f10x_pmu.c **** {
  27              		.loc 1 48 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  49:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* reset PMU */
  50:../system/src/gd32f10x/gd32f10x_pmu.c ****     rcu_periph_reset_enable(RCU_PMURST);
  35              		.loc 1 50 5 view .LVU1
  36 0002 40F21C40 		movw	r0, #1052
  37 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  38              	.LVL0:
  51:../system/src/gd32f10x/gd32f10x_pmu.c ****     rcu_periph_reset_disable(RCU_PMURST);
  39              		.loc 1 51 5 view .LVU2
  40 000a 40F21C40 		movw	r0, #1052
  41 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  42              	.LVL1:
  52:../system/src/gd32f10x/gd32f10x_pmu.c **** }
  43              		.loc 1 52 1 is_stmt 0 view .LVU3
  44 0012 08BD     		pop	{r3, pc}
  45              		.cfi_endproc
  46              	.LFE56:
  48              		.section	.text.pmu_lvd_select,"ax",%progbits
  49              		.align	1
  50              		.global	pmu_lvd_select
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  55              	pmu_lvd_select:
  56              	.LVL2:
  57              	.LFB57:
  53:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  54:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
  55:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      select low voltage detector threshold
  56:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  lvdt_n:
  57:../system/src/gd32f10x/gd32f10x_pmu.c ****                 only one parameter can be selected which is shown as below:
  58:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_0: voltage threshold is 2.2V
  59:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_1: voltage threshold is 2.3V
  60:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_2: voltage threshold is 2.4V
  61:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_3: voltage threshold is 2.5V
  62:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_4: voltage threshold is 2.6V
  63:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_5: voltage threshold is 2.7V
  64:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_6: voltage threshold is 2.8V
  65:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LVDT_7: voltage threshold is 2.9V
  66:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
  67:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
  68:../system/src/gd32f10x/gd32f10x_pmu.c **** */
  69:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_lvd_select(uint32_t lvdt_n)
  70:../system/src/gd32f10x/gd32f10x_pmu.c **** {
  58              		.loc 1 70 1 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  71:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* disable LVD */
  72:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
  63              		.loc 1 72 5 view .LVU5
  64 0000 084B     		ldr	r3, .L4
  65 0002 1A68     		ldr	r2, [r3]
  66              		.loc 1 72 13 is_stmt 0 view .LVU6
  67 0004 22F01002 		bic	r2, r2, #16
  68 0008 1A60     		str	r2, [r3]
  73:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* clear LVDT bits */
  74:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDT;
  69              		.loc 1 74 5 is_stmt 1 view .LVU7
  70 000a 1A68     		ldr	r2, [r3]
  71              		.loc 1 74 13 is_stmt 0 view .LVU8
  72 000c 22F0E002 		bic	r2, r2, #224
  73 0010 1A60     		str	r2, [r3]
  75:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* set LVDT bits according to lvdt_n */
  76:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL |= lvdt_n;
  74              		.loc 1 76 5 is_stmt 1 view .LVU9
  75 0012 1A68     		ldr	r2, [r3]
  76              		.loc 1 76 13 is_stmt 0 view .LVU10
  77 0014 0243     		orrs	r2, r2, r0
  78 0016 1A60     		str	r2, [r3]
  77:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* enable LVD */
  78:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL |= PMU_CTL_LVDEN;
  79              		.loc 1 78 5 is_stmt 1 view .LVU11
  80 0018 1A68     		ldr	r2, [r3]
  81              		.loc 1 78 13 is_stmt 0 view .LVU12
  82 001a 42F01002 		orr	r2, r2, #16
  83 001e 1A60     		str	r2, [r3]
  79:../system/src/gd32f10x/gd32f10x_pmu.c **** }
  84              		.loc 1 79 1 view .LVU13
  85 0020 7047     		bx	lr
  86              	.L5:
  87 0022 00BF     		.align	2
  88              	.L4:
  89 0024 00700040 		.word	1073770496
  90              		.cfi_endproc
  91              	.LFE57:
  93              		.section	.text.pmu_lvd_disable,"ax",%progbits
  94              		.align	1
  95              		.global	pmu_lvd_disable
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
 100              	pmu_lvd_disable:
 101              	.LFB58:
  80:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  81:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
  82:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      disable PMU lvd
  83:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
  84:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
  85:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
  86:../system/src/gd32f10x/gd32f10x_pmu.c **** */
  87:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_lvd_disable(void)
  88:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 102              		.loc 1 88 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
  89:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* disable LVD */
  90:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL &= ~PMU_CTL_LVDEN;
 107              		.loc 1 90 5 view .LVU15
 108 0000 024A     		ldr	r2, .L7
 109 0002 1368     		ldr	r3, [r2]
 110              		.loc 1 90 13 is_stmt 0 view .LVU16
 111 0004 23F01003 		bic	r3, r3, #16
 112 0008 1360     		str	r3, [r2]
  91:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 113              		.loc 1 91 1 view .LVU17
 114 000a 7047     		bx	lr
 115              	.L8:
 116              		.align	2
 117              	.L7:
 118 000c 00700040 		.word	1073770496
 119              		.cfi_endproc
 120              	.LFE58:
 122              		.section	.text.pmu_to_sleepmode,"ax",%progbits
 123              		.align	1
 124              		.global	pmu_to_sleepmode
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	pmu_to_sleepmode:
 130              	.LVL3:
 131              	.LFB59:
  92:../system/src/gd32f10x/gd32f10x_pmu.c **** 
  93:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
  94:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      PMU work in sleep mode
  95:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  sleepmodecmd:
  96:../system/src/gd32f10x/gd32f10x_pmu.c ****                 only one parameter can be selected which is shown as below:
  97:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        WFI_CMD: use WFI command
  98:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        WFE_CMD: use WFE command
  99:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 100:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 101:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 102:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_to_sleepmode(uint8_t sleepmodecmd)
 103:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 132              		.loc 1 103 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 104:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* clear sleepdeep bit of Cortex-M3 system control register */
 105:../system/src/gd32f10x/gd32f10x_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 137              		.loc 1 105 5 view .LVU19
 138              		.loc 1 105 8 is_stmt 0 view .LVU20
 139 0000 044A     		ldr	r2, .L12
 140 0002 1369     		ldr	r3, [r2, #16]
 141              		.loc 1 105 14 view .LVU21
 142 0004 23F00403 		bic	r3, r3, #4
 143 0008 1361     		str	r3, [r2, #16]
 106:../system/src/gd32f10x/gd32f10x_pmu.c ****     
 107:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* select WFI or WFE command to enter sleep mode */
 108:../system/src/gd32f10x/gd32f10x_pmu.c ****     if(WFI_CMD == sleepmodecmd){
 144              		.loc 1 108 5 is_stmt 1 view .LVU22
 145              		.loc 1 108 7 is_stmt 0 view .LVU23
 146 000a 08B9     		cbnz	r0, .L10
 109:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFI();
 147              		.loc 1 109 9 is_stmt 1 view .LVU24
 148              	.LBB16:
 149              	.LBI16:
 150              		.file 2 "../system/inc/cmsis/core_cmInstr.h"
   1:../system/inc/cmsis/core_cmInstr.h **** /**************************************************************************//**
   2:../system/inc/cmsis/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../system/inc/cmsis/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../system/inc/cmsis/core_cmInstr.h ****  * @version  V3.30
   5:../system/inc/cmsis/core_cmInstr.h ****  * @date     17. February 2014
   6:../system/inc/cmsis/core_cmInstr.h ****  *
   7:../system/inc/cmsis/core_cmInstr.h ****  * @note
   8:../system/inc/cmsis/core_cmInstr.h ****  *
   9:../system/inc/cmsis/core_cmInstr.h ****  ******************************************************************************/
  10:../system/inc/cmsis/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:../system/inc/cmsis/core_cmInstr.h **** 
  12:../system/inc/cmsis/core_cmInstr.h ****    All rights reserved.
  13:../system/inc/cmsis/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:../system/inc/cmsis/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:../system/inc/cmsis/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:../system/inc/cmsis/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:../system/inc/cmsis/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:../system/inc/cmsis/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:../system/inc/cmsis/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:../system/inc/cmsis/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:../system/inc/cmsis/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:../system/inc/cmsis/core_cmInstr.h ****      specific prior written permission.
  23:../system/inc/cmsis/core_cmInstr.h ****    *
  24:../system/inc/cmsis/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../system/inc/cmsis/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../system/inc/cmsis/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:../system/inc/cmsis/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:../system/inc/cmsis/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:../system/inc/cmsis/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:../system/inc/cmsis/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:../system/inc/cmsis/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:../system/inc/cmsis/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../system/inc/cmsis/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:../system/inc/cmsis/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:../system/inc/cmsis/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:../system/inc/cmsis/core_cmInstr.h **** 
  37:../system/inc/cmsis/core_cmInstr.h **** 
  38:../system/inc/cmsis/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:../system/inc/cmsis/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:../system/inc/cmsis/core_cmInstr.h **** 
  41:../system/inc/cmsis/core_cmInstr.h **** 
  42:../system/inc/cmsis/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:../system/inc/cmsis/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:../system/inc/cmsis/core_cmInstr.h ****   Access to dedicated instructions
  45:../system/inc/cmsis/core_cmInstr.h ****   @{
  46:../system/inc/cmsis/core_cmInstr.h **** */
  47:../system/inc/cmsis/core_cmInstr.h **** 
  48:../system/inc/cmsis/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:../system/inc/cmsis/core_cmInstr.h **** /* ARM armcc specific functions */
  50:../system/inc/cmsis/core_cmInstr.h **** 
  51:../system/inc/cmsis/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:../system/inc/cmsis/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:../system/inc/cmsis/core_cmInstr.h **** #endif
  54:../system/inc/cmsis/core_cmInstr.h **** 
  55:../system/inc/cmsis/core_cmInstr.h **** 
  56:../system/inc/cmsis/core_cmInstr.h **** /** \brief  No Operation
  57:../system/inc/cmsis/core_cmInstr.h **** 
  58:../system/inc/cmsis/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:../system/inc/cmsis/core_cmInstr.h ****  */
  60:../system/inc/cmsis/core_cmInstr.h **** #define __NOP                             __nop
  61:../system/inc/cmsis/core_cmInstr.h **** 
  62:../system/inc/cmsis/core_cmInstr.h **** 
  63:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:../system/inc/cmsis/core_cmInstr.h **** 
  65:../system/inc/cmsis/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:../system/inc/cmsis/core_cmInstr.h ****     until one of a number of events occurs.
  67:../system/inc/cmsis/core_cmInstr.h ****  */
  68:../system/inc/cmsis/core_cmInstr.h **** #define __WFI                             __wfi
  69:../system/inc/cmsis/core_cmInstr.h **** 
  70:../system/inc/cmsis/core_cmInstr.h **** 
  71:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Wait For Event
  72:../system/inc/cmsis/core_cmInstr.h **** 
  73:../system/inc/cmsis/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:../system/inc/cmsis/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:../system/inc/cmsis/core_cmInstr.h ****  */
  76:../system/inc/cmsis/core_cmInstr.h **** #define __WFE                             __wfe
  77:../system/inc/cmsis/core_cmInstr.h **** 
  78:../system/inc/cmsis/core_cmInstr.h **** 
  79:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Send Event
  80:../system/inc/cmsis/core_cmInstr.h **** 
  81:../system/inc/cmsis/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:../system/inc/cmsis/core_cmInstr.h ****  */
  83:../system/inc/cmsis/core_cmInstr.h **** #define __SEV                             __sev
  84:../system/inc/cmsis/core_cmInstr.h **** 
  85:../system/inc/cmsis/core_cmInstr.h **** 
  86:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:../system/inc/cmsis/core_cmInstr.h **** 
  88:../system/inc/cmsis/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:../system/inc/cmsis/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:../system/inc/cmsis/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:../system/inc/cmsis/core_cmInstr.h ****  */
  92:../system/inc/cmsis/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  93:../system/inc/cmsis/core_cmInstr.h **** 
  94:../system/inc/cmsis/core_cmInstr.h **** 
  95:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  96:../system/inc/cmsis/core_cmInstr.h **** 
  97:../system/inc/cmsis/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  98:../system/inc/cmsis/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  99:../system/inc/cmsis/core_cmInstr.h ****  */
 100:../system/inc/cmsis/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
 101:../system/inc/cmsis/core_cmInstr.h **** 
 102:../system/inc/cmsis/core_cmInstr.h **** 
 103:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Data Memory Barrier
 104:../system/inc/cmsis/core_cmInstr.h **** 
 105:../system/inc/cmsis/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 106:../system/inc/cmsis/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 107:../system/inc/cmsis/core_cmInstr.h ****  */
 108:../system/inc/cmsis/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
 109:../system/inc/cmsis/core_cmInstr.h **** 
 110:../system/inc/cmsis/core_cmInstr.h **** 
 111:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 112:../system/inc/cmsis/core_cmInstr.h **** 
 113:../system/inc/cmsis/core_cmInstr.h ****     This function reverses the byte order in integer value.
 114:../system/inc/cmsis/core_cmInstr.h **** 
 115:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  Value to reverse
 116:../system/inc/cmsis/core_cmInstr.h ****     \return               Reversed value
 117:../system/inc/cmsis/core_cmInstr.h ****  */
 118:../system/inc/cmsis/core_cmInstr.h **** #define __REV                             __rev
 119:../system/inc/cmsis/core_cmInstr.h **** 
 120:../system/inc/cmsis/core_cmInstr.h **** 
 121:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 122:../system/inc/cmsis/core_cmInstr.h **** 
 123:../system/inc/cmsis/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 124:../system/inc/cmsis/core_cmInstr.h **** 
 125:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../system/inc/cmsis/core_cmInstr.h ****     \return               Reversed value
 127:../system/inc/cmsis/core_cmInstr.h ****  */
 128:../system/inc/cmsis/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 129:../system/inc/cmsis/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 130:../system/inc/cmsis/core_cmInstr.h **** {
 131:../system/inc/cmsis/core_cmInstr.h ****   rev16 r0, r0
 132:../system/inc/cmsis/core_cmInstr.h ****   bx lr
 133:../system/inc/cmsis/core_cmInstr.h **** }
 134:../system/inc/cmsis/core_cmInstr.h **** #endif
 135:../system/inc/cmsis/core_cmInstr.h **** 
 136:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 137:../system/inc/cmsis/core_cmInstr.h **** 
 138:../system/inc/cmsis/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 139:../system/inc/cmsis/core_cmInstr.h **** 
 140:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  Value to reverse
 141:../system/inc/cmsis/core_cmInstr.h ****     \return               Reversed value
 142:../system/inc/cmsis/core_cmInstr.h ****  */
 143:../system/inc/cmsis/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 144:../system/inc/cmsis/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 145:../system/inc/cmsis/core_cmInstr.h **** {
 146:../system/inc/cmsis/core_cmInstr.h ****   revsh r0, r0
 147:../system/inc/cmsis/core_cmInstr.h ****   bx lr
 148:../system/inc/cmsis/core_cmInstr.h **** }
 149:../system/inc/cmsis/core_cmInstr.h **** #endif
 150:../system/inc/cmsis/core_cmInstr.h **** 
 151:../system/inc/cmsis/core_cmInstr.h **** 
 152:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 153:../system/inc/cmsis/core_cmInstr.h **** 
 154:../system/inc/cmsis/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 155:../system/inc/cmsis/core_cmInstr.h **** 
 156:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  Value to rotate
 157:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 158:../system/inc/cmsis/core_cmInstr.h ****     \return               Rotated value
 159:../system/inc/cmsis/core_cmInstr.h ****  */
 160:../system/inc/cmsis/core_cmInstr.h **** #define __ROR                             __ror
 161:../system/inc/cmsis/core_cmInstr.h **** 
 162:../system/inc/cmsis/core_cmInstr.h **** 
 163:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Breakpoint
 164:../system/inc/cmsis/core_cmInstr.h **** 
 165:../system/inc/cmsis/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 166:../system/inc/cmsis/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 167:../system/inc/cmsis/core_cmInstr.h **** 
 168:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 169:../system/inc/cmsis/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 170:../system/inc/cmsis/core_cmInstr.h ****  */
 171:../system/inc/cmsis/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 172:../system/inc/cmsis/core_cmInstr.h **** 
 173:../system/inc/cmsis/core_cmInstr.h **** 
 174:../system/inc/cmsis/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 175:../system/inc/cmsis/core_cmInstr.h **** 
 176:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Reverse bit order of value
 177:../system/inc/cmsis/core_cmInstr.h **** 
 178:../system/inc/cmsis/core_cmInstr.h ****     This function reverses the bit order of the given value.
 179:../system/inc/cmsis/core_cmInstr.h **** 
 180:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    value  Value to reverse
 181:../system/inc/cmsis/core_cmInstr.h ****     \return               Reversed value
 182:../system/inc/cmsis/core_cmInstr.h ****  */
 183:../system/inc/cmsis/core_cmInstr.h **** #define __RBIT                            __rbit
 184:../system/inc/cmsis/core_cmInstr.h **** 
 185:../system/inc/cmsis/core_cmInstr.h **** 
 186:../system/inc/cmsis/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 187:../system/inc/cmsis/core_cmInstr.h **** 
 188:../system/inc/cmsis/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 189:../system/inc/cmsis/core_cmInstr.h **** 
 190:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 191:../system/inc/cmsis/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 192:../system/inc/cmsis/core_cmInstr.h ****  */
 193:../system/inc/cmsis/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 194:../system/inc/cmsis/core_cmInstr.h **** 
 195:../system/inc/cmsis/core_cmInstr.h **** 
 196:../system/inc/cmsis/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 197:../system/inc/cmsis/core_cmInstr.h **** 
 198:../system/inc/cmsis/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 199:../system/inc/cmsis/core_cmInstr.h **** 
 200:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 201:../system/inc/cmsis/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 202:../system/inc/cmsis/core_cmInstr.h ****  */
 203:../system/inc/cmsis/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 204:../system/inc/cmsis/core_cmInstr.h **** 
 205:../system/inc/cmsis/core_cmInstr.h **** 
 206:../system/inc/cmsis/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 207:../system/inc/cmsis/core_cmInstr.h **** 
 208:../system/inc/cmsis/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 209:../system/inc/cmsis/core_cmInstr.h **** 
 210:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 211:../system/inc/cmsis/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 212:../system/inc/cmsis/core_cmInstr.h ****  */
 213:../system/inc/cmsis/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 214:../system/inc/cmsis/core_cmInstr.h **** 
 215:../system/inc/cmsis/core_cmInstr.h **** 
 216:../system/inc/cmsis/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 217:../system/inc/cmsis/core_cmInstr.h **** 
 218:../system/inc/cmsis/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 219:../system/inc/cmsis/core_cmInstr.h **** 
 220:../system/inc/cmsis/core_cmInstr.h ****     \param [in]  value  Value to store
 221:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 222:../system/inc/cmsis/core_cmInstr.h ****     \return          0  Function succeeded
 223:../system/inc/cmsis/core_cmInstr.h ****     \return          1  Function failed
 224:../system/inc/cmsis/core_cmInstr.h ****  */
 225:../system/inc/cmsis/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 226:../system/inc/cmsis/core_cmInstr.h **** 
 227:../system/inc/cmsis/core_cmInstr.h **** 
 228:../system/inc/cmsis/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 229:../system/inc/cmsis/core_cmInstr.h **** 
 230:../system/inc/cmsis/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 231:../system/inc/cmsis/core_cmInstr.h **** 
 232:../system/inc/cmsis/core_cmInstr.h ****     \param [in]  value  Value to store
 233:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 234:../system/inc/cmsis/core_cmInstr.h ****     \return          0  Function succeeded
 235:../system/inc/cmsis/core_cmInstr.h ****     \return          1  Function failed
 236:../system/inc/cmsis/core_cmInstr.h ****  */
 237:../system/inc/cmsis/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 238:../system/inc/cmsis/core_cmInstr.h **** 
 239:../system/inc/cmsis/core_cmInstr.h **** 
 240:../system/inc/cmsis/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 241:../system/inc/cmsis/core_cmInstr.h **** 
 242:../system/inc/cmsis/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 243:../system/inc/cmsis/core_cmInstr.h **** 
 244:../system/inc/cmsis/core_cmInstr.h ****     \param [in]  value  Value to store
 245:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 246:../system/inc/cmsis/core_cmInstr.h ****     \return          0  Function succeeded
 247:../system/inc/cmsis/core_cmInstr.h ****     \return          1  Function failed
 248:../system/inc/cmsis/core_cmInstr.h ****  */
 249:../system/inc/cmsis/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 250:../system/inc/cmsis/core_cmInstr.h **** 
 251:../system/inc/cmsis/core_cmInstr.h **** 
 252:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 253:../system/inc/cmsis/core_cmInstr.h **** 
 254:../system/inc/cmsis/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 255:../system/inc/cmsis/core_cmInstr.h **** 
 256:../system/inc/cmsis/core_cmInstr.h ****  */
 257:../system/inc/cmsis/core_cmInstr.h **** #define __CLREX                           __clrex
 258:../system/inc/cmsis/core_cmInstr.h **** 
 259:../system/inc/cmsis/core_cmInstr.h **** 
 260:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Signed Saturate
 261:../system/inc/cmsis/core_cmInstr.h **** 
 262:../system/inc/cmsis/core_cmInstr.h ****     This function saturates a signed value.
 263:../system/inc/cmsis/core_cmInstr.h **** 
 264:../system/inc/cmsis/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 265:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 266:../system/inc/cmsis/core_cmInstr.h ****     \return             Saturated value
 267:../system/inc/cmsis/core_cmInstr.h ****  */
 268:../system/inc/cmsis/core_cmInstr.h **** #define __SSAT                            __ssat
 269:../system/inc/cmsis/core_cmInstr.h **** 
 270:../system/inc/cmsis/core_cmInstr.h **** 
 271:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Unsigned Saturate
 272:../system/inc/cmsis/core_cmInstr.h **** 
 273:../system/inc/cmsis/core_cmInstr.h ****     This function saturates an unsigned value.
 274:../system/inc/cmsis/core_cmInstr.h **** 
 275:../system/inc/cmsis/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 276:../system/inc/cmsis/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 277:../system/inc/cmsis/core_cmInstr.h ****     \return             Saturated value
 278:../system/inc/cmsis/core_cmInstr.h ****  */
 279:../system/inc/cmsis/core_cmInstr.h **** #define __USAT                            __usat
 280:../system/inc/cmsis/core_cmInstr.h **** 
 281:../system/inc/cmsis/core_cmInstr.h **** 
 282:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Count leading zeros
 283:../system/inc/cmsis/core_cmInstr.h **** 
 284:../system/inc/cmsis/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 285:../system/inc/cmsis/core_cmInstr.h **** 
 286:../system/inc/cmsis/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 287:../system/inc/cmsis/core_cmInstr.h ****     \return             number of leading zeros in value
 288:../system/inc/cmsis/core_cmInstr.h ****  */
 289:../system/inc/cmsis/core_cmInstr.h **** #define __CLZ                             __clz
 290:../system/inc/cmsis/core_cmInstr.h **** 
 291:../system/inc/cmsis/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 292:../system/inc/cmsis/core_cmInstr.h **** 
 293:../system/inc/cmsis/core_cmInstr.h **** 
 294:../system/inc/cmsis/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 295:../system/inc/cmsis/core_cmInstr.h **** /* GNU gcc specific functions */
 296:../system/inc/cmsis/core_cmInstr.h **** 
 297:../system/inc/cmsis/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 298:../system/inc/cmsis/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 299:../system/inc/cmsis/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 300:../system/inc/cmsis/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 301:../system/inc/cmsis/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 302:../system/inc/cmsis/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 303:../system/inc/cmsis/core_cmInstr.h **** #else
 304:../system/inc/cmsis/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 305:../system/inc/cmsis/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 306:../system/inc/cmsis/core_cmInstr.h **** #endif
 307:../system/inc/cmsis/core_cmInstr.h **** 
 308:../system/inc/cmsis/core_cmInstr.h **** /** \brief  No Operation
 309:../system/inc/cmsis/core_cmInstr.h **** 
 310:../system/inc/cmsis/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 311:../system/inc/cmsis/core_cmInstr.h ****  */
 312:../system/inc/cmsis/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 313:../system/inc/cmsis/core_cmInstr.h **** {
 314:../system/inc/cmsis/core_cmInstr.h ****   __ASM volatile ("nop");
 315:../system/inc/cmsis/core_cmInstr.h **** }
 316:../system/inc/cmsis/core_cmInstr.h **** 
 317:../system/inc/cmsis/core_cmInstr.h **** 
 318:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Wait For Interrupt
 319:../system/inc/cmsis/core_cmInstr.h **** 
 320:../system/inc/cmsis/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 321:../system/inc/cmsis/core_cmInstr.h ****     until one of a number of events occurs.
 322:../system/inc/cmsis/core_cmInstr.h ****  */
 323:../system/inc/cmsis/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 151              		.loc 2 323 57 view .LVU25
 152              	.LBB17:
 324:../system/inc/cmsis/core_cmInstr.h **** {
 325:../system/inc/cmsis/core_cmInstr.h ****   __ASM volatile ("wfi");
 153              		.loc 2 325 3 view .LVU26
 154              		.syntax unified
 155              	@ 325 "../system/inc/cmsis/core_cmInstr.h" 1
 156 000c 30BF     		wfi
 157              	@ 0 "" 2
 326:../system/inc/cmsis/core_cmInstr.h **** }
 158              		.loc 2 326 1 is_stmt 0 view .LVU27
 159              		.thumb
 160              		.syntax unified
 161 000e 7047     		bx	lr
 162              	.L10:
 163              	.LBE17:
 164              	.LBE16:
 110:../system/src/gd32f10x/gd32f10x_pmu.c ****     }else{
 111:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFE();
 165              		.loc 1 111 9 is_stmt 1 view .LVU28
 166              	.LBB18:
 167              	.LBI18:
 327:../system/inc/cmsis/core_cmInstr.h **** 
 328:../system/inc/cmsis/core_cmInstr.h **** 
 329:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Wait For Event
 330:../system/inc/cmsis/core_cmInstr.h **** 
 331:../system/inc/cmsis/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 332:../system/inc/cmsis/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 333:../system/inc/cmsis/core_cmInstr.h ****  */
 334:../system/inc/cmsis/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 168              		.loc 2 334 57 view .LVU29
 169              	.LBB19:
 335:../system/inc/cmsis/core_cmInstr.h **** {
 336:../system/inc/cmsis/core_cmInstr.h ****   __ASM volatile ("wfe");
 170              		.loc 2 336 3 view .LVU30
 171              		.syntax unified
 172              	@ 336 "../system/inc/cmsis/core_cmInstr.h" 1
 173 0010 20BF     		wfe
 174              	@ 0 "" 2
 175              		.thumb
 176              		.syntax unified
 177              	.LBE19:
 178              	.LBE18:
 112:../system/src/gd32f10x/gd32f10x_pmu.c ****     }
 113:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 179              		.loc 1 113 1 is_stmt 0 view .LVU31
 180 0012 7047     		bx	lr
 181              	.L13:
 182              		.align	2
 183              	.L12:
 184 0014 00ED00E0 		.word	-536810240
 185              		.cfi_endproc
 186              	.LFE59:
 188              		.section	.text.pmu_to_deepsleepmode,"ax",%progbits
 189              		.align	1
 190              		.global	pmu_to_deepsleepmode
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	pmu_to_deepsleepmode:
 196              	.LVL4:
 197              	.LFB60:
 114:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 115:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 116:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      PMU work in deepsleep mode
 117:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  ldo:
 118:../system/src/gd32f10x/gd32f10x_pmu.c ****                 only one parameter can be selected which is shown as below:
 119:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LDO_NORMAL: LDO work in normal power mode when pmu enter deepsleep mode
 120:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_LDO_LOWPOWER: LDO work in low power mode when pmu enter deepsleep mode
 121:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  deepsleepmodecmd:
 122:../system/src/gd32f10x/gd32f10x_pmu.c ****                 only one parameter can be selected which is shown as below: 
 123:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        WFI_CMD: use WFI command
 124:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        WFE_CMD: use WFE command
 125:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 126:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 127:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 128:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_to_deepsleepmode(uint32_t ldo,uint8_t deepsleepmodecmd)
 129:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 198              		.loc 1 129 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 130:../system/src/gd32f10x/gd32f10x_pmu.c ****     static uint32_t reg_snap[ 4 ];   
 203              		.loc 1 130 5 view .LVU33
 131:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* clear stbmod and ldolp bits */
 132:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL &= ~((uint32_t)(PMU_CTL_STBMOD | PMU_CTL_LDOLP));
 204              		.loc 1 132 5 view .LVU34
 205 0000 214B     		ldr	r3, .L17
 206 0002 1A68     		ldr	r2, [r3]
 207              		.loc 1 132 13 is_stmt 0 view .LVU35
 208 0004 22F00302 		bic	r2, r2, #3
 209 0008 1A60     		str	r2, [r3]
 133:../system/src/gd32f10x/gd32f10x_pmu.c ****     
 134:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* set ldolp bit according to pmu_ldo */
 135:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL |= ldo;
 210              		.loc 1 135 5 is_stmt 1 view .LVU36
 211 000a 1A68     		ldr	r2, [r3]
 212              		.loc 1 135 13 is_stmt 0 view .LVU37
 213 000c 0243     		orrs	r2, r2, r0
 214 000e 1A60     		str	r2, [r3]
 136:../system/src/gd32f10x/gd32f10x_pmu.c ****     
 137:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* set sleepdeep bit of Cortex-M3 system control register */
 138:../system/src/gd32f10x/gd32f10x_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 215              		.loc 1 138 5 is_stmt 1 view .LVU38
 216              		.loc 1 138 8 is_stmt 0 view .LVU39
 217 0010 1E4A     		ldr	r2, .L17+4
 218 0012 1369     		ldr	r3, [r2, #16]
 219              		.loc 1 138 14 view .LVU40
 220 0014 43F00403 		orr	r3, r3, #4
 221 0018 1361     		str	r3, [r2, #16]
 139:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 140:../system/src/gd32f10x/gd32f10x_pmu.c ****     reg_snap[0] = REG32(0xE000E010U);
 222              		.loc 1 140 5 is_stmt 1 view .LVU41
 223              		.loc 1 140 19 is_stmt 0 view .LVU42
 224 001a 4FF0E023 		mov	r3, #-536813568
 225 001e 1869     		ldr	r0, [r3, #16]
 226              	.LVL5:
 227              		.loc 1 140 17 view .LVU43
 228 0020 1B4A     		ldr	r2, .L17+8
 229 0022 1060     		str	r0, [r2]
 141:../system/src/gd32f10x/gd32f10x_pmu.c ****     reg_snap[1] = REG32(0xE000E100U);
 230              		.loc 1 141 5 is_stmt 1 view .LVU44
 231              		.loc 1 141 19 is_stmt 0 view .LVU45
 232 0024 D3F80001 		ldr	r0, [r3, #256]
 233              		.loc 1 141 17 view .LVU46
 234 0028 5060     		str	r0, [r2, #4]
 142:../system/src/gd32f10x/gd32f10x_pmu.c ****     reg_snap[2] = REG32(0xE000E104U);
 235              		.loc 1 142 5 is_stmt 1 view .LVU47
 236              		.loc 1 142 19 is_stmt 0 view .LVU48
 237 002a D3F80401 		ldr	r0, [r3, #260]
 238              		.loc 1 142 17 view .LVU49
 239 002e 9060     		str	r0, [r2, #8]
 143:../system/src/gd32f10x/gd32f10x_pmu.c ****     reg_snap[3] = REG32(0xE000E108U);
 240              		.loc 1 143 5 is_stmt 1 view .LVU50
 241              		.loc 1 143 19 is_stmt 0 view .LVU51
 242 0030 D3F80801 		ldr	r0, [r3, #264]
 243              		.loc 1 143 17 view .LVU52
 244 0034 D060     		str	r0, [r2, #12]
 144:../system/src/gd32f10x/gd32f10x_pmu.c ****     
 145:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 245              		.loc 1 145 5 is_stmt 1 view .LVU53
 246 0036 1869     		ldr	r0, [r3, #16]
 247              		.loc 1 145 24 is_stmt 0 view .LVU54
 248 0038 164A     		ldr	r2, .L17+12
 249 003a 0240     		ands	r2, r2, r0
 250 003c 1A61     		str	r2, [r3, #16]
 146:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E180U)  = 0XFF7FF83DU;
 251              		.loc 1 146 5 is_stmt 1 view .LVU55
 252              		.loc 1 146 25 is_stmt 0 view .LVU56
 253 003e 164A     		ldr	r2, .L17+16
 254 0040 C3F88021 		str	r2, [r3, #384]
 147:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E184U)  = 0XBFFFF8FFU;
 255              		.loc 1 147 5 is_stmt 1 view .LVU57
 256              		.loc 1 147 25 is_stmt 0 view .LVU58
 257 0044 154A     		ldr	r2, .L17+20
 258 0046 C3F88421 		str	r2, [r3, #388]
 148:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 259              		.loc 1 148 5 is_stmt 1 view .LVU59
 260              		.loc 1 148 25 is_stmt 0 view .LVU60
 261 004a 4FF0FF32 		mov	r2, #-1
 262 004e C3F88821 		str	r2, [r3, #392]
 149:../system/src/gd32f10x/gd32f10x_pmu.c ****     
 150:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* select WFI or WFE command to enter deepsleep mode */
 151:../system/src/gd32f10x/gd32f10x_pmu.c ****     if(WFI_CMD == deepsleepmodecmd){
 263              		.loc 1 151 5 is_stmt 1 view .LVU61
 264              		.loc 1 151 7 is_stmt 0 view .LVU62
 265 0052 A1B9     		cbnz	r1, .L15
 152:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFI();
 266              		.loc 1 152 9 is_stmt 1 view .LVU63
 267              	.LBB20:
 268              	.LBI20:
 323:../system/inc/cmsis/core_cmInstr.h **** {
 269              		.loc 2 323 57 view .LVU64
 270              	.LBB21:
 325:../system/inc/cmsis/core_cmInstr.h **** }
 271              		.loc 2 325 3 view .LVU65
 272              		.syntax unified
 273              	@ 325 "../system/inc/cmsis/core_cmInstr.h" 1
 274 0054 30BF     		wfi
 275              	@ 0 "" 2
 276              		.thumb
 277              		.syntax unified
 278              	.L16:
 279              	.LBE21:
 280              	.LBE20:
 153:../system/src/gd32f10x/gd32f10x_pmu.c ****     }else{
 154:../system/src/gd32f10x/gd32f10x_pmu.c ****         __SEV();
 155:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFE();
 156:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFE();
 157:../system/src/gd32f10x/gd32f10x_pmu.c ****     }
 158:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 159:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E010U) = reg_snap[0] ; 
 281              		.loc 1 159 5 view .LVU66
 282              		.loc 1 159 34 is_stmt 0 view .LVU67
 283 0056 0E4A     		ldr	r2, .L17+8
 284 0058 1168     		ldr	r1, [r2]
 285              	.LVL6:
 286              		.loc 1 159 24 view .LVU68
 287 005a 4FF0E023 		mov	r3, #-536813568
 288 005e 1961     		str	r1, [r3, #16]
 160:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E100U) = reg_snap[1] ;
 289              		.loc 1 160 5 is_stmt 1 view .LVU69
 290              		.loc 1 160 34 is_stmt 0 view .LVU70
 291 0060 5168     		ldr	r1, [r2, #4]
 292              		.loc 1 160 24 view .LVU71
 293 0062 C3F80011 		str	r1, [r3, #256]
 161:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E104U) = reg_snap[2] ;
 294              		.loc 1 161 5 is_stmt 1 view .LVU72
 295              		.loc 1 161 34 is_stmt 0 view .LVU73
 296 0066 9168     		ldr	r1, [r2, #8]
 297              		.loc 1 161 24 view .LVU74
 298 0068 C3F80411 		str	r1, [r3, #260]
 162:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E108U) = reg_snap[3] ;  
 299              		.loc 1 162 5 is_stmt 1 view .LVU75
 300              		.loc 1 162 34 is_stmt 0 view .LVU76
 301 006c D268     		ldr	r2, [r2, #12]
 302              		.loc 1 162 24 view .LVU77
 303 006e C3F80821 		str	r2, [r3, #264]
 163:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 164:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* reset sleepdeep bit of Cortex-M3 system control register */
 165:../system/src/gd32f10x/gd32f10x_pmu.c ****     SCB->SCR &= ~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 304              		.loc 1 165 5 is_stmt 1 view .LVU78
 305              		.loc 1 165 8 is_stmt 0 view .LVU79
 306 0072 064A     		ldr	r2, .L17+4
 307 0074 1369     		ldr	r3, [r2, #16]
 308              		.loc 1 165 14 view .LVU80
 309 0076 23F00403 		bic	r3, r3, #4
 310 007a 1361     		str	r3, [r2, #16]
 166:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 311              		.loc 1 166 1 view .LVU81
 312 007c 7047     		bx	lr
 313              	.LVL7:
 314              	.L15:
 154:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFE();
 315              		.loc 1 154 9 is_stmt 1 view .LVU82
 316              	.LBB22:
 317              	.LBI22:
 337:../system/inc/cmsis/core_cmInstr.h **** }
 338:../system/inc/cmsis/core_cmInstr.h **** 
 339:../system/inc/cmsis/core_cmInstr.h **** 
 340:../system/inc/cmsis/core_cmInstr.h **** /** \brief  Send Event
 341:../system/inc/cmsis/core_cmInstr.h **** 
 342:../system/inc/cmsis/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 343:../system/inc/cmsis/core_cmInstr.h ****  */
 344:../system/inc/cmsis/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 318              		.loc 2 344 57 view .LVU83
 319              	.LBB23:
 345:../system/inc/cmsis/core_cmInstr.h **** {
 346:../system/inc/cmsis/core_cmInstr.h ****   __ASM volatile ("sev");
 320              		.loc 2 346 3 view .LVU84
 321              		.syntax unified
 322              	@ 346 "../system/inc/cmsis/core_cmInstr.h" 1
 323 007e 40BF     		sev
 324              	@ 0 "" 2
 325              		.thumb
 326              		.syntax unified
 327              	.LBE23:
 328              	.LBE22:
 155:../system/src/gd32f10x/gd32f10x_pmu.c ****         __WFE();
 329              		.loc 1 155 9 view .LVU85
 330              	.LBB24:
 331              	.LBI24:
 334:../system/inc/cmsis/core_cmInstr.h **** {
 332              		.loc 2 334 57 view .LVU86
 333              	.LBB25:
 336:../system/inc/cmsis/core_cmInstr.h **** }
 334              		.loc 2 336 3 view .LVU87
 335              		.syntax unified
 336              	@ 336 "../system/inc/cmsis/core_cmInstr.h" 1
 337 0080 20BF     		wfe
 338              	@ 0 "" 2
 339              		.thumb
 340              		.syntax unified
 341              	.LBE25:
 342              	.LBE24:
 156:../system/src/gd32f10x/gd32f10x_pmu.c ****     }
 343              		.loc 1 156 9 view .LVU88
 344              	.LBB26:
 345              	.LBI26:
 334:../system/inc/cmsis/core_cmInstr.h **** {
 346              		.loc 2 334 57 view .LVU89
 347              	.LBB27:
 336:../system/inc/cmsis/core_cmInstr.h **** }
 348              		.loc 2 336 3 view .LVU90
 349              		.syntax unified
 350              	@ 336 "../system/inc/cmsis/core_cmInstr.h" 1
 351 0082 20BF     		wfe
 352              	@ 0 "" 2
 337:../system/inc/cmsis/core_cmInstr.h **** 
 353              		.loc 2 337 1 is_stmt 0 view .LVU91
 354              		.thumb
 355              		.syntax unified
 356 0084 E7E7     		b	.L16
 357              	.L18:
 358 0086 00BF     		.align	2
 359              	.L17:
 360 0088 00700040 		.word	1073770496
 361 008c 00ED00E0 		.word	-536810240
 362 0090 00000000 		.word	reg_snap.0
 363 0094 04000100 		.word	65540
 364 0098 3DF87FFF 		.word	-8390595
 365 009c FFF8FFBF 		.word	-1073743617
 366              	.LBE27:
 367              	.LBE26:
 368              		.cfi_endproc
 369              	.LFE60:
 371              		.section	.text.pmu_to_standbymode,"ax",%progbits
 372              		.align	1
 373              		.global	pmu_to_standbymode
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	pmu_to_standbymode:
 379              	.LFB61:
 167:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 168:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 169:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      pmu work in standby mode
 170:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
 171:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 172:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 173:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 174:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_to_standbymode(void)
 175:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 380              		.loc 1 175 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 176:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* set stbmod bit */
 177:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL |= PMU_CTL_STBMOD;
 385              		.loc 1 177 5 view .LVU93
 386 0000 104B     		ldr	r3, .L20
 387 0002 1A68     		ldr	r2, [r3]
 388              		.loc 1 177 13 is_stmt 0 view .LVU94
 389 0004 42F00202 		orr	r2, r2, #2
 390 0008 1A60     		str	r2, [r3]
 178:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 179:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* reset wakeup flag */
 180:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL |= PMU_CTL_WURST;
 391              		.loc 1 180 5 is_stmt 1 view .LVU95
 392 000a 1A68     		ldr	r2, [r3]
 393              		.loc 1 180 13 is_stmt 0 view .LVU96
 394 000c 42F00402 		orr	r2, r2, #4
 395 0010 1A60     		str	r2, [r3]
 181:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 182:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* set sleepdeep bit of Cortex-M3 system control register */
 183:../system/src/gd32f10x/gd32f10x_pmu.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 396              		.loc 1 183 5 is_stmt 1 view .LVU97
 397              		.loc 1 183 8 is_stmt 0 view .LVU98
 398 0012 0D4A     		ldr	r2, .L20+4
 399 0014 1369     		ldr	r3, [r2, #16]
 400              		.loc 1 183 14 view .LVU99
 401 0016 43F00403 		orr	r3, r3, #4
 402 001a 1361     		str	r3, [r2, #16]
 184:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 185:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E010U) &= 0x00010004U;
 403              		.loc 1 185 5 is_stmt 1 view .LVU100
 404 001c 4FF0E023 		mov	r3, #-536813568
 405 0020 1969     		ldr	r1, [r3, #16]
 406              		.loc 1 185 24 is_stmt 0 view .LVU101
 407 0022 0A4A     		ldr	r2, .L20+8
 408 0024 0A40     		ands	r2, r2, r1
 409 0026 1A61     		str	r2, [r3, #16]
 186:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E180U)  = 0XFFFFFFF7U;
 410              		.loc 1 186 5 is_stmt 1 view .LVU102
 411              		.loc 1 186 25 is_stmt 0 view .LVU103
 412 0028 6FF00802 		mvn	r2, #8
 413 002c C3F88021 		str	r2, [r3, #384]
 187:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E184U)  = 0XFFFFFDFFU;
 414              		.loc 1 187 5 is_stmt 1 view .LVU104
 415              		.loc 1 187 25 is_stmt 0 view .LVU105
 416 0030 6FF40072 		mvn	r2, #512
 417 0034 C3F88421 		str	r2, [r3, #388]
 188:../system/src/gd32f10x/gd32f10x_pmu.c ****     REG32(0xE000E188U)  = 0xFFFFFFFFU;
 418              		.loc 1 188 5 is_stmt 1 view .LVU106
 419              		.loc 1 188 25 is_stmt 0 view .LVU107
 420 0038 4FF0FF32 		mov	r2, #-1
 421 003c C3F88821 		str	r2, [r3, #392]
 189:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 190:../system/src/gd32f10x/gd32f10x_pmu.c ****     /* select WFI command to enter standby mode */
 191:../system/src/gd32f10x/gd32f10x_pmu.c ****     __WFI();
 422              		.loc 1 191 5 is_stmt 1 view .LVU108
 423              	.LBB28:
 424              	.LBI28:
 323:../system/inc/cmsis/core_cmInstr.h **** {
 425              		.loc 2 323 57 view .LVU109
 426              	.LBB29:
 325:../system/inc/cmsis/core_cmInstr.h **** }
 427              		.loc 2 325 3 view .LVU110
 428              		.syntax unified
 429              	@ 325 "../system/inc/cmsis/core_cmInstr.h" 1
 430 0040 30BF     		wfi
 431              	@ 0 "" 2
 432              		.thumb
 433              		.syntax unified
 434              	.LBE29:
 435              	.LBE28:
 192:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 436              		.loc 1 192 1 is_stmt 0 view .LVU111
 437 0042 7047     		bx	lr
 438              	.L21:
 439              		.align	2
 440              	.L20:
 441 0044 00700040 		.word	1073770496
 442 0048 00ED00E0 		.word	-536810240
 443 004c 04000100 		.word	65540
 444              		.cfi_endproc
 445              	.LFE61:
 447              		.section	.text.pmu_wakeup_pin_enable,"ax",%progbits
 448              		.align	1
 449              		.global	pmu_wakeup_pin_enable
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 454              	pmu_wakeup_pin_enable:
 455              	.LFB62:
 193:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 194:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 195:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      enable wakeup pin
 196:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
 197:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 198:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 199:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 200:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_wakeup_pin_enable(void)
 201:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 456              		.loc 1 201 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 202:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CS |= PMU_CS_WUPEN;
 461              		.loc 1 202 5 view .LVU113
 462 0000 024A     		ldr	r2, .L23
 463 0002 5368     		ldr	r3, [r2, #4]
 464              		.loc 1 202 12 is_stmt 0 view .LVU114
 465 0004 43F48073 		orr	r3, r3, #256
 466 0008 5360     		str	r3, [r2, #4]
 203:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 467              		.loc 1 203 1 view .LVU115
 468 000a 7047     		bx	lr
 469              	.L24:
 470              		.align	2
 471              	.L23:
 472 000c 00700040 		.word	1073770496
 473              		.cfi_endproc
 474              	.LFE62:
 476              		.section	.text.pmu_wakeup_pin_disable,"ax",%progbits
 477              		.align	1
 478              		.global	pmu_wakeup_pin_disable
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	pmu_wakeup_pin_disable:
 484              	.LFB63:
 204:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 205:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 206:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      disable wakeup pin
 207:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
 208:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 209:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 210:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 211:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_wakeup_pin_disable(void)
 212:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 485              		.loc 1 212 1 is_stmt 1 view -0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 213:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CS &= ~PMU_CS_WUPEN;
 490              		.loc 1 213 5 view .LVU117
 491 0000 024A     		ldr	r2, .L26
 492 0002 5368     		ldr	r3, [r2, #4]
 493              		.loc 1 213 12 is_stmt 0 view .LVU118
 494 0004 23F48073 		bic	r3, r3, #256
 495 0008 5360     		str	r3, [r2, #4]
 214:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 496              		.loc 1 214 1 view .LVU119
 497 000a 7047     		bx	lr
 498              	.L27:
 499              		.align	2
 500              	.L26:
 501 000c 00700040 		.word	1073770496
 502              		.cfi_endproc
 503              	.LFE63:
 505              		.section	.text.pmu_backup_write_enable,"ax",%progbits
 506              		.align	1
 507              		.global	pmu_backup_write_enable
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	pmu_backup_write_enable:
 513              	.LFB64:
 215:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 216:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 217:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      enable write access to the registers in backup domain
 218:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
 219:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 220:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 221:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 222:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_backup_write_enable(void)
 223:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 514              		.loc 1 223 1 is_stmt 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518              		@ link register save eliminated.
 224:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL |= PMU_CTL_BKPWEN;
 519              		.loc 1 224 5 view .LVU121
 520 0000 024A     		ldr	r2, .L29
 521 0002 1368     		ldr	r3, [r2]
 522              		.loc 1 224 13 is_stmt 0 view .LVU122
 523 0004 43F48073 		orr	r3, r3, #256
 524 0008 1360     		str	r3, [r2]
 225:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 525              		.loc 1 225 1 view .LVU123
 526 000a 7047     		bx	lr
 527              	.L30:
 528              		.align	2
 529              	.L29:
 530 000c 00700040 		.word	1073770496
 531              		.cfi_endproc
 532              	.LFE64:
 534              		.section	.text.pmu_backup_write_disable,"ax",%progbits
 535              		.align	1
 536              		.global	pmu_backup_write_disable
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 541              	pmu_backup_write_disable:
 542              	.LFB65:
 226:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 227:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 228:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      disable write access to the registers in backup domain
 229:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  none
 230:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 231:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 232:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 233:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_backup_write_disable(void)
 234:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 543              		.loc 1 234 1 is_stmt 1 view -0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547              		@ link register save eliminated.
 235:../system/src/gd32f10x/gd32f10x_pmu.c ****     PMU_CTL &= ~PMU_CTL_BKPWEN;
 548              		.loc 1 235 5 view .LVU125
 549 0000 024A     		ldr	r2, .L32
 550 0002 1368     		ldr	r3, [r2]
 551              		.loc 1 235 13 is_stmt 0 view .LVU126
 552 0004 23F48073 		bic	r3, r3, #256
 553 0008 1360     		str	r3, [r2]
 236:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 554              		.loc 1 236 1 view .LVU127
 555 000a 7047     		bx	lr
 556              	.L33:
 557              		.align	2
 558              	.L32:
 559 000c 00700040 		.word	1073770496
 560              		.cfi_endproc
 561              	.LFE65:
 563              		.section	.text.pmu_flag_get,"ax",%progbits
 564              		.align	1
 565              		.global	pmu_flag_get
 566              		.syntax unified
 567              		.thumb
 568              		.thumb_func
 570              	pmu_flag_get:
 571              	.LVL8:
 572              	.LFB66:
 237:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 238:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 239:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      get flag state
 240:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  flag:
 241:../system/src/gd32f10x/gd32f10x_pmu.c ****                 only one parameter can be selected which is shown as below:
 242:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_FLAG_WAKEUP: wakeup flag
 243:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_FLAG_STANDBY: standby flag
 244:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_FLAG_LVD: lvd flag
 245:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 246:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     FlagStatus SET or RESET
 247:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 248:../system/src/gd32f10x/gd32f10x_pmu.c **** FlagStatus pmu_flag_get(uint32_t flag)
 249:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 573              		.loc 1 249 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 0
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 250:../system/src/gd32f10x/gd32f10x_pmu.c ****     if(PMU_CS & flag){
 578              		.loc 1 250 5 view .LVU129
 579              		.loc 1 250 8 is_stmt 0 view .LVU130
 580 0000 034B     		ldr	r3, .L37
 581 0002 5B68     		ldr	r3, [r3, #4]
 582              		.loc 1 250 7 view .LVU131
 583 0004 0342     		tst	r3, r0
 584 0006 01D0     		beq	.L36
 251:../system/src/gd32f10x/gd32f10x_pmu.c ****         return  SET;
 585              		.loc 1 251 17 view .LVU132
 586 0008 0120     		movs	r0, #1
 587              	.LVL9:
 588              		.loc 1 251 17 view .LVU133
 589 000a 7047     		bx	lr
 590              	.LVL10:
 591              	.L36:
 252:../system/src/gd32f10x/gd32f10x_pmu.c ****     }else{
 253:../system/src/gd32f10x/gd32f10x_pmu.c ****         return  RESET;
 592              		.loc 1 253 17 view .LVU134
 593 000c 0020     		movs	r0, #0
 594              	.LVL11:
 254:../system/src/gd32f10x/gd32f10x_pmu.c ****     }
 255:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 595              		.loc 1 255 1 view .LVU135
 596 000e 7047     		bx	lr
 597              	.L38:
 598              		.align	2
 599              	.L37:
 600 0010 00700040 		.word	1073770496
 601              		.cfi_endproc
 602              	.LFE66:
 604              		.section	.text.pmu_flag_clear,"ax",%progbits
 605              		.align	1
 606              		.global	pmu_flag_clear
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 611              	pmu_flag_clear:
 612              	.LVL12:
 613              	.LFB67:
 256:../system/src/gd32f10x/gd32f10x_pmu.c **** 
 257:../system/src/gd32f10x/gd32f10x_pmu.c **** /*!
 258:../system/src/gd32f10x/gd32f10x_pmu.c ****     \brief      clear flag bit
 259:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[in]  flag:
 260:../system/src/gd32f10x/gd32f10x_pmu.c ****                 only one parameter can be selected which is shown as below:
 261:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_FLAG_RESET_WAKEUP: reset wakeup flag
 262:../system/src/gd32f10x/gd32f10x_pmu.c ****       \arg        PMU_FLAG_RESET_STANDBY: reset standby flag
 263:../system/src/gd32f10x/gd32f10x_pmu.c ****     \param[out] none
 264:../system/src/gd32f10x/gd32f10x_pmu.c ****     \retval     none
 265:../system/src/gd32f10x/gd32f10x_pmu.c **** */
 266:../system/src/gd32f10x/gd32f10x_pmu.c **** void pmu_flag_clear(uint32_t flag)
 267:../system/src/gd32f10x/gd32f10x_pmu.c **** {
 614              		.loc 1 267 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 268:../system/src/gd32f10x/gd32f10x_pmu.c ****     switch(flag){
 619              		.loc 1 268 5 view .LVU137
 620 0000 10B1     		cbz	r0, .L40
 621 0002 0128     		cmp	r0, #1
 622 0004 06D0     		beq	.L41
 623 0006 7047     		bx	lr
 624              	.L40:
 269:../system/src/gd32f10x/gd32f10x_pmu.c ****     case PMU_FLAG_RESET_WAKEUP:
 270:../system/src/gd32f10x/gd32f10x_pmu.c ****         /* reset wakeup flag */
 271:../system/src/gd32f10x/gd32f10x_pmu.c ****         PMU_CTL |= PMU_CTL_WURST;
 625              		.loc 1 271 9 view .LVU138
 626 0008 054A     		ldr	r2, .L43
 627 000a 1368     		ldr	r3, [r2]
 628              		.loc 1 271 17 is_stmt 0 view .LVU139
 629 000c 43F00403 		orr	r3, r3, #4
 630 0010 1360     		str	r3, [r2]
 272:../system/src/gd32f10x/gd32f10x_pmu.c ****         break;
 631              		.loc 1 272 9 is_stmt 1 view .LVU140
 632 0012 7047     		bx	lr
 633              	.L41:
 273:../system/src/gd32f10x/gd32f10x_pmu.c ****     case PMU_FLAG_RESET_STANDBY:
 274:../system/src/gd32f10x/gd32f10x_pmu.c ****         /* reset standby flag */
 275:../system/src/gd32f10x/gd32f10x_pmu.c ****         PMU_CTL |= PMU_CTL_STBRST;
 634              		.loc 1 275 9 view .LVU141
 635 0014 024A     		ldr	r2, .L43
 636 0016 1368     		ldr	r3, [r2]
 637              		.loc 1 275 17 is_stmt 0 view .LVU142
 638 0018 43F00803 		orr	r3, r3, #8
 639 001c 1360     		str	r3, [r2]
 276:../system/src/gd32f10x/gd32f10x_pmu.c ****         break;
 640              		.loc 1 276 9 is_stmt 1 view .LVU143
 277:../system/src/gd32f10x/gd32f10x_pmu.c ****     default :
 278:../system/src/gd32f10x/gd32f10x_pmu.c ****         break;
 279:../system/src/gd32f10x/gd32f10x_pmu.c ****     }
 280:../system/src/gd32f10x/gd32f10x_pmu.c **** }
 641              		.loc 1 280 1 is_stmt 0 view .LVU144
 642 001e 7047     		bx	lr
 643              	.L44:
 644              		.align	2
 645              	.L43:
 646 0020 00700040 		.word	1073770496
 647              		.cfi_endproc
 648              	.LFE67:
 650              		.section	.bss.reg_snap.0,"aw",%nobits
 651              		.align	2
 654              	reg_snap.0:
 655 0000 00000000 		.space	16
 655      00000000 
 655      00000000 
 655      00000000 
 656              		.text
 657              	.Letext0:
 658              		.file 3 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 659              		.file 4 "../system/inc/cmsis/core_cm3.h"
 660              		.file 5 "../system/inc/cmsis/gd32f10x.h"
 661              		.file 6 "../system/inc/gd32f10x/gd32f10x_rcu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_pmu.c
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:19     .text.pmu_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:25     .text.pmu_deinit:00000000 pmu_deinit
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:49     .text.pmu_lvd_select:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:55     .text.pmu_lvd_select:00000000 pmu_lvd_select
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:89     .text.pmu_lvd_select:00000024 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:94     .text.pmu_lvd_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:100    .text.pmu_lvd_disable:00000000 pmu_lvd_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:118    .text.pmu_lvd_disable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:123    .text.pmu_to_sleepmode:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:129    .text.pmu_to_sleepmode:00000000 pmu_to_sleepmode
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:184    .text.pmu_to_sleepmode:00000014 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:189    .text.pmu_to_deepsleepmode:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:195    .text.pmu_to_deepsleepmode:00000000 pmu_to_deepsleepmode
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:360    .text.pmu_to_deepsleepmode:00000088 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:654    .bss.reg_snap.0:00000000 reg_snap.0
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:372    .text.pmu_to_standbymode:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:378    .text.pmu_to_standbymode:00000000 pmu_to_standbymode
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:441    .text.pmu_to_standbymode:00000044 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:448    .text.pmu_wakeup_pin_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:454    .text.pmu_wakeup_pin_enable:00000000 pmu_wakeup_pin_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:472    .text.pmu_wakeup_pin_enable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:477    .text.pmu_wakeup_pin_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:483    .text.pmu_wakeup_pin_disable:00000000 pmu_wakeup_pin_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:501    .text.pmu_wakeup_pin_disable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:506    .text.pmu_backup_write_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:512    .text.pmu_backup_write_enable:00000000 pmu_backup_write_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:530    .text.pmu_backup_write_enable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:535    .text.pmu_backup_write_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:541    .text.pmu_backup_write_disable:00000000 pmu_backup_write_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:559    .text.pmu_backup_write_disable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:564    .text.pmu_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:570    .text.pmu_flag_get:00000000 pmu_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:600    .text.pmu_flag_get:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:605    .text.pmu_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:611    .text.pmu_flag_clear:00000000 pmu_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:646    .text.pmu_flag_clear:00000020 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc4viMKW.s:651    .bss.reg_snap.0:00000000 $d
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_pmu.h.44.ff8ad08508d44c9bfa2a60f525d020be

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
