<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2124" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2124{left:473px;bottom:68px;letter-spacing:0.11px;}
#t2_2124{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2124{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2124{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2124{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2124{left:359px;bottom:704px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2124{left:69px;bottom:620px;letter-spacing:-0.13px;}
#t8_2124{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t9_2124{left:69px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ta_2124{left:69px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_2124{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tc_2124{left:69px;bottom:524px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_2124{left:69px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#te_2124{left:69px;bottom:484px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#tf_2124{left:143px;bottom:484px;}
#tg_2124{left:159px;bottom:484px;letter-spacing:-0.19px;}
#th_2124{left:231px;bottom:491px;}
#ti_2124{left:246px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.23px;}
#tj_2124{left:318px;bottom:491px;}
#tk_2124{left:327px;bottom:491px;}
#tl_2124{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tm_2124{left:266px;bottom:468px;}
#tn_2124{left:275px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#to_2124{left:69px;bottom:444px;letter-spacing:-0.15px;}
#tp_2124{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tq_2124{left:591px;bottom:428px;}
#tr_2124{left:601px;bottom:422px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#ts_2124{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_2124{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tu_2124{left:201px;bottom:382px;}
#tv_2124{left:217px;bottom:382px;letter-spacing:-0.19px;}
#tw_2124{left:335px;bottom:382px;}
#tx_2124{left:350px;bottom:382px;}
#ty_2124{left:359px;bottom:389px;}
#tz_2124{left:368px;bottom:389px;}
#t10_2124{left:377px;bottom:389px;}
#t11_2124{left:385px;bottom:389px;}
#t12_2124{left:392px;bottom:382px;}
#t13_2124{left:69px;bottom:359px;letter-spacing:-0.12px;word-spacing:-0.84px;}
#t14_2124{left:143px;bottom:357px;}
#t15_2124{left:156px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t16_2124{left:208px;bottom:359px;}
#t17_2124{left:224px;bottom:359px;letter-spacing:-0.2px;word-spacing:-0.51px;}
#t18_2124{left:366px;bottom:366px;}
#t19_2124{left:374px;bottom:366px;}
#t1a_2124{left:383px;bottom:359px;}
#t1b_2124{left:69px;bottom:336px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#t1c_2124{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_2124{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t1e_2124{left:69px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_2124{left:69px;bottom:257px;letter-spacing:-0.29px;word-spacing:-0.74px;}
#t1g_2124{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t1h_2124{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1i_2124{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t1j_2124{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t1k_2124{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t1l_2124{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t1m_2124{left:358px;bottom:1034px;letter-spacing:-0.15px;}
#t1n_2124{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1o_2124{left:432px;bottom:1050px;letter-spacing:-0.12px;}
#t1p_2124{left:557px;bottom:1065px;letter-spacing:-0.13px;}
#t1q_2124{left:78px;bottom:1011px;letter-spacing:-0.29px;word-spacing:0.17px;}
#t1r_2124{left:78px;bottom:995px;letter-spacing:-0.26px;}
#t1s_2124{left:154px;bottom:995px;letter-spacing:-0.2px;}
#t1t_2124{left:235px;bottom:995px;letter-spacing:-0.27px;}
#t1u_2124{left:78px;bottom:978px;letter-spacing:-0.23px;}
#t1v_2124{left:174px;bottom:978px;letter-spacing:-0.55px;}
#t1w_2124{left:313px;bottom:1011px;}
#t1x_2124{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1y_2124{left:432px;bottom:1011px;letter-spacing:-0.13px;}
#t1z_2124{left:432px;bottom:995px;letter-spacing:-0.15px;}
#t20_2124{left:557px;bottom:1011px;letter-spacing:-0.12px;}
#t21_2124{left:557px;bottom:995px;letter-spacing:-0.13px;}
#t22_2124{left:557px;bottom:978px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t23_2124{left:557px;bottom:961px;letter-spacing:-0.11px;}
#t24_2124{left:557px;bottom:944px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_2124{left:78px;bottom:921px;letter-spacing:-0.29px;word-spacing:0.17px;}
#t26_2124{left:78px;bottom:904px;letter-spacing:-0.26px;}
#t27_2124{left:154px;bottom:904px;letter-spacing:-0.2px;}
#t28_2124{left:235px;bottom:904px;letter-spacing:-0.26px;}
#t29_2124{left:78px;bottom:888px;letter-spacing:-0.23px;}
#t2a_2124{left:174px;bottom:888px;letter-spacing:-0.55px;}
#t2b_2124{left:313px;bottom:921px;}
#t2c_2124{left:358px;bottom:921px;letter-spacing:-0.11px;}
#t2d_2124{left:432px;bottom:921px;letter-spacing:-0.13px;}
#t2e_2124{left:432px;bottom:904px;letter-spacing:-0.15px;}
#t2f_2124{left:557px;bottom:921px;letter-spacing:-0.12px;}
#t2g_2124{left:557px;bottom:904px;letter-spacing:-0.13px;}
#t2h_2124{left:557px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t2i_2124{left:557px;bottom:871px;letter-spacing:-0.11px;}
#t2j_2124{left:557px;bottom:854px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_2124{left:78px;bottom:831px;letter-spacing:-0.29px;word-spacing:0.17px;}
#t2l_2124{left:78px;bottom:814px;letter-spacing:-0.19px;}
#t2m_2124{left:160px;bottom:814px;letter-spacing:-0.16px;}
#t2n_2124{left:246px;bottom:814px;letter-spacing:-0.19px;}
#t2o_2124{left:78px;bottom:797px;letter-spacing:-0.21px;}
#t2p_2124{left:176px;bottom:797px;}
#t2q_2124{left:180px;bottom:797px;letter-spacing:-0.14px;}
#t2r_2124{left:214px;bottom:797px;letter-spacing:-0.53px;}
#t2s_2124{left:313px;bottom:831px;}
#t2t_2124{left:358px;bottom:831px;letter-spacing:-0.11px;}
#t2u_2124{left:432px;bottom:831px;letter-spacing:-0.14px;}
#t2v_2124{left:557px;bottom:831px;letter-spacing:-0.12px;}
#t2w_2124{left:557px;bottom:814px;letter-spacing:-0.13px;}
#t2x_2124{left:557px;bottom:797px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t2y_2124{left:557px;bottom:781px;letter-spacing:-0.11px;}
#t2z_2124{left:557px;bottom:764px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_2124{left:83px;bottom:683px;letter-spacing:-0.15px;}
#t31_2124{left:164px;bottom:683px;letter-spacing:-0.14px;}
#t32_2124{left:269px;bottom:683px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t33_2124{left:422px;bottom:683px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t34_2124{left:581px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t35_2124{left:739px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t36_2124{left:98px;bottom:658px;}
#t37_2124{left:171px;bottom:658px;letter-spacing:-0.09px;}
#t38_2124{left:258px;bottom:658px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t39_2124{left:413px;bottom:658px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3a_2124{left:589px;bottom:658px;letter-spacing:-0.12px;}
#t3b_2124{left:760px;bottom:658px;letter-spacing:-0.12px;}

.s1_2124{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2124{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2124{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2124{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2124{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2124{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2124{font-size:14px;font-family:Verdana_5kr;color:#000;}
.s8_2124{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s9_2124{font-size:11px;font-family:Verdana_5kr;color:#000;}
.sa_2124{font-size:18px;font-family:Symbol_5kh;color:#000;}
.sb_2124{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sc_2124{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.sd_2124{font-size:14px;font-family:IntelClear_5l8;color:#000;}
.t.v0_2124{transform:scaleX(0.96);}
.t.v1_2124{transform:scaleX(0.952);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2124" type="text/css" >

@font-face {
	font-family: IntelClear_5l8;
	src: url("fonts/IntelClear_5l8.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

@font-face {
	font-family: Verdana_5kr;
	src: url("fonts/Verdana_5kr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2124Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2124" style="-webkit-user-select: none;"><object width="935" height="1210" data="2124/2124.svg" type="image/svg+xml" id="pdf2124" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2124" class="t s1_2124">VREDUCEPH—Perform Reduction Transformation on Packed FP16 Values </span>
<span id="t2_2124" class="t s2_2124">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2124" class="t s1_2124">5-648 </span><span id="t4_2124" class="t s1_2124">Vol. 2C </span>
<span id="t5_2124" class="t s3_2124">VREDUCEPH—Perform Reduction Transformation on Packed FP16 Values </span>
<span id="t6_2124" class="t s4_2124">Instruction Operand Encoding </span>
<span id="t7_2124" class="t s5_2124">Description </span>
<span id="t8_2124" class="t s6_2124">This instruction performs a reduction transformation of the packed binary encoded FP16 values in the source </span>
<span id="t9_2124" class="t s6_2124">operand (the second operand) and store the reduced results in binary FP format to the destination operand (the </span>
<span id="ta_2124" class="t s6_2124">first operand) under the writemask k1. </span>
<span id="tb_2124" class="t s6_2124">The reduction transformation subtracts the integer part and the leading M fractional bits from the binary FP source </span>
<span id="tc_2124" class="t s6_2124">value, where M is a unsigned integer specified by imm8[7:4]. Specifically, the reduction transformation can be </span>
<span id="td_2124" class="t s6_2124">expressed as: </span>
<span id="te_2124" class="t s6_2124">dest = src </span><span id="tf_2124" class="t s7_2124">− </span><span id="tg_2124" class="t s6_2124">(ROUND(2 </span>
<span id="th_2124" class="t s8_2124">M </span>
<span id="ti_2124" class="t s6_2124">* src)) * 2 </span>
<span id="tj_2124" class="t s9_2124">−</span><span id="tk_2124" class="t s8_2124">M </span>
<span id="tl_2124" class="t s6_2124">where ROUND() treats src, 2 </span>
<span id="tm_2124" class="t s8_2124">M </span>
<span id="tn_2124" class="t s6_2124">, and their product as binary FP numbers with normalized significand and biased </span>
<span id="to_2124" class="t s6_2124">exponents. </span>
<span id="tp_2124" class="t s6_2124">The magnitude of the reduced result can be expressed by considering src = 2 </span>
<span id="tq_2124" class="t s8_2124">p </span>
<span id="tr_2124" class="t s6_2124">* man2, where ‘man2’ is the normal- </span>
<span id="ts_2124" class="t s6_2124">ized significand and ‘p’ is the unbiased exponent. </span>
<span id="tt_2124" class="t s6_2124">Then if RC=RNE: 0 </span><span id="tu_2124" class="t s7_2124">≤ </span><span id="tv_2124" class="t s6_2124">|ReducedResult| </span><span id="tw_2124" class="t s7_2124">≤ </span><span id="tx_2124" class="t s6_2124">2 </span>
<span id="ty_2124" class="t s9_2124">−</span><span id="tz_2124" class="t s8_2124">M</span><span id="t10_2124" class="t s9_2124">−</span><span id="t11_2124" class="t s8_2124">1 </span>
<span id="t12_2124" class="t s6_2124">. </span>
<span id="t13_2124" class="t s6_2124">Then if RC </span><span id="t14_2124" class="t sa_2124">≠ </span><span id="t15_2124" class="t s6_2124">RNE: 0 </span><span id="t16_2124" class="t s7_2124">≤ </span><span id="t17_2124" class="t s6_2124">|ReducedResult| &lt; 2 </span>
<span id="t18_2124" class="t s9_2124">−</span><span id="t19_2124" class="t s8_2124">M </span>
<span id="t1a_2124" class="t s6_2124">. </span>
<span id="t1b_2124" class="t s6_2124">This instruction might end up with a precision exception set. However, in case of SPE set (i.e., Suppress Precision </span>
<span id="t1c_2124" class="t s6_2124">Exception, which is imm8[3]=1), no precision exception is reported. </span>
<span id="t1d_2124" class="t s6_2124">This instruction may generate tiny non-zero result. If it does so, it does not report underflow exception, even if </span>
<span id="t1e_2124" class="t s6_2124">underflow exceptions are unmasked (UM flag in MXCSR register is 0). </span>
<span id="t1f_2124" class="t s6_2124">For special cases, see Table 5-20. </span>
<span id="t1g_2124" class="t sb_2124">Opcode/ </span>
<span id="t1h_2124" class="t sb_2124">Instruction </span>
<span id="t1i_2124" class="t sb_2124">Op/ </span>
<span id="t1j_2124" class="t sb_2124">En </span>
<span id="t1k_2124" class="t sb_2124">64/32 </span>
<span id="t1l_2124" class="t sb_2124">bit Mode </span>
<span id="t1m_2124" class="t sb_2124">Support </span>
<span id="t1n_2124" class="t sb_2124">CPUID Feature </span>
<span id="t1o_2124" class="t sb_2124">Flag </span>
<span id="t1p_2124" class="t sb_2124">Description </span>
<span id="t1q_2124" class="t sc_2124">EVEX.128.NP.0F3A.W0 56 /r /ib </span>
<span id="t1r_2124" class="t v0_2124 sc_2124">VREDUCEPH </span><span id="t1s_2124" class="t v0_2124 sc_2124">xmm1{k1}{z}, </span><span id="t1t_2124" class="t v0_2124 sc_2124">xmm2/ </span>
<span id="t1u_2124" class="t v0_2124 sc_2124">m128/m16bcst, </span><span id="t1v_2124" class="t v0_2124 sc_2124">imm8 </span>
<span id="t1w_2124" class="t sc_2124">A </span><span id="t1x_2124" class="t sc_2124">V/V </span><span id="t1y_2124" class="t sc_2124">AVX512-FP16 </span>
<span id="t1z_2124" class="t sc_2124">AVX512VL </span>
<span id="t20_2124" class="t sc_2124">Perform reduction transformation on packed </span>
<span id="t21_2124" class="t sc_2124">FP16 values in xmm2/m128/m16bcst by </span>
<span id="t22_2124" class="t sc_2124">subtracting a number of fraction bits specified by </span>
<span id="t23_2124" class="t sc_2124">the imm8 field. Store the result in xmm1 subject </span>
<span id="t24_2124" class="t sc_2124">to writemask k1. </span>
<span id="t25_2124" class="t sc_2124">EVEX.256.NP.0F3A.W0 56 /r /ib </span>
<span id="t26_2124" class="t v0_2124 sc_2124">VREDUCEPH </span><span id="t27_2124" class="t v0_2124 sc_2124">ymm1{k1}{z}, </span><span id="t28_2124" class="t v0_2124 sc_2124">ymm2/ </span>
<span id="t29_2124" class="t v0_2124 sc_2124">m256/m16bcst, </span><span id="t2a_2124" class="t v0_2124 sc_2124">imm8 </span>
<span id="t2b_2124" class="t sc_2124">A </span><span id="t2c_2124" class="t sc_2124">V/V </span><span id="t2d_2124" class="t sc_2124">AVX512-FP16 </span>
<span id="t2e_2124" class="t sc_2124">AVX512VL </span>
<span id="t2f_2124" class="t sc_2124">Perform reduction transformation on packed </span>
<span id="t2g_2124" class="t sc_2124">FP16 values in ymm2/m256/m16bcst by </span>
<span id="t2h_2124" class="t sc_2124">subtracting a number of fraction bits specified by </span>
<span id="t2i_2124" class="t sc_2124">the imm8 field. Store the result in ymm1 subject </span>
<span id="t2j_2124" class="t sc_2124">to writemask k1. </span>
<span id="t2k_2124" class="t sc_2124">EVEX.512.NP.0F3A.W0 56 /r /ib </span>
<span id="t2l_2124" class="t v1_2124 sd_2124">VREDUCEPH </span><span id="t2m_2124" class="t v1_2124 sd_2124">zmm1{k1}{z}, </span><span id="t2n_2124" class="t v1_2124 sd_2124">zmm2/ </span>
<span id="t2o_2124" class="t v1_2124 sd_2124">m512/m16bcst </span><span id="t2p_2124" class="t v0_2124 sc_2124">{</span><span id="t2q_2124" class="t v1_2124 sd_2124">sae}, </span><span id="t2r_2124" class="t v1_2124 sd_2124">imm8 </span>
<span id="t2s_2124" class="t sc_2124">A </span><span id="t2t_2124" class="t sc_2124">V/V </span><span id="t2u_2124" class="t sc_2124">AVX512-FP16 </span><span id="t2v_2124" class="t sc_2124">Perform reduction transformation on packed </span>
<span id="t2w_2124" class="t sc_2124">FP16 values in zmm2/m512/m16bcst by </span>
<span id="t2x_2124" class="t sc_2124">subtracting a number of fraction bits specified by </span>
<span id="t2y_2124" class="t sc_2124">the imm8 field. Store the result in zmm1 subject </span>
<span id="t2z_2124" class="t sc_2124">to writemask k1. </span>
<span id="t30_2124" class="t sb_2124">Op/En </span><span id="t31_2124" class="t sb_2124">Tuple </span><span id="t32_2124" class="t sb_2124">Operand 1 </span><span id="t33_2124" class="t sb_2124">Operand 2 </span><span id="t34_2124" class="t sb_2124">Operand 3 </span><span id="t35_2124" class="t sb_2124">Operand 4 </span>
<span id="t36_2124" class="t sc_2124">A </span><span id="t37_2124" class="t sc_2124">Full </span><span id="t38_2124" class="t sc_2124">ModRM:reg (w) </span><span id="t39_2124" class="t sc_2124">ModRM:r/m (r) </span><span id="t3a_2124" class="t sc_2124">imm8 (r) </span><span id="t3b_2124" class="t sc_2124">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
