module test_halfad1;
    reg a, b;
    wire carry, sum;

    halfad1 uut (
        .a(a), 
        .b(b), 
        .carry(carry), 
        .sum(sum)
    );

    initial begin
        #100
        a = 0; b = 0;
        #100;
        a = 0; b = 1;
        #100;
        a = 1; b = 0;
        #100;
        a = 1; b = 1;
    end
endmodule
